Analysis & Synthesis report for Astrotinker_main
Fri Feb  9 11:39:49 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Astrotinker_main|path_mapping:b2v_inst11|STATE
 11. State Machine - |Astrotinker_main|uart_rx:b2v_inst10|state
 12. State Machine - |Astrotinker_main|uart_tx:b2v_inst9|state
 13. State Machine - |Astrotinker_main|CPU_driver:b2v_inst1|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: t2b_riscv_cpu:b2v_inst0|instr_mem:imem
 21. Parameter Settings for User Entity Instance: t2b_riscv_cpu:b2v_inst0|data_mem:dmem
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Port Connectivity Checks: "path_mapping:b2v_inst11"
 24. Port Connectivity Checks: "uart_rx:b2v_inst10"
 25. Port Connectivity Checks: "pwm_generator:b2v_inst6"
 26. Port Connectivity Checks: "pwm_generator:b2v_inst5"
 27. Port Connectivity Checks: "Line_Following:b2v_inst3"
 28. Port Connectivity Checks: "CPU_driver:b2v_inst1"
 29. Signal Tap Logic Analyzer Settings
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 32. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "auto_signaltap_0"
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb  9 11:39:49 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Astrotinker_main                            ;
; Top-level Entity Name              ; Astrotinker_main                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,318                                       ;
;     Total combinational functions  ; 974                                         ;
;     Dedicated logic registers      ; 1,911                                       ;
; Total registers                    ; 1911                                        ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 59,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Astrotinker_main   ; Astrotinker_main   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; Verilog_codes/uart_tx.v                                            ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v                                            ;             ;
; Verilog_codes/uart_rx.v                                            ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v                                            ;             ;
; Verilog_codes/t2b_riscv_cpu.v                                      ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v                                      ;             ;
; Verilog_codes/riscv_cpu.v                                          ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v                                          ;             ;
; Verilog_codes/registerfile.v                                       ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v                                       ;             ;
; Verilog_codes/pwm_generator1.v                                     ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v                                     ;             ;
; Verilog_codes/pc.v                                                 ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/pc.v                                                 ;             ;
; Verilog_codes/path_1.v                                             ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v                                             ;             ;
; Verilog_codes/Line_Following.v                                     ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v                                     ;             ;
; Verilog_codes/LED_driver.v                                         ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v                                         ;             ;
; Verilog_codes/instr_mem.v                                          ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v                                          ;             ;
; Verilog_codes/frequency_scaling.v                                  ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/frequency_scaling.v                                  ;             ;
; Verilog_codes/Fault_detection.v                                    ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v                                    ;             ;
; Verilog_codes/decoder.v                                            ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/decoder.v                                            ;             ;
; Verilog_codes/data_mem.v                                           ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/data_mem.v                                           ;             ;
; Verilog_codes/control_unit.v                                       ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v                                       ;             ;
; Verilog_codes/alu.v                                                ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/alu.v                                                ;             ;
; Verilog_codes/adc_controller.v                                     ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/adc_controller.v                                     ;             ;
; Verilog_codes/Astrotinker_main.v                                   ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v                                   ;             ;
; Verilog_codes/CPU_driver.v                                         ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v                                         ;             ;
; program_dump.hex                                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/atharv/e-yantra/Task_5/Astrotinker_main/program_dump.hex                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_constant.inc                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/dffeea.inc                                                 ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/aglobal201.inc                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_i824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/altsyncram_i824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altdpram.tdf                                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/others/maxplus2/memmodes.inc                                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/a_hdffe.inc                                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altsyncram.inc                                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/muxlut.inc                                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/bypassff.inc                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altshift.inc                                               ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/declut.inc                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_compare.inc                                            ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/cmpconst.inc                                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_counter.inc                                            ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;             ;
; db/cntr_lii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cntr_lii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld4cb053a0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,318         ;
;                                             ;               ;
; Total combinational functions               ; 974           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 489           ;
;     -- 3 input functions                    ; 268           ;
;     -- <=2 input functions                  ; 217           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 868           ;
;     -- arithmetic mode                      ; 106           ;
;                                             ;               ;
; Total registers                             ; 1911          ;
;     -- Dedicated logic registers            ; 1911          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 33            ;
; Total memory bits                           ; 59392         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_50M~input ;
; Maximum fan-out                             ; 1187          ;
; Total fan-out                               ; 11153         ;
; Average fan-out                             ; 3.63          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Astrotinker_main                                                                                                                       ; 974 (2)             ; 1911 (0)                  ; 59392       ; 0            ; 0       ; 0         ; 33   ; 0            ; |Astrotinker_main                                                                                                                                                                                                                                                                                                                                            ; Astrotinker_main                  ; work         ;
;    |ADC_Controller:b2v_inst2|                                                                                                           ; 22 (22)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|ADC_Controller:b2v_inst2                                                                                                                                                                                                                                                                                                                   ; ADC_Controller                    ; work         ;
;    |Line_Following:b2v_inst3|                                                                                                           ; 37 (37)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|Line_Following:b2v_inst3                                                                                                                                                                                                                                                                                                                   ; Line_Following                    ; work         ;
;    |frequency_scaling:b2v_inst4|                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|frequency_scaling:b2v_inst4                                                                                                                                                                                                                                                                                                                ; frequency_scaling                 ; work         ;
;    |pwm_generator:b2v_inst5|                                                                                                            ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|pwm_generator:b2v_inst5                                                                                                                                                                                                                                                                                                                    ; pwm_generator                     ; work         ;
;    |pwm_generator:b2v_inst6|                                                                                                            ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|pwm_generator:b2v_inst6                                                                                                                                                                                                                                                                                                                    ; pwm_generator                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 711 (2)             ; 1705 (232)                ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 709 (0)             ; 1473 (0)                  ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 709 (88)            ; 1473 (542)                ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_i824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i824:auto_generated                                                                                                                                                 ; altsyncram_i824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 273 (1)             ; 596 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 232 (0)             ; 580 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 348 (348)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 232 (0)             ; 232 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 40 (40)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 192 (10)            ; 176 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_lii:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lii:auto_generated                                                             ; cntr_lii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 116 (116)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_tx:b2v_inst9|                                                                                                                  ; 41 (41)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Astrotinker_main|uart_tx:b2v_inst9                                                                                                                                                                                                                                                                                                                          ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 116          ; 512          ; 116          ; 59392 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |Astrotinker_main|path_mapping:b2v_inst11|STATE ;
+----------+----------+----------+--------------------------------+
; Name     ; STATE.00 ; STATE.10 ; STATE.01                       ;
+----------+----------+----------+--------------------------------+
; STATE.00 ; 0        ; 0        ; 0                              ;
; STATE.01 ; 1        ; 0        ; 1                              ;
; STATE.10 ; 1        ; 1        ; 0                              ;
+----------+----------+----------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |Astrotinker_main|uart_rx:b2v_inst10|state ;
+----------+----------+----------+----------+----------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00       ;
+----------+----------+----------+----------+----------------+
; state.00 ; 0        ; 0        ; 0        ; 0              ;
; state.01 ; 0        ; 0        ; 1        ; 1              ;
; state.10 ; 0        ; 1        ; 0        ; 1              ;
; state.11 ; 1        ; 0        ; 0        ; 1              ;
+----------+----------+----------+----------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |Astrotinker_main|uart_tx:b2v_inst9|state ;
+----------+----------+----------+----------+---------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00      ;
+----------+----------+----------+----------+---------------+
; state.00 ; 0        ; 0        ; 0        ; 0             ;
; state.01 ; 0        ; 0        ; 1        ; 1             ;
; state.10 ; 0        ; 1        ; 0        ; 1             ;
; state.11 ; 1        ; 0        ; 0        ; 1             ;
+----------+----------+----------+----------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |Astrotinker_main|CPU_driver:b2v_inst1|state ;
+----------+----------+----------+----------+------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00         ;
+----------+----------+----------+----------+------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                ;
; state.01 ; 0        ; 0        ; 1        ; 1                ;
; state.10 ; 0        ; 1        ; 0        ; 1                ;
; state.11 ; 1        ; 0        ; 0        ; 1                ;
+----------+----------+----------+----------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; path_mapping:b2v_inst11|turn[0,1]                                                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|j[0..4]                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|next_dir[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|curr_dir[0,1]                                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|k[0..4]                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|next_node[0..4]                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|curr_node[0..4]                                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|realtime_pos[0..4]                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|temp[0..19]                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; Fault_detection:b2v_inst7|msg_delay[0,1]                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|EM_a1                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|EM_b1                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|msg_delay[2..15]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|index[0..3]                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|msg[0..7]                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|msg_state                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|UV_trig                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|counter[0..15]                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|state1                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|time_counter[0..15]                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|prev_time_counter[0..15]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|object_detect                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|object_drop                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Fault_detection:b2v_inst7|fault_detect                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Line_Following:b2v_inst3|dutycyc_right[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Line_Following:b2v_inst3|dutycyc_left[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Line_Following:b2v_inst3|m2_b                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Line_Following:b2v_inst3|m2_a                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; Line_Following:b2v_inst3|m1_b                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Line_Following:b2v_inst3|m1_a                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; CPU_driver:b2v_inst1|start_mem                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Line_Following:b2v_inst3|dc2[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Line_Following:b2v_inst3|dc1[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU_driver:b2v_inst1|CPU_initiate                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; ADC_Controller:b2v_inst2|mem1[2][1]                                                                                                                                                    ; Merged with ADC_Controller:b2v_inst2|mem1[2][0]                                                                                                                                                    ;
; ADC_Controller:b2v_inst2|mem1[1][2]                                                                                                                                                    ; Merged with ADC_Controller:b2v_inst2|mem1[2][0]                                                                                                                                                    ;
; ADC_Controller:b2v_inst2|mem1[0][0]                                                                                                                                                    ; Merged with ADC_Controller:b2v_inst2|mem1[2][0]                                                                                                                                                    ;
; ADC_Controller:b2v_inst2|mem1[0][2]                                                                                                                                                    ; Merged with ADC_Controller:b2v_inst2|mem1[2][2]                                                                                                                                                    ;
; ADC_Controller:b2v_inst2|mem1[0][1]                                                                                                                                                    ; Merged with ADC_Controller:b2v_inst2|mem1[2][2]                                                                                                                                                    ;
; ADC_Controller:b2v_inst2|mem1[1][1]                                                                                                                                                    ; Merged with ADC_Controller:b2v_inst2|mem1[2][2]                                                                                                                                                    ;
; ADC_Controller:b2v_inst2|mem1[1][0]                                                                                                                                                    ; Merged with ADC_Controller:b2v_inst2|mem1[2][2]                                                                                                                                                    ;
; Line_Following:b2v_inst3|dc1[3]                                                                                                                                                        ; Merged with Line_Following:b2v_inst3|dc1[1]                                                                                                                                                        ;
; Line_Following:b2v_inst3|dc1[4]                                                                                                                                                        ; Merged with Line_Following:b2v_inst3|dc1[2]                                                                                                                                                        ;
; Line_Following:b2v_inst3|dc2[3]                                                                                                                                                        ; Merged with Line_Following:b2v_inst3|dc2[1]                                                                                                                                                        ;
; Line_Following:b2v_inst3|dc2[4]                                                                                                                                                        ; Merged with Line_Following:b2v_inst3|dc2[2]                                                                                                                                                        ;
; Line_Following:b2v_inst3|dutycyc_left[3]                                                                                                                                               ; Merged with Line_Following:b2v_inst3|dutycyc_left[1]                                                                                                                                               ;
; Line_Following:b2v_inst3|dutycyc_left[4]                                                                                                                                               ; Merged with Line_Following:b2v_inst3|dutycyc_left[2]                                                                                                                                               ;
; Line_Following:b2v_inst3|dutycyc_right[3]                                                                                                                                              ; Merged with Line_Following:b2v_inst3|dutycyc_right[1]                                                                                                                                              ;
; Line_Following:b2v_inst3|dutycyc_right[4]                                                                                                                                              ; Merged with Line_Following:b2v_inst3|dutycyc_right[2]                                                                                                                                              ;
; pwm_generator:b2v_inst6|counter[0]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[0]                                                                                                                                                     ;
; pwm_generator:b2v_inst6|counter[1]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[1]                                                                                                                                                     ;
; pwm_generator:b2v_inst6|counter[2]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[2]                                                                                                                                                     ;
; pwm_generator:b2v_inst6|counter[3]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[3]                                                                                                                                                     ;
; pwm_generator:b2v_inst6|counter[4]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[4]                                                                                                                                                     ;
; pwm_generator:b2v_inst6|counter[5]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[5]                                                                                                                                                     ;
; pwm_generator:b2v_inst6|counter[6]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[6]                                                                                                                                                     ;
; pwm_generator:b2v_inst6|counter[7]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[7]                                                                                                                                                     ;
; pwm_generator:b2v_inst6|counter[8]                                                                                                                                                     ; Merged with pwm_generator:b2v_inst5|counter[8]                                                                                                                                                     ;
; ADC_Controller:b2v_inst2|mem1[2][0]                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; ADC_Controller:b2v_inst2|mem1[2][2]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ADC_Controller:b2v_inst2|sp_counter[0]                                                                                                                                                 ; Merged with pwm_generator:b2v_inst5|counter[0]                                                                                                                                                     ;
; ADC_Controller:b2v_inst2|sp_counter[1]                                                                                                                                                 ; Merged with pwm_generator:b2v_inst5|counter[1]                                                                                                                                                     ;
; ADC_Controller:b2v_inst2|sp_counter[2]                                                                                                                                                 ; Merged with pwm_generator:b2v_inst5|counter[2]                                                                                                                                                     ;
; ADC_Controller:b2v_inst2|sp_counter[3]                                                                                                                                                 ; Merged with pwm_generator:b2v_inst5|counter[3]                                                                                                                                                     ;
; LED_driver:b2v_inst8|counter[0..31]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; LED_driver:b2v_inst8|switch                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; ADC_Controller:b2v_inst2|channel_select[2]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ADC_Controller:b2v_inst2|data_counter[0]                                                                                                                                               ; Merged with ADC_Controller:b2v_inst2|din_counter[0]                                                                                                                                                ;
; path_mapping:b2v_inst11|STATE.01                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|STATE.10                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; path_mapping:b2v_inst11|STATE.00                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                               ;
; Line_Following:b2v_inst3|node_changed                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; uart_rx:b2v_inst10|state~6                                                                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; uart_rx:b2v_inst10|state~7                                                                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; uart_tx:b2v_inst9|state~2                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; uart_tx:b2v_inst9|state~3                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; CPU_driver:b2v_inst1|state~6                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; CPU_driver:b2v_inst1|state~7                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; uart_rx:b2v_inst10|count[0..8]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; uart_rx:b2v_inst10|index[0..3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; Line_Following:b2v_inst3|count[0..31]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; uart_rx:b2v_inst10|state.00                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; uart_rx:b2v_inst10|state.01                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; uart_rx:b2v_inst10|state.10                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; uart_rx:b2v_inst10|state.11                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; CPU_driver:b2v_inst1|state.00                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; CPU_driver:b2v_inst1|state.01                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; CPU_driver:b2v_inst1|state.10                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; CPU_driver:b2v_inst1|state.11                                                                                                                                                          ; Lost fanout                                                                                                                                                                                        ;
; ADC_Controller:b2v_inst2|data_counter[1]                                                                                                                                               ; Merged with ADC_Controller:b2v_inst2|din_counter[1]                                                                                                                                                ;
; ADC_Controller:b2v_inst2|data_counter[2]                                                                                                                                               ; Merged with ADC_Controller:b2v_inst2|din_counter[2]                                                                                                                                                ;
; ADC_Controller:b2v_inst2|data_counter[3]                                                                                                                                               ; Merged with ADC_Controller:b2v_inst2|din_counter[3]                                                                                                                                                ;
; Total Number of Removed Registers = 276                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 22                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; path_mapping:b2v_inst11|k[0]                                                                                                                                 ; Stuck at GND                   ; Line_Following:b2v_inst3|node_changed, Line_Following:b2v_inst3|count[7],                                                                                     ;
;                                                                                                                                                              ; due to stuck port clock        ; Line_Following:b2v_inst3|count[6], Line_Following:b2v_inst3|count[5],                                                                                         ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[4], Line_Following:b2v_inst3|count[3],                                                                                         ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[2], Line_Following:b2v_inst3|count[1],                                                                                         ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[0], Line_Following:b2v_inst3|count[8],                                                                                         ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[9], Line_Following:b2v_inst3|count[10],                                                                                        ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[11], Line_Following:b2v_inst3|count[12],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[13], Line_Following:b2v_inst3|count[14],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[15], Line_Following:b2v_inst3|count[16],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[17], Line_Following:b2v_inst3|count[18],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[19], Line_Following:b2v_inst3|count[20],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[21], Line_Following:b2v_inst3|count[22],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[23], Line_Following:b2v_inst3|count[24],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[25], Line_Following:b2v_inst3|count[26],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[27], Line_Following:b2v_inst3|count[28],                                                                                       ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[29]                                                                                                                            ;
; path_mapping:b2v_inst11|j[4]                                                                                                                                 ; Stuck at GND                   ; path_mapping:b2v_inst11|next_node[0], path_mapping:b2v_inst11|next_node[1],                                                                                   ;
;                                                                                                                                                              ; due to stuck port clock        ; path_mapping:b2v_inst11|next_node[2], path_mapping:b2v_inst11|curr_node[0],                                                                                   ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|curr_node[1], path_mapping:b2v_inst11|curr_node[2],                                                                                   ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|curr_node[3], path_mapping:b2v_inst11|curr_node[4],                                                                                   ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|realtime_pos[0], path_mapping:b2v_inst11|realtime_pos[1],                                                                             ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|realtime_pos[2], path_mapping:b2v_inst11|realtime_pos[3],                                                                             ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|realtime_pos[4], path_mapping:b2v_inst11|temp[0],                                                                                     ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|temp[1], path_mapping:b2v_inst11|temp[2],                                                                                             ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|temp[3], path_mapping:b2v_inst11|temp[4],                                                                                             ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|temp[5], path_mapping:b2v_inst11|temp[6],                                                                                             ;
;                                                                                                                                                              ;                                ; path_mapping:b2v_inst11|temp[7], path_mapping:b2v_inst11|temp[8]                                                                                              ;
; uart_rx:b2v_inst10|state~6                                                                                                                                   ; Lost Fanouts                   ; uart_rx:b2v_inst10|count[0], uart_rx:b2v_inst10|count[1],                                                                                                     ;
;                                                                                                                                                              ;                                ; uart_rx:b2v_inst10|count[2], uart_rx:b2v_inst10|count[3],                                                                                                     ;
;                                                                                                                                                              ;                                ; uart_rx:b2v_inst10|count[4], uart_rx:b2v_inst10|count[5],                                                                                                     ;
;                                                                                                                                                              ;                                ; uart_rx:b2v_inst10|count[6], uart_rx:b2v_inst10|count[7],                                                                                                     ;
;                                                                                                                                                              ;                                ; uart_rx:b2v_inst10|count[8], uart_rx:b2v_inst10|index[0],                                                                                                     ;
;                                                                                                                                                              ;                                ; uart_rx:b2v_inst10|index[1], uart_rx:b2v_inst10|index[2],                                                                                                     ;
;                                                                                                                                                              ;                                ; uart_rx:b2v_inst10|index[3], uart_rx:b2v_inst10|state.00,                                                                                                     ;
;                                                                                                                                                              ;                                ; uart_rx:b2v_inst10|state.01, uart_rx:b2v_inst10|state.10,                                                                                                     ;
;                                                                                                                                                              ;                                ; uart_rx:b2v_inst10|state.11                                                                                                                                   ;
; LED_driver:b2v_inst8|counter[11]                                                                                                                             ; Lost Fanouts                   ; LED_driver:b2v_inst8|counter[10], LED_driver:b2v_inst8|counter[9],                                                                                            ;
;                                                                                                                                                              ;                                ; LED_driver:b2v_inst8|counter[8], LED_driver:b2v_inst8|counter[7],                                                                                             ;
;                                                                                                                                                              ;                                ; LED_driver:b2v_inst8|counter[6], LED_driver:b2v_inst8|counter[5],                                                                                             ;
;                                                                                                                                                              ;                                ; LED_driver:b2v_inst8|counter[4], LED_driver:b2v_inst8|counter[3],                                                                                             ;
;                                                                                                                                                              ;                                ; LED_driver:b2v_inst8|counter[0], LED_driver:b2v_inst8|counter[1],                                                                                             ;
;                                                                                                                                                              ;                                ; LED_driver:b2v_inst8|counter[2], LED_driver:b2v_inst8|counter[12],                                                                                            ;
;                                                                                                                                                              ;                                ; LED_driver:b2v_inst8|counter[13]                                                                                                                              ;
; path_mapping:b2v_inst11|turn[1]                                                                                                                              ; Stuck at GND                   ; Line_Following:b2v_inst3|dutycyc_right[0],                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port clock        ; Line_Following:b2v_inst3|dutycyc_left[0], Line_Following:b2v_inst3|m2_b,                                                                                      ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|m2_a, Line_Following:b2v_inst3|m1_b,                                                                                                 ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|m1_a, Line_Following:b2v_inst3|dc2[0],                                                                                               ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|dc1[0], Line_Following:b2v_inst3|count[30],                                                                                          ;
;                                                                                                                                                              ;                                ; Line_Following:b2v_inst3|count[31]                                                                                                                            ;
; Fault_detection:b2v_inst7|index[0]                                                                                                                           ; Stuck at GND                   ; Fault_detection:b2v_inst7|msg[0], Fault_detection:b2v_inst7|msg[1],                                                                                           ;
;                                                                                                                                                              ; due to stuck port clock_enable ; Fault_detection:b2v_inst7|msg[2], Fault_detection:b2v_inst7|msg[3],                                                                                           ;
;                                                                                                                                                              ;                                ; Fault_detection:b2v_inst7|msg[4], Fault_detection:b2v_inst7|msg[5],                                                                                           ;
;                                                                                                                                                              ;                                ; Fault_detection:b2v_inst7|msg[6], Fault_detection:b2v_inst7|msg[7]                                                                                            ;
; Fault_detection:b2v_inst7|time_counter[0]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[0],                                                                                                               ;
;                                                                                                                                                              ; due to stuck port clock_enable ; Fault_detection:b2v_inst7|object_drop, LED_driver:b2v_inst8|switch                                                                                            ;
; CPU_driver:b2v_inst1|state~6                                                                                                                                 ; Lost Fanouts                   ; CPU_driver:b2v_inst1|state.01, CPU_driver:b2v_inst1|state.11                                                                                                  ;
; path_mapping:b2v_inst11|STATE.01                                                                                                                             ; Stuck at GND                   ; path_mapping:b2v_inst11|STATE.10, path_mapping:b2v_inst11|STATE.00                                                                                            ;
;                                                                                                                                                              ; due to stuck port clock        ;                                                                                                                                                               ;
; CPU_driver:b2v_inst1|state~7                                                                                                                                 ; Lost Fanouts                   ; CPU_driver:b2v_inst1|state.10                                                                                                                                 ;
; Fault_detection:b2v_inst7|time_counter[15]                                                                                                                   ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[15]                                                                                                               ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[14]                                                                                                                   ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[14]                                                                                                               ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[13]                                                                                                                   ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[13]                                                                                                               ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[12]                                                                                                                   ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[12]                                                                                                               ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[11]                                                                                                                   ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[11]                                                                                                               ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[10]                                                                                                                   ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[10]                                                                                                               ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[9]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[9]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[8]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[8]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[7]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[7]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[6]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[6]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[5]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[5]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[4]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[4]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[3]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[3]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[2]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[2]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; Fault_detection:b2v_inst7|time_counter[1]                                                                                                                    ; Stuck at GND                   ; Fault_detection:b2v_inst7|prev_time_counter[1]                                                                                                                ;
;                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                               ;
; path_mapping:b2v_inst11|next_dir[1]                                                                                                                          ; Stuck at GND                   ; path_mapping:b2v_inst11|curr_dir[1]                                                                                                                           ;
;                                                                                                                                                              ; due to stuck port clock        ;                                                                                                                                                               ;
; path_mapping:b2v_inst11|next_dir[0]                                                                                                                          ; Stuck at GND                   ; path_mapping:b2v_inst11|curr_dir[0]                                                                                                                           ;
;                                                                                                                                                              ; due to stuck port clock        ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1911  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 610   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 696   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_Controller:b2v_inst2|adc_cs                                                                                                                                                                                                                                                                                                 ; 2       ;
; pwm_generator:b2v_inst5|pwm_signal                                                                                                                                                                                                                                                                                              ; 1       ;
; pwm_generator:b2v_inst6|pwm_signal                                                                                                                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Astrotinker_main|ADC_Controller:b2v_inst2|channel_select[0]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Astrotinker_main|Line_Following:b2v_inst3|dutycyc_left[1]                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Astrotinker_main|uart_rx:b2v_inst10|count[8]                                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |Astrotinker_main|uart_tx:b2v_inst9|count[8]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Astrotinker_main|uart_tx:b2v_inst9|index                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Astrotinker_main|ADC_Controller:b2v_inst2|channel                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |Astrotinker_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Astrotinker_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:b2v_inst0|instr_mem:imem ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                             ;
; MEM_SIZE       ; 512   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:b2v_inst0|data_mem:dmem ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                            ;
; MEM_SIZE       ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 116                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 116                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 371                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 116                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "path_mapping:b2v_inst11"                                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; realtime_pos ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_rx:b2v_inst10"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_msg      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_complete ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator:b2v_inst6"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_95Hz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator:b2v_inst5"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clk_95Hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Following:b2v_inst3"                                                                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; end_path  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; switch_on ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_driver:b2v_inst1"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; CPU_stop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; path_planned ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 116                 ; 116              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 149                         ;
; cycloneiii_ff         ; 116                         ;
;     ENA               ; 56                          ;
;     plain             ; 60                          ;
; cycloneiii_lcell_comb ; 140                         ;
;     arith             ; 21                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 119                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 66                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.98                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 664                                                    ;
; cycloneiii_ff         ; 1705                                                   ;
;     CLR               ; 158                                                    ;
;     ENA               ; 117                                                    ;
;     ENA CLR           ; 415                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 10                                                     ;
;     SLD               ; 12                                                     ;
;     plain             ; 957                                                    ;
; cycloneiii_lcell_comb ; 711                                                    ;
;     arith             ; 77                                                     ;
;         2 data inputs ; 76                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 634                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 43                                                     ;
;         3 data inputs ; 209                                                    ;
;         4 data inputs ; 371                                                    ;
; cycloneiii_ram_block  ; 116                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 1.64                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 126                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 118                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.87                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                   ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                         ; Details ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; Line_Following:b2v_inst3|dc1[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|dc1[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|dc1[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc1[1]           ; N/A     ;
; Line_Following:b2v_inst3|dc1[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc1[1]           ; N/A     ;
; Line_Following:b2v_inst3|dc1[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc1[2]           ; N/A     ;
; Line_Following:b2v_inst3|dc1[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc1[2]           ; N/A     ;
; Line_Following:b2v_inst3|dc1[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc1[1]           ; N/A     ;
; Line_Following:b2v_inst3|dc1[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc1[1]           ; N/A     ;
; Line_Following:b2v_inst3|dc1[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc1[2]           ; N/A     ;
; Line_Following:b2v_inst3|dc1[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc1[2]           ; N/A     ;
; Line_Following:b2v_inst3|dc2[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|dc2[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|dc2[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc2[1]           ; N/A     ;
; Line_Following:b2v_inst3|dc2[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc2[1]           ; N/A     ;
; Line_Following:b2v_inst3|dc2[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc2[2]           ; N/A     ;
; Line_Following:b2v_inst3|dc2[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc2[2]           ; N/A     ;
; Line_Following:b2v_inst3|dc2[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc2[1]           ; N/A     ;
; Line_Following:b2v_inst3|dc2[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc2[1]           ; N/A     ;
; Line_Following:b2v_inst3|dc2[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc2[2]           ; N/A     ;
; Line_Following:b2v_inst3|dc2[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dc2[2]           ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_left[1]  ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_left[1]  ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_left[2]  ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_left[2]  ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_left[1]  ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_left[1]  ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_left[2]  ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_left[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_left[2]  ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_right[1] ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_right[1] ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_right[2] ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_right[2] ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_right[1] ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_right[1] ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_right[2] ; N/A     ;
; Line_Following:b2v_inst3|dutycyc_right[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|dutycyc_right[2] ; N/A     ;
; Line_Following:b2v_inst3|left[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[0]      ; N/A     ;
; Line_Following:b2v_inst3|left[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[0]      ; N/A     ;
; Line_Following:b2v_inst3|left[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[10]     ; N/A     ;
; Line_Following:b2v_inst3|left[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[10]     ; N/A     ;
; Line_Following:b2v_inst3|left[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[11]     ; N/A     ;
; Line_Following:b2v_inst3|left[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[11]     ; N/A     ;
; Line_Following:b2v_inst3|left[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[1]      ; N/A     ;
; Line_Following:b2v_inst3|left[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[1]      ; N/A     ;
; Line_Following:b2v_inst3|left[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[2]      ; N/A     ;
; Line_Following:b2v_inst3|left[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[2]      ; N/A     ;
; Line_Following:b2v_inst3|left[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[3]      ; N/A     ;
; Line_Following:b2v_inst3|left[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[3]      ; N/A     ;
; Line_Following:b2v_inst3|left[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[4]      ; N/A     ;
; Line_Following:b2v_inst3|left[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[4]      ; N/A     ;
; Line_Following:b2v_inst3|left[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[5]      ; N/A     ;
; Line_Following:b2v_inst3|left[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[5]      ; N/A     ;
; Line_Following:b2v_inst3|left[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[6]      ; N/A     ;
; Line_Following:b2v_inst3|left[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[6]      ; N/A     ;
; Line_Following:b2v_inst3|left[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[7]      ; N/A     ;
; Line_Following:b2v_inst3|left[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[7]      ; N/A     ;
; Line_Following:b2v_inst3|left[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[8]      ; N/A     ;
; Line_Following:b2v_inst3|left[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[8]      ; N/A     ;
; Line_Following:b2v_inst3|left[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[9]      ; N/A     ;
; Line_Following:b2v_inst3|left[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch4[9]      ; N/A     ;
; Line_Following:b2v_inst3|m1_a             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                       ; N/A     ;
; Line_Following:b2v_inst3|m1_a             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                       ; N/A     ;
; Line_Following:b2v_inst3|m1_b             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|m1_b             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|m2_a             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                       ; N/A     ;
; Line_Following:b2v_inst3|m2_a             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                       ; N/A     ;
; Line_Following:b2v_inst3|m2_b             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|m2_b             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|middle[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[0]      ; N/A     ;
; Line_Following:b2v_inst3|middle[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[0]      ; N/A     ;
; Line_Following:b2v_inst3|middle[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[10]     ; N/A     ;
; Line_Following:b2v_inst3|middle[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[10]     ; N/A     ;
; Line_Following:b2v_inst3|middle[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[11]     ; N/A     ;
; Line_Following:b2v_inst3|middle[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[11]     ; N/A     ;
; Line_Following:b2v_inst3|middle[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[1]      ; N/A     ;
; Line_Following:b2v_inst3|middle[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[1]      ; N/A     ;
; Line_Following:b2v_inst3|middle[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[2]      ; N/A     ;
; Line_Following:b2v_inst3|middle[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[2]      ; N/A     ;
; Line_Following:b2v_inst3|middle[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[3]      ; N/A     ;
; Line_Following:b2v_inst3|middle[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[3]      ; N/A     ;
; Line_Following:b2v_inst3|middle[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[4]      ; N/A     ;
; Line_Following:b2v_inst3|middle[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[4]      ; N/A     ;
; Line_Following:b2v_inst3|middle[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[5]      ; N/A     ;
; Line_Following:b2v_inst3|middle[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[5]      ; N/A     ;
; Line_Following:b2v_inst3|middle[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[6]      ; N/A     ;
; Line_Following:b2v_inst3|middle[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[6]      ; N/A     ;
; Line_Following:b2v_inst3|middle[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[7]      ; N/A     ;
; Line_Following:b2v_inst3|middle[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[7]      ; N/A     ;
; Line_Following:b2v_inst3|middle[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[8]      ; N/A     ;
; Line_Following:b2v_inst3|middle[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[8]      ; N/A     ;
; Line_Following:b2v_inst3|middle[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[9]      ; N/A     ;
; Line_Following:b2v_inst3|middle[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch3[9]      ; N/A     ;
; Line_Following:b2v_inst3|node_flag        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|node_flag        ; N/A     ;
; Line_Following:b2v_inst3|node_flag        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Line_Following:b2v_inst3|node_flag        ; N/A     ;
; Line_Following:b2v_inst3|right[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[0]      ; N/A     ;
; Line_Following:b2v_inst3|right[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[0]      ; N/A     ;
; Line_Following:b2v_inst3|right[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[10]     ; N/A     ;
; Line_Following:b2v_inst3|right[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[10]     ; N/A     ;
; Line_Following:b2v_inst3|right[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[11]     ; N/A     ;
; Line_Following:b2v_inst3|right[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[11]     ; N/A     ;
; Line_Following:b2v_inst3|right[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[1]      ; N/A     ;
; Line_Following:b2v_inst3|right[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[1]      ; N/A     ;
; Line_Following:b2v_inst3|right[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[2]      ; N/A     ;
; Line_Following:b2v_inst3|right[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[2]      ; N/A     ;
; Line_Following:b2v_inst3|right[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[3]      ; N/A     ;
; Line_Following:b2v_inst3|right[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[3]      ; N/A     ;
; Line_Following:b2v_inst3|right[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[4]      ; N/A     ;
; Line_Following:b2v_inst3|right[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[4]      ; N/A     ;
; Line_Following:b2v_inst3|right[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[5]      ; N/A     ;
; Line_Following:b2v_inst3|right[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[5]      ; N/A     ;
; Line_Following:b2v_inst3|right[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[6]      ; N/A     ;
; Line_Following:b2v_inst3|right[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[6]      ; N/A     ;
; Line_Following:b2v_inst3|right[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[7]      ; N/A     ;
; Line_Following:b2v_inst3|right[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[7]      ; N/A     ;
; Line_Following:b2v_inst3|right[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[8]      ; N/A     ;
; Line_Following:b2v_inst3|right[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[8]      ; N/A     ;
; Line_Following:b2v_inst3|right[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[9]      ; N/A     ;
; Line_Following:b2v_inst3|right[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst2|dout_ch1[9]      ; N/A     ;
; Line_Following:b2v_inst3|turn_flag[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|turn_flag[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|turn_flag[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; Line_Following:b2v_inst3|turn_flag[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; clk_50M                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50M                                   ; N/A     ;
; path_mapping:b2v_inst11|curr_dir[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_dir[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_dir[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_dir[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|curr_node[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|j[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|k[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_dir[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_dir[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_dir[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_dir[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|next_node[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|realtime_pos[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|temp[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|turn[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|turn[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|turn[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|turn[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|turn_flag[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|turn_flag[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|turn_flag[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; path_mapping:b2v_inst11|turn_flag[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Feb  9 11:39:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Astrotinker_main -c Astrotinker_main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/t2b_riscv_cpu.v
    Info (12023): Found entity 1: t2b_riscv_cpu File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/riscv_cpu.v
    Info (12023): Found entity 1: riscv_cpu File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/registerfile.v
    Info (12023): Found entity 1: registerfile File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/pwm_generator1.v
    Info (12023): Found entity 1: pwm_generator File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/pc.v
    Info (12023): Found entity 1: PC File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/path_1.v
    Info (12023): Found entity 1: path_mapping File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file Verilog_codes/main_module.v
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/Line_Following.v
    Info (12023): Found entity 1: Line_Following File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/LED_driver.v
    Info (12023): Found entity 1: LED_driver File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/instr_mem.v
    Info (12023): Found entity 1: instr_mem File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/frequency_scaling.v
    Info (12023): Found entity 1: frequency_scaling File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/frequency_scaling.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/Fault_detection.v
    Info (12023): Found entity 1: Fault_detection File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/decoder.v
    Info (12023): Found entity 1: decoder File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/data_mem.v
    Info (12023): Found entity 1: data_mem File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/data_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/control_unit.v
    Info (12023): Found entity 1: control_unit File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/alu.v
    Info (12023): Found entity 1: alu File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/alu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/adc_controller.v
    Info (12023): Found entity 1: ADC_Controller File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/adc_controller.v Line: 20
Warning (10275): Verilog HDL Module Instantiation warning at Astrotinker_main.v(219): ignored dangling comma in List of Port Connections File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 219
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/Astrotinker_main.v
    Info (12023): Found entity 1: Astrotinker_main File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Verilog_codes/CPU_driver.v
    Info (12023): Found entity 1: CPU_driver File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v Line: 1
Warning (12019): Can't analyze file -- file simulation/modelsim/clock_tb.v is missing
Warning (10236): Verilog HDL Implicit Net warning at Astrotinker_main.v(86): created implicit net for "fpga_led" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Astrotinker_main.v(210): created implicit net for "clk_3125Khz" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 210
Info (12127): Elaborating entity "Astrotinker_main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Astrotinker_main.v(86): object "fpga_led" assigned a value but never read File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 86
Warning (10230): Verilog HDL assignment warning at Astrotinker_main.v(86): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 86
Warning (10034): Output port "fpga_LED" at Astrotinker_main.v(51) has no driver File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
Info (12128): Elaborating entity "t2b_riscv_cpu" for hierarchy "t2b_riscv_cpu:b2v_inst0" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 98
Warning (10230): Verilog HDL assignment warning at t2b_riscv_cpu.v(36): truncated value with size 32 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v Line: 36
Info (12128): Elaborating entity "riscv_cpu" for hierarchy "t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v Line: 31
Info (12128): Elaborating entity "PC" for hierarchy "t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|PC:b2v_inst" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v Line: 56
Info (12128): Elaborating entity "alu" for hierarchy "t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|alu:b2v_inst1" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v Line: 65
Warning (10230): Verilog HDL assignment warning at alu.v(17): truncated value with size 72 to match size of target (32) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/alu.v Line: 17
Warning (10762): Verilog HDL Case Statement warning at alu.v(20): can't check case statement for completeness because the case expression has too many possible states File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/alu.v Line: 20
Info (10264): Verilog HDL Case Statement information at alu.v(20): all case item expressions in this case statement are onehot File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/alu.v Line: 20
Info (12128): Elaborating entity "control_unit" for hierarchy "t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v Line: 86
Warning (10036): Verilog HDL or VHDL warning at control_unit.v(22): object "temp" assigned a value but never read File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 22
Warning (10230): Verilog HDL assignment warning at control_unit.v(40): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 40
Warning (10230): Verilog HDL assignment warning at control_unit.v(46): truncated value with size 32 to match size of target (2) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 46
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(57): incomplete case statement has no default case item File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 57
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(72): incomplete case statement has no default case item File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 72
Warning (10762): Verilog HDL Case Statement warning at control_unit.v(47): can't check case statement for completeness because the case expression has too many possible states File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 47
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(47): incomplete case statement has no default case item File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 47
Info (10264): Verilog HDL Case Statement information at control_unit.v(47): all case item expressions in this case statement are onehot File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 47
Warning (10230): Verilog HDL assignment warning at control_unit.v(83): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 83
Warning (10230): Verilog HDL assignment warning at control_unit.v(84): truncated value with size 32 to match size of target (2) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 84
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(95): incomplete case statement has no default case item File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 95
Warning (10762): Verilog HDL Case Statement warning at control_unit.v(85): can't check case statement for completeness because the case expression has too many possible states File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 85
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(85): incomplete case statement has no default case item File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 85
Info (10264): Verilog HDL Case Statement information at control_unit.v(85): all case item expressions in this case statement are onehot File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 85
Warning (10230): Verilog HDL assignment warning at control_unit.v(108): truncated value with size 33 to match size of target (32) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 108
Warning (10230): Verilog HDL assignment warning at control_unit.v(109): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 109
Warning (10230): Verilog HDL assignment warning at control_unit.v(112): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 112
Warning (10230): Verilog HDL assignment warning at control_unit.v(118): truncated value with size 33 to match size of target (32) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 118
Warning (10230): Verilog HDL assignment warning at control_unit.v(119): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 119
Warning (10230): Verilog HDL assignment warning at control_unit.v(122): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 122
Warning (10230): Verilog HDL assignment warning at control_unit.v(128): truncated value with size 33 to match size of target (32) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 128
Warning (10230): Verilog HDL assignment warning at control_unit.v(129): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 129
Warning (10230): Verilog HDL assignment warning at control_unit.v(132): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 132
Warning (10230): Verilog HDL assignment warning at control_unit.v(138): truncated value with size 33 to match size of target (32) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 138
Warning (10230): Verilog HDL assignment warning at control_unit.v(139): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 139
Warning (10230): Verilog HDL assignment warning at control_unit.v(142): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 142
Warning (10230): Verilog HDL assignment warning at control_unit.v(148): truncated value with size 33 to match size of target (32) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 148
Warning (10230): Verilog HDL assignment warning at control_unit.v(149): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 149
Warning (10230): Verilog HDL assignment warning at control_unit.v(152): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 152
Warning (10230): Verilog HDL assignment warning at control_unit.v(158): truncated value with size 33 to match size of target (32) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 158
Warning (10230): Verilog HDL assignment warning at control_unit.v(159): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 159
Warning (10230): Verilog HDL assignment warning at control_unit.v(162): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 162
Warning (10762): Verilog HDL Case Statement warning at control_unit.v(105): can't check case statement for completeness because the case expression has too many possible states File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 105
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(105): incomplete case statement has no default case item File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 105
Info (10264): Verilog HDL Case Statement information at control_unit.v(105): all case item expressions in this case statement are onehot File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 105
Warning (10230): Verilog HDL assignment warning at control_unit.v(171): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 171
Warning (10230): Verilog HDL assignment warning at control_unit.v(179): truncated value with size 2 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 179
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(36): incomplete case statement has no default case item File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "jump", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "j_signal", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "final_output", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "wr_en", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "instructions", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "wr_en_rf", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "addr", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "mem_count", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable "mem_write", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[0]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[1]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[2]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[3]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[4]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[5]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[6]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[7]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[8]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[9]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[10]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[11]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[12]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[13]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[14]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[15]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[16]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[17]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[18]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[19]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[20]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[21]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[22]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[23]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[24]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[25]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[26]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[27]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[28]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[29]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[30]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_write[31]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_count[0]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "mem_count[1]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[0]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[1]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[2]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[3]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[4]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[5]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[6]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[7]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[8]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[9]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[10]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[11]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[12]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[13]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[14]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[15]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[16]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[17]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[18]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[19]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[20]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[21]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[22]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[23]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[24]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[25]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[26]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[27]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[28]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[29]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[30]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "addr[31]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "wr_en_rf" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[0]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[1]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[2]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[3]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[4]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[5]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[6]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[7]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[8]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[9]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[10]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[11]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[12]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[13]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[14]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[15]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[16]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[17]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[18]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[19]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[20]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[21]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[22]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[23]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[24]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[25]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[26]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[27]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[28]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[29]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[30]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[31]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[32]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[33]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[34]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[35]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "instructions[36]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "wr_en" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[0]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[1]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[2]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[3]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[4]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[5]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[6]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[7]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[8]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[9]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[10]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[11]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[12]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[13]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[14]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[15]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[16]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[17]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[18]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[19]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[20]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[21]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[22]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[23]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[24]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[25]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[26]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[27]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[28]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[29]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[30]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "final_output[31]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "j_signal" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[0]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[1]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[2]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[3]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[4]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[5]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[6]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[7]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[8]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[9]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[10]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[11]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[12]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[13]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[14]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[15]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[16]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[17]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[18]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[19]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[20]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[21]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[22]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[23]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[24]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[25]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[26]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[27]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[28]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[29]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[30]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (10041): Inferred latch for "jump[31]" at control_unit.v(36) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/control_unit.v Line: 36
Info (12128): Elaborating entity "decoder" for hierarchy "t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v Line: 98
Warning (10230): Verilog HDL assignment warning at decoder.v(29): truncated value with size 32 to match size of target (5) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/decoder.v Line: 29
Warning (10230): Verilog HDL assignment warning at decoder.v(30): truncated value with size 32 to match size of target (5) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/decoder.v Line: 30
Warning (10230): Verilog HDL assignment warning at decoder.v(32): truncated value with size 32 to match size of target (3) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/decoder.v Line: 32
Warning (10230): Verilog HDL assignment warning at decoder.v(33): truncated value with size 32 to match size of target (7) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/decoder.v Line: 33
Warning (10230): Verilog HDL assignment warning at decoder.v(42): truncated value with size 33 to match size of target (32) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/decoder.v Line: 42
Info (12128): Elaborating entity "registerfile" for hierarchy "t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v Line: 111
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable "rs1_value", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable "rs2_value", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[0]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[1]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[2]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[3]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[4]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[5]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[6]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[7]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[8]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[9]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[10]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[11]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[12]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[13]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[14]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[15]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[16]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[17]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[18]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[19]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[20]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[21]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[22]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[23]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[24]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[25]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[26]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[27]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[28]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[29]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[30]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs2_value[31]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[0]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[1]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[2]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[3]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[4]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[5]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[6]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[7]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[8]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[9]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[10]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[11]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[12]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[13]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[14]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[15]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[16]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[17]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[18]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[19]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[20]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[21]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[22]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[23]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[24]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[25]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[26]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[27]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[28]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[29]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[30]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (10041): Inferred latch for "rs1_value[31]" at registerfile.v(53) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/registerfile.v Line: 53
Info (12128): Elaborating entity "instr_mem" for hierarchy "t2b_riscv_cpu:b2v_inst0|instr_mem:imem" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v Line: 32
Warning (10030): Net "instr_ram.data_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.waddr_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.we_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v Line: 10
Info (12128): Elaborating entity "data_mem" for hierarchy "t2b_riscv_cpu:b2v_inst0|data_mem:dmem" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v Line: 33
Info (12128): Elaborating entity "CPU_driver" for hierarchy "CPU_driver:b2v_inst1" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 115
Warning (10230): Verilog HDL assignment warning at CPU_driver.v(75): truncated value with size 32 to match size of target (5) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v Line: 75
Warning (10230): Verilog HDL assignment warning at CPU_driver.v(76): truncated value with size 32 to match size of target (4) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v Line: 76
Warning (10230): Verilog HDL assignment warning at CPU_driver.v(91): truncated value with size 32 to match size of target (4) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v Line: 91
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Controller:b2v_inst2" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 124
Info (12128): Elaborating entity "Line_Following" for hierarchy "Line_Following:b2v_inst3" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 144
Warning (10036): Verilog HDL or VHDL warning at Line_Following.v(22): object "node_delay" assigned a value but never read File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at Line_Following.v(23): object "all_white" assigned a value but never read File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at Line_Following.v(25): object "i" assigned a value but never read File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at Line_Following.v(26): object "on_node" assigned a value but never read File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v Line: 26
Warning (10034): Output port "switch_on" at Line_Following.v(19) has no driver File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v Line: 19
Info (12128): Elaborating entity "frequency_scaling" for hierarchy "frequency_scaling:b2v_inst4" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 148
Info (12128): Elaborating entity "pwm_generator" for hierarchy "pwm_generator:b2v_inst5" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 156
Warning (10230): Verilog HDL assignment warning at pwm_generator1.v(49): truncated value with size 32 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v Line: 49
Warning (10230): Verilog HDL assignment warning at pwm_generator1.v(50): truncated value with size 32 to match size of target (1) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v Line: 50
Info (12128): Elaborating entity "Fault_detection" for hierarchy "Fault_detection:b2v_inst7" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at Fault_detection.v(17): object "flag" assigned a value but never read File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 17
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(47): truncated value with size 32 to match size of target (16) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 47
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(69): truncated value with size 32 to match size of target (16) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 69
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(78): truncated value with size 32 to match size of target (4) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 78
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(83): truncated value with size 32 to match size of target (16) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 83
Warning (10030): Net "msg_contain.data_a" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 12
Warning (10030): Net "msg_contain.waddr_a" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 12
Warning (10030): Net "msg_contain.we_a" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v Line: 12
Info (12128): Elaborating entity "LED_driver" for hierarchy "LED_driver:b2v_inst8" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 195
Warning (10240): Verilog HDL Always Construct warning at LED_driver.v(35): inferring latch(es) for variable "glow_flag", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v Line: 35
Info (10041): Inferred latch for "glow_flag.11" at LED_driver.v(35) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v Line: 35
Info (10041): Inferred latch for "glow_flag.10" at LED_driver.v(35) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v Line: 35
Info (10041): Inferred latch for "glow_flag.01" at LED_driver.v(35) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v Line: 35
Info (10041): Inferred latch for "glow_flag.00" at LED_driver.v(35) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v Line: 35
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:b2v_inst9" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 201
Warning (10230): Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 4 to match size of target (3) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v Line: 45
Warning (10230): Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_tx.v(64): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v Line: 64
Warning (10230): Verilog HDL assignment warning at uart_tx.v(70): truncated value with size 32 to match size of target (3) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v Line: 70
Warning (10230): Verilog HDL assignment warning at uart_tx.v(82): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v Line: 82
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:b2v_inst10" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 208
Warning (10230): Verilog HDL assignment warning at uart_rx.v(61): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v Line: 61
Warning (10230): Verilog HDL assignment warning at uart_rx.v(68): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v Line: 68
Warning (10230): Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (4) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v Line: 73
Warning (10230): Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (3) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v Line: 74
Warning (10230): Verilog HDL assignment warning at uart_rx.v(93): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v Line: 93
Info (12128): Elaborating entity "path_mapping" for hierarchy "path_mapping:b2v_inst11" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at path_1.v(20): object "idx" assigned a value but never read File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 20
Warning (10230): Verilog HDL assignment warning at path_1.v(102): truncated value with size 32 to match size of target (5) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 102
Warning (10230): Verilog HDL assignment warning at path_1.v(122): truncated value with size 32 to match size of target (5) File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 122
Warning (10030): Net "node_rel.data_a" at path_1.v(15) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 15
Warning (10030): Net "node_rel.waddr_a" at path_1.v(15) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 15
Warning (10030): Net "path_planned_array.data_a" at path_1.v(16) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 16
Warning (10030): Net "path_planned_array.waddr_a" at path_1.v(16) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 16
Warning (10030): Net "node_rel.we_a" at path_1.v(15) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 15
Warning (10030): Net "path_planned_array.we_a" at path_1.v(16) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/path_1.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i824.tdf
    Info (12023): Found entity 1: altsyncram_i824 File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/altsyncram_i824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/mux_0tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lii.tdf
    Info (12023): Found entity 1: cntr_lii File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cntr_lii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cntr_h6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cntr_kgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.02.09.11:39:40 Progress: Loading sld4cb053a0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/atharv/e-yantra/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UV_trig" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 34
    Warning (13410): Pin "led1_R1" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 37
    Warning (13410): Pin "led1_G1" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 38
    Warning (13410): Pin "led1_B1" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 39
    Warning (13410): Pin "led2_R2" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 40
    Warning (13410): Pin "led2_G2" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 41
    Warning (13410): Pin "led2_B2" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 42
    Warning (13410): Pin "led3_R3" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 43
    Warning (13410): Pin "led3_G3" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 44
    Warning (13410): Pin "led3_B3" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 45
    Warning (13410): Pin "motor_B1" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 47
    Warning (13410): Pin "motor_B2" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 49
    Warning (13410): Pin "fpga_LED[0]" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
    Warning (13410): Pin "fpga_LED[1]" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
    Warning (13410): Pin "fpga_LED[2]" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
    Warning (13410): Pin "fpga_LED[3]" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
    Warning (13410): Pin "fpga_LED[4]" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
    Warning (13410): Pin "fpga_LED[5]" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
    Warning (13410): Pin "fpga_LED[6]" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
    Warning (13410): Pin "fpga_LED[7]" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 51
    Warning (13410): Pin "receive_data" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 53
    Warning (13410): Pin "EM_A1" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 54
    Warning (13410): Pin "EM_B1" is stuck at GND File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 55
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 94 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/atharv/e-yantra/Task_5/Astrotinker_main/output_files/Astrotinker_main.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 265 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 32
    Warning (15610): No output dependent on input pin "UV_echo" File: /home/atharv/e-yantra/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v Line: 33
Info (21057): Implemented 2492 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 2338 logic cells
    Info (21064): Implemented 116 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Fri Feb  9 11:39:49 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/atharv/e-yantra/Task_5/Astrotinker_main/output_files/Astrotinker_main.map.smsg.


