Altera Corporation. 2001. ARM-Based Embedded Processor PLDs.
Amdahl, G. 1967. Validity of the single processor approach to achieving large scale computing capabilities. In Proceedings AFIPS 1967 Spring Joint Computer Conference 30, 483--485.
Atmel FPSLIC, http://www.atmel.com/atmel/products/prod39.htm.
A. Balboni , W. Fornaciari , D. Sciuto, Partitioning and Exploration Strategies in the TOSCA Co-Design Flow, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.62, March 18-20, 1996
Burger, D. and Austin, T. M. 1997. The SimpleScalar tool set, Version 2.0. In Tech. Rep. &num;1342, University of Wisconsin-Madison Computer Sciences Department.
E5 Press Release, http://www.triscend.com/about/indexrelease051401.html.
Eles, P., Peng, Z., Kuchcinsky, K., and Doboli, A. 1997. System level hardware/software partitioning based on simulated annealing and tabu search. Design Automation for Embedded Systems 2, 1, 5--32.
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.84-100, March 1998[doi>10.1109/92.661251]
Tony Givargis , Frank Vahid , Jörg Henkel, System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998
Gonzalez, R., Gordon, B., and Horowitz, M. 1997. Supply and threshold voltage scaling for low power CMOS. IEEE Journal of Solid-State Circuits 32, 8.
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
Jörg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.122-127, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309896]
Jörg Henkel , Rolf Ernst, A hardware/software partitioner using a dynamically determined granularity, Proceedings of the 34th annual Design Automation Conference, p.691-696, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266323]
Jouml;rg Henkel , Yanbing Li, Energy-conscious HW/SW-partitioning of embedded systems: a case study on an MPEG-2 encoder, Proceedings of the 6th international workshop on Hardware/software codesign, p.23-27, March 15-18, 1998, Seattle, Washington, USA
Junwei Hou , Wayne Wolf, Process Partitioning for Distributed Embedded Systems, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.70, March 18-20, 1996
Intel XScale Processor, http://developer.intel.com/design/intelxscale.
Asawaree Kalavade , Edward A. Lee, A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
MediaBench. http://www.cs.ucla.edu/∼leec/mediabench/.
Gokhan Memik , William H. Mangione-Smith , Wendong Hu, NetBench: a benchmarking suite for network processors, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
MIPS Technologies, Inc., http://www.mips.com.
Greg Stitt , Brian Grattan , Jason Villarreal , Frank Vahid, Using On-Chip Configurable Logic to Reduce Embedded System Software Energy, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.143, September 22-24, 2002
Synopsys, http://www.synopsys.com.
Triscend Corporation, http://www.triscend.com. 2002.
University of California, Riverside; Dalton Project. http://www.cs.ucr.edu/∼dalton.
G. Vanmeerbeeck , P. Schaumont , S. Vernalde , M. Engels , I. Bolsens, Hardware/software partitioning of embedded system in OCAPI-xl, Proceedings of the ninth international symposium on Hardware/software codesign, p.30-35, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371665]
Villarreal, J., Lysecky, R., Cotterell, S., and Vahid, F. 2001. Loop analysis of embedded applications. In Tech. Rep. UCR-CSE-01-03, University of California, Riverside.
Virtex Power Estimator, http://support.xilinx.com/cgi-bin/powerweb.pl.
Wan, M., Ichikawa, Y., Lidsky, D., Rabaey, J. 1998. An energy conscious methodology for early design exploration of heterogeneous DSPs. In Proceedings of the IEEE Custom Integrated Circuits Conference, 111--117.
Bengt Werner , Peter Magnusson, A Hybrid Simulation Approach Enabling Performance Characterization of Large Software Systems, Proceedings of the 5th International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, p.73, January 12-15, 1997
Xilinx Corporation. 2002. Virtex-II Pro Platform FGPA Handbook.
