=====
SETUP
-4.758
7.673
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1
7.673
=====
SETUP
-4.758
7.673
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
7.673
=====
SETUP
-4.758
7.673
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
7.673
=====
SETUP
-4.757
7.672
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
7.672
=====
SETUP
-4.757
7.672
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
7.672
=====
SETUP
-4.671
7.586
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
7.586
=====
SETUP
-4.671
7.586
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
7.586
=====
SETUP
-4.390
7.305
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
7.305
=====
SETUP
-4.385
7.301
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
7.301
=====
SETUP
-4.385
7.300
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
7.300
=====
SETUP
-4.385
7.300
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
7.300
=====
SETUP
-4.385
7.300
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
7.300
=====
SETUP
-4.303
7.219
2.915
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.446
6.507
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
7.219
=====
SETUP
-3.748
6.307
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0
5.275
6.307
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1
6.307
=====
SETUP
-3.718
6.277
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1
2.649
3.681
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0
5.178
6.277
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
6.277
=====
SETUP
-3.671
6.230
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0
5.131
6.230
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
6.230
=====
SETUP
-3.665
6.224
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0
5.125
6.224
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
6.224
=====
SETUP
-3.651
6.210
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1
2.649
3.681
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0
5.178
6.210
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
6.210
=====
SETUP
-3.583
6.142
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0
5.320
6.142
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
6.142
=====
SETUP
-3.558
6.117
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1
2.649
3.681
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0
5.018
6.117
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
6.117
=====
SETUP
-3.549
6.108
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1
2.649
3.681
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0
5.009
6.108
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
6.108
=====
SETUP
-3.539
6.097
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0
5.275
6.097
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
6.097
=====
SETUP
-3.517
6.076
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0
5.450
6.076
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
6.076
=====
SETUP
-3.517
6.076
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0
5.450
6.076
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
6.076
=====
SETUP
-3.396
5.955
2.559
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.137
3.959
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0
5.329
5.955
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
5.955
=====
HOLD
0.710
2.341
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n60_s1
1.969
2.341
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
2.341
=====
HOLD
0.976
2.607
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n61_s1
2.235
2.607
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
2.607
=====
HOLD
1.062
2.693
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n198_s1
1.967
2.693
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.693
=====
HOLD
1.209
2.854
1.646
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3
2.233
2.618
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.854
=====
HOLD
1.530
3.161
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0
3.161
=====
HOLD
2.176
2.567
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0
2.195
2.567
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
2.567
=====
HOLD
2.365
2.757
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0
2.201
2.757
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1
2.757
=====
HOLD
2.365
2.757
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0
2.201
2.757
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
2.757
=====
HOLD
2.365
2.757
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0
2.201
2.757
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
2.757
=====
HOLD
2.528
2.919
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0
2.195
2.919
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
2.919
=====
HOLD
2.530
2.921
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0
2.195
2.921
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
2.921
=====
HOLD
2.533
2.925
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0
2.201
2.925
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
2.925
=====
HOLD
2.533
2.925
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0
2.201
2.925
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
2.925
=====
HOLD
2.533
2.925
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0
2.201
2.925
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
2.925
=====
HOLD
2.535
2.927
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0
2.201
2.927
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
2.927
=====
HOLD
2.535
2.927
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0
2.201
2.927
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
2.927
=====
HOLD
2.535
2.927
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0
2.201
2.927
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
2.927
=====
HOLD
2.535
2.927
0.392
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0
2.201
2.927
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
2.927
=====
HOLD
2.777
4.408
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.560
3.116
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
4.408
=====
HOLD
3.032
3.439
0.407
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.205
2.931
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
3.439
=====
HOLD
3.080
3.486
0.407
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.205
2.931
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
3.486
=====
HOLD
3.080
3.486
0.407
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.205
2.931
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
3.486
=====
HOLD
3.080
3.486
0.407
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.205
2.931
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
3.486
=====
HOLD
3.100
3.507
0.407
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.205
2.931
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
3.507
=====
HOLD
3.104
3.510
0.407
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.205
2.931
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
3.510
