

================================================================
== Vivado HLS Report for 'A_IO_L2_in_inter_tra_1'
================================================================
* Date:           Sun Mar 22 14:27:01 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         2|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:72]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %0 ], [ %add_ln75, %hls_label_4_end ]" [src/kernel_xilinx.cpp:75]   --->   Operation 8 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%c3_0 = phi i2 [ 0, %0 ], [ %select_ln75, %hls_label_4_end ]" [src/kernel_xilinx.cpp:75]   --->   Operation 9 'phi' 'c3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c4_0 = phi i2 [ 0, %0 ], [ %c4, %hls_label_4_end ]"   --->   Operation 10 'phi' 'c4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.49ns)   --->   "%icmp_ln75 = icmp eq i3 %indvar_flatten, -4" [src/kernel_xilinx.cpp:75]   --->   Operation 11 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.26ns)   --->   "%add_ln75 = add i3 %indvar_flatten, 1" [src/kernel_xilinx.cpp:75]   --->   Operation 12 'add' 'add_ln75' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.loopexit, label %hls_label_4_begin" [src/kernel_xilinx.cpp:75]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.23ns)   --->   "%c3 = add i2 %c3_0, 1" [src/kernel_xilinx.cpp:75]   --->   Operation 14 'add' 'c3' <Predicate = (!icmp_ln75)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.34ns)   --->   "%icmp_ln77 = icmp eq i2 %c4_0, -2" [src/kernel_xilinx.cpp:77]   --->   Operation 15 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.27ns)   --->   "%select_ln82 = select i1 %icmp_ln77, i2 0, i2 %c4_0" [src/kernel_xilinx.cpp:82]   --->   Operation 16 'select' 'select_ln82' <Predicate = (!icmp_ln75)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.34ns)   --->   "%icmp_ln82 = icmp eq i2 %c3, 0" [src/kernel_xilinx.cpp:82]   --->   Operation 17 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln75)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%icmp_ln82_1 = icmp eq i2 %c3_0, 0" [src/kernel_xilinx.cpp:82]   --->   Operation 18 'icmp' 'icmp_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.27ns)   --->   "%select_ln82_1 = select i1 %icmp_ln77, i1 %icmp_ln82, i1 %icmp_ln82_1" [src/kernel_xilinx.cpp:82]   --->   Operation 19 'select' 'select_ln82_1' <Predicate = (!icmp_ln75)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.27ns)   --->   "%select_ln75 = select i1 %icmp_ln77, i2 %c3, i2 %c3_0" [src/kernel_xilinx.cpp:75]   --->   Operation 20 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %select_ln82_1, label %1, label %2" [src/kernel_xilinx.cpp:82]   --->   Operation 21 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.23ns)   --->   "%c4 = add i2 %select_ln82, 1" [src/kernel_xilinx.cpp:77]   --->   Operation 22 'add' 'c4' <Predicate = (!icmp_ln75)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 23 'speclooptripcount' 'empty_112' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [src/kernel_xilinx.cpp:77]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:78]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.45ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:81]   --->   Operation 26 'read' 'tmp_V' <Predicate = (!icmp_ln75)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 27 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_A_out_V_V, i128 %tmp_V)" [src/kernel_xilinx.cpp:85]   --->   Operation 27 'write' <Predicate = (!select_ln82_1)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %hls_label_4_end"   --->   Operation 28 'br' <Predicate = (!select_ln82_1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %select_ln82 to i64" [src/kernel_xilinx.cpp:83]   --->   Operation 29 'zext' 'zext_ln83' <Predicate = (select_ln82_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%local_A_0_V_addr = getelementptr [2 x i128]* %local_A_0_V, i64 0, i64 %zext_ln83" [src/kernel_xilinx.cpp:83]   --->   Operation 30 'getelementptr' 'local_A_0_V_addr' <Predicate = (select_ln82_1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.59ns)   --->   "store i128 %tmp_V, i128* %local_A_0_V_addr, align 16" [src/kernel_xilinx.cpp:83]   --->   Operation 31 'store' <Predicate = (select_ln82_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [src/kernel_xilinx.cpp:84]   --->   Operation 32 'br' <Predicate = (select_ln82_1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [src/kernel_xilinx.cpp:88]   --->   Operation 33 'specregionend' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:77]   --->   Operation 34 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:90]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', src/kernel_xilinx.cpp:75) with incoming values : ('add_ln75', src/kernel_xilinx.cpp:75) [8]  (0.603 ns)

 <State 2>: 0.855ns
The critical path consists of the following:
	'phi' operation ('c3_0', src/kernel_xilinx.cpp:75) with incoming values : ('select_ln75', src/kernel_xilinx.cpp:75) [9]  (0 ns)
	'add' operation ('c3', src/kernel_xilinx.cpp:75) [15]  (0.234 ns)
	'icmp' operation ('icmp_ln82', src/kernel_xilinx.cpp:82) [19]  (0.343 ns)
	'select' operation ('select_ln82_1', src/kernel_xilinx.cpp:82) [21]  (0.278 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	fifo read on port 'fifo_A_in_V_V' (src/kernel_xilinx.cpp:81) [25]  (1.46 ns)
	fifo write on port 'fifo_A_out_V_V' (src/kernel_xilinx.cpp:85) [28]  (1.46 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
