simLibName = "Stimulator_TestBench"
simCellName = "TB_OneCH_Top"
simViewName = "config"
simSimulator = "verilog"
simNetlistHier = t
