{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-rw-rw-r-- 1 developer developer 8000 jun 14 17:59 /home/developer/gcp/cbidmltsf/database/rename_files.dat\r\n"
     ]
    }
   ],
   "source": [
    "! ls -l /home/developer/gcp/cbidmltsf/database/rename_files.dat"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "filename = '/home/developer/gcp/cbidmltsf/database/rename_files.dat'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "no_targets = 24"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "strings_list = list()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "mv ARTRFDC_TPU_000_00_on_test_tfrecord.pkl ARTRFDC_TPU_000_00_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_01_on_test_tfrecord.pkl ARTRFDC_TPU_000_01_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_02_on_test_tfrecord.pkl ARTRFDC_TPU_000_02_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_03_on_test_tfrecord.pkl ARTRFDC_TPU_000_03_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_04_on_test_tfrecord.pkl ARTRFDC_TPU_000_04_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_05_on_test_tfrecord.pkl ARTRFDC_TPU_000_05_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_06_on_test_tfrecord.pkl ARTRFDC_TPU_000_06_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_07_on_test_tfrecord.pkl ARTRFDC_TPU_000_07_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_08_on_test_tfrecord.pkl ARTRFDC_TPU_000_08_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_000_09_on_test_tfrecord.pkl ARTRFDC_TPU_000_09_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_00_on_test_tfrecord.pkl ARTRFDC_TPU_001_00_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_01_on_test_tfrecord.pkl ARTRFDC_TPU_001_01_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_02_on_test_tfrecord.pkl ARTRFDC_TPU_001_02_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_03_on_test_tfrecord.pkl ARTRFDC_TPU_001_03_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_04_on_test_tfrecord.pkl ARTRFDC_TPU_001_04_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_05_on_test_tfrecord.pkl ARTRFDC_TPU_001_05_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_06_on_test_tfrecord.pkl ARTRFDC_TPU_001_06_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_07_on_test_tfrecord.pkl ARTRFDC_TPU_001_07_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_08_on_test_tfrecord.pkl ARTRFDC_TPU_001_08_on_test_tfrecord_024.pkl\n",
      "mv ARTRFDC_TPU_001_09_on_test_tfrecord.pkl ARTRFDC_TPU_001_09_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_00_on_test_tfrecord.pkl DMSLSTM_TPU_002_00_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_01_on_test_tfrecord.pkl DMSLSTM_TPU_002_01_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_02_on_test_tfrecord.pkl DMSLSTM_TPU_002_02_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_03_on_test_tfrecord.pkl DMSLSTM_TPU_002_03_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_04_on_test_tfrecord.pkl DMSLSTM_TPU_002_04_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_05_on_test_tfrecord.pkl DMSLSTM_TPU_002_05_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_06_on_test_tfrecord.pkl DMSLSTM_TPU_002_06_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_07_on_test_tfrecord.pkl DMSLSTM_TPU_002_07_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_08_on_test_tfrecord.pkl DMSLSTM_TPU_002_08_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_002_09_on_test_tfrecord.pkl DMSLSTM_TPU_002_09_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_00_on_test_tfrecord.pkl DMSLSTM_TPU_003_00_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_01_on_test_tfrecord.pkl DMSLSTM_TPU_003_01_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_02_on_test_tfrecord.pkl DMSLSTM_TPU_003_02_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_03_on_test_tfrecord.pkl DMSLSTM_TPU_003_03_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_04_on_test_tfrecord.pkl DMSLSTM_TPU_003_04_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_05_on_test_tfrecord.pkl DMSLSTM_TPU_003_05_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_06_on_test_tfrecord.pkl DMSLSTM_TPU_003_06_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_07_on_test_tfrecord.pkl DMSLSTM_TPU_003_07_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_08_on_test_tfrecord.pkl DMSLSTM_TPU_003_08_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_003_09_on_test_tfrecord.pkl DMSLSTM_TPU_003_09_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_00_on_test_tfrecord.pkl DMSLSTM_TPU_004_00_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_01_on_test_tfrecord.pkl DMSLSTM_TPU_004_01_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_02_on_test_tfrecord.pkl DMSLSTM_TPU_004_02_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_03_on_test_tfrecord.pkl DMSLSTM_TPU_004_03_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_04_on_test_tfrecord.pkl DMSLSTM_TPU_004_04_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_05_on_test_tfrecord.pkl DMSLSTM_TPU_004_05_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_06_on_test_tfrecord.pkl DMSLSTM_TPU_004_06_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_07_on_test_tfrecord.pkl DMSLSTM_TPU_004_07_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_08_on_test_tfrecord.pkl DMSLSTM_TPU_004_08_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_004_09_on_test_tfrecord.pkl DMSLSTM_TPU_004_09_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_00_on_test_tfrecord.pkl DMSLSTM_TPU_005_00_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_01_on_test_tfrecord.pkl DMSLSTM_TPU_005_01_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_02_on_test_tfrecord.pkl DMSLSTM_TPU_005_02_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_03_on_test_tfrecord.pkl DMSLSTM_TPU_005_03_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_04_on_test_tfrecord.pkl DMSLSTM_TPU_005_04_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_05_on_test_tfrecord.pkl DMSLSTM_TPU_005_05_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_06_on_test_tfrecord.pkl DMSLSTM_TPU_005_06_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_07_on_test_tfrecord.pkl DMSLSTM_TPU_005_07_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_08_on_test_tfrecord.pkl DMSLSTM_TPU_005_08_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_005_09_on_test_tfrecord.pkl DMSLSTM_TPU_005_09_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_00_on_test_tfrecord.pkl DMSLSTM_TPU_006_00_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_01_on_test_tfrecord.pkl DMSLSTM_TPU_006_01_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_02_on_test_tfrecord.pkl DMSLSTM_TPU_006_02_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_03_on_test_tfrecord.pkl DMSLSTM_TPU_006_03_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_04_on_test_tfrecord.pkl DMSLSTM_TPU_006_04_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_05_on_test_tfrecord.pkl DMSLSTM_TPU_006_05_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_06_on_test_tfrecord.pkl DMSLSTM_TPU_006_06_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_07_on_test_tfrecord.pkl DMSLSTM_TPU_006_07_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_08_on_test_tfrecord.pkl DMSLSTM_TPU_006_08_on_test_tfrecord_024.pkl\n",
      "mv DMSLSTM_TPU_006_09_on_test_tfrecord.pkl DMSLSTM_TPU_006_09_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_00_on_test_tfrecord.pkl EDALSTM_TPU_000_00_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_01_on_test_tfrecord.pkl EDALSTM_TPU_000_01_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_02_on_test_tfrecord.pkl EDALSTM_TPU_000_02_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_03_on_test_tfrecord.pkl EDALSTM_TPU_000_03_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_04_on_test_tfrecord.pkl EDALSTM_TPU_000_04_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_05_on_test_tfrecord.pkl EDALSTM_TPU_000_05_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_06_on_test_tfrecord.pkl EDALSTM_TPU_000_06_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_07_on_test_tfrecord.pkl EDALSTM_TPU_000_07_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_08_on_test_tfrecord.pkl EDALSTM_TPU_000_08_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_000_09_on_test_tfrecord.pkl EDALSTM_TPU_000_09_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_00_on_test_tfrecord.pkl EDALSTM_TPU_001_00_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_01_on_test_tfrecord.pkl EDALSTM_TPU_001_01_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_02_on_test_tfrecord.pkl EDALSTM_TPU_001_02_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_03_on_test_tfrecord.pkl EDALSTM_TPU_001_03_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_04_on_test_tfrecord.pkl EDALSTM_TPU_001_04_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_05_on_test_tfrecord.pkl EDALSTM_TPU_001_05_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_06_on_test_tfrecord.pkl EDALSTM_TPU_001_06_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_07_on_test_tfrecord.pkl EDALSTM_TPU_001_07_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_08_on_test_tfrecord.pkl EDALSTM_TPU_001_08_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_001_09_on_test_tfrecord.pkl EDALSTM_TPU_001_09_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_00_on_test_tfrecord.pkl EDALSTM_TPU_002_00_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_01_on_test_tfrecord.pkl EDALSTM_TPU_002_01_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_02_on_test_tfrecord.pkl EDALSTM_TPU_002_02_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_03_on_test_tfrecord.pkl EDALSTM_TPU_002_03_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_04_on_test_tfrecord.pkl EDALSTM_TPU_002_04_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_05_on_test_tfrecord.pkl EDALSTM_TPU_002_05_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_06_on_test_tfrecord.pkl EDALSTM_TPU_002_06_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_07_on_test_tfrecord.pkl EDALSTM_TPU_002_07_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_08_on_test_tfrecord.pkl EDALSTM_TPU_002_08_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_002_09_on_test_tfrecord.pkl EDALSTM_TPU_002_09_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_00_on_test_tfrecord.pkl EDALSTM_TPU_003_00_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_01_on_test_tfrecord.pkl EDALSTM_TPU_003_01_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_02_on_test_tfrecord.pkl EDALSTM_TPU_003_02_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_03_on_test_tfrecord.pkl EDALSTM_TPU_003_03_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_04_on_test_tfrecord.pkl EDALSTM_TPU_003_04_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_05_on_test_tfrecord.pkl EDALSTM_TPU_003_05_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_06_on_test_tfrecord.pkl EDALSTM_TPU_003_06_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_07_on_test_tfrecord.pkl EDALSTM_TPU_003_07_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_08_on_test_tfrecord.pkl EDALSTM_TPU_003_08_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_003_09_on_test_tfrecord.pkl EDALSTM_TPU_003_09_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_00_on_test_tfrecord.pkl EDALSTM_TPU_004_00_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_01_on_test_tfrecord.pkl EDALSTM_TPU_004_01_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_02_on_test_tfrecord.pkl EDALSTM_TPU_004_02_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_03_on_test_tfrecord.pkl EDALSTM_TPU_004_03_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_04_on_test_tfrecord.pkl EDALSTM_TPU_004_04_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_05_on_test_tfrecord.pkl EDALSTM_TPU_004_05_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_06_on_test_tfrecord.pkl EDALSTM_TPU_004_06_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_07_on_test_tfrecord.pkl EDALSTM_TPU_004_07_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_08_on_test_tfrecord.pkl EDALSTM_TPU_004_08_on_test_tfrecord_024.pkl\n",
      "mv EDALSTM_TPU_004_09_on_test_tfrecord.pkl EDALSTM_TPU_004_09_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_00_on_test_tfrecord.pkl EDSLSTM_TPU_000_00_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_01_on_test_tfrecord.pkl EDSLSTM_TPU_000_01_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_02_on_test_tfrecord.pkl EDSLSTM_TPU_000_02_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_03_on_test_tfrecord.pkl EDSLSTM_TPU_000_03_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_04_on_test_tfrecord.pkl EDSLSTM_TPU_000_04_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_05_on_test_tfrecord.pkl EDSLSTM_TPU_000_05_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_06_on_test_tfrecord.pkl EDSLSTM_TPU_000_06_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_07_on_test_tfrecord.pkl EDSLSTM_TPU_000_07_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_08_on_test_tfrecord.pkl EDSLSTM_TPU_000_08_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_000_09_on_test_tfrecord.pkl EDSLSTM_TPU_000_09_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_00_on_test_tfrecord.pkl EDSLSTM_TPU_001_00_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_01_on_test_tfrecord.pkl EDSLSTM_TPU_001_01_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_02_on_test_tfrecord.pkl EDSLSTM_TPU_001_02_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_03_on_test_tfrecord.pkl EDSLSTM_TPU_001_03_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_04_on_test_tfrecord.pkl EDSLSTM_TPU_001_04_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_05_on_test_tfrecord.pkl EDSLSTM_TPU_001_05_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_06_on_test_tfrecord.pkl EDSLSTM_TPU_001_06_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_07_on_test_tfrecord.pkl EDSLSTM_TPU_001_07_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_08_on_test_tfrecord.pkl EDSLSTM_TPU_001_08_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_001_09_on_test_tfrecord.pkl EDSLSTM_TPU_001_09_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_00_on_test_tfrecord.pkl EDSLSTM_TPU_008_00_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_01_on_test_tfrecord.pkl EDSLSTM_TPU_008_01_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_02_on_test_tfrecord.pkl EDSLSTM_TPU_008_02_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_03_on_test_tfrecord.pkl EDSLSTM_TPU_008_03_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_04_on_test_tfrecord.pkl EDSLSTM_TPU_008_04_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_05_on_test_tfrecord.pkl EDSLSTM_TPU_008_05_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_06_on_test_tfrecord.pkl EDSLSTM_TPU_008_06_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_07_on_test_tfrecord.pkl EDSLSTM_TPU_008_07_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_08_on_test_tfrecord.pkl EDSLSTM_TPU_008_08_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_008_09_on_test_tfrecord.pkl EDSLSTM_TPU_008_09_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_00_on_test_tfrecord.pkl EDSLSTM_TPU_009_00_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_01_on_test_tfrecord.pkl EDSLSTM_TPU_009_01_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_02_on_test_tfrecord.pkl EDSLSTM_TPU_009_02_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_03_on_test_tfrecord.pkl EDSLSTM_TPU_009_03_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_04_on_test_tfrecord.pkl EDSLSTM_TPU_009_04_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_05_on_test_tfrecord.pkl EDSLSTM_TPU_009_05_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_06_on_test_tfrecord.pkl EDSLSTM_TPU_009_06_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_07_on_test_tfrecord.pkl EDSLSTM_TPU_009_07_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_08_on_test_tfrecord.pkl EDSLSTM_TPU_009_08_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_009_09_on_test_tfrecord.pkl EDSLSTM_TPU_009_09_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_00_on_test_tfrecord.pkl EDSLSTM_TPU_010_00_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_01_on_test_tfrecord.pkl EDSLSTM_TPU_010_01_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_02_on_test_tfrecord.pkl EDSLSTM_TPU_010_02_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_03_on_test_tfrecord.pkl EDSLSTM_TPU_010_03_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_04_on_test_tfrecord.pkl EDSLSTM_TPU_010_04_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_05_on_test_tfrecord.pkl EDSLSTM_TPU_010_05_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_06_on_test_tfrecord.pkl EDSLSTM_TPU_010_06_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_07_on_test_tfrecord.pkl EDSLSTM_TPU_010_07_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_08_on_test_tfrecord.pkl EDSLSTM_TPU_010_08_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_010_09_on_test_tfrecord.pkl EDSLSTM_TPU_010_09_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_00_on_test_tfrecord.pkl EDSLSTM_TPU_011_00_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_01_on_test_tfrecord.pkl EDSLSTM_TPU_011_01_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_02_on_test_tfrecord.pkl EDSLSTM_TPU_011_02_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_03_on_test_tfrecord.pkl EDSLSTM_TPU_011_03_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_04_on_test_tfrecord.pkl EDSLSTM_TPU_011_04_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_05_on_test_tfrecord.pkl EDSLSTM_TPU_011_05_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_06_on_test_tfrecord.pkl EDSLSTM_TPU_011_06_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_07_on_test_tfrecord.pkl EDSLSTM_TPU_011_07_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_08_on_test_tfrecord.pkl EDSLSTM_TPU_011_08_on_test_tfrecord_024.pkl\n",
      "mv EDSLSTM_TPU_011_09_on_test_tfrecord.pkl EDSLSTM_TPU_011_09_on_test_tfrecord_024.pkl\n"
     ]
    }
   ],
   "source": [
    "with open(filename) as fp:\n",
    "    lines = fp.readlines()\n",
    "    for line in lines:\n",
    "        # count += 1\n",
    "        line = line.strip()\n",
    "        new_line = '{}_{:03d}{}'.format(line[:-4], no_targets, line[-4:])\n",
    "        print('mv {} {}'.format(line.strip(), new_line))\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
