
*** Running vivado
    with args -log Mod_Mul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mod_Mul.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Mod_Mul.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/utils_1/imports/synth_1/DIV2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/utils_1/imports/synth_1/DIV2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Mod_Mul -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11324
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.430 ; gain = 399.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mod_Mul' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/Mod_Mul.v:23]
INFO: [Synth 8-6157] synthesizing module 'karatsuba48' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/karatsuba48.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiply' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
	Parameter A_WIDTH bound to: 17 - type: integer 
	Parameter B_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba48' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/karatsuba48.v:23]
INFO: [Synth 8-6157] synthesizing module 'modred' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/modred.v:23]
	Parameter BW bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'karatsuba51' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/karatsuba51.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiply__parameterized0' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
	Parameter A_WIDTH bound to: 18 - type: integer 
	Parameter B_WIDTH bound to: 18 - type: integer 
	Parameter OUT_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiply__parameterized0' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/multiply.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba51' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/karatsuba51.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
	Parameter N bound to: 12 - type: integer 
	Parameter BW bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modred' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/modred.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mod_Mul' (0#1) [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/sources_1/new/Mod_Mul.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.242 ; gain = 492.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2242.473 ; gain = 508.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2242.473 ; gain = 508.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2242.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2387.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2387.137 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2387.137 ; gain = 653.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2387.137 ; gain = 653.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2387.137 ; gain = 653.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.srcs/utils_1/imports/synth_1/DIV2.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2387.137 ; gain = 653.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2387.137 ; gain = 653.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2387.137 ; gain = 653.051
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input  102 Bit       Adders := 4     
	   5 Input  102 Bit       Adders := 2     
	   3 Input  102 Bit       Adders := 4     
	   4 Input   96 Bit       Adders := 2     
	   5 Input   96 Bit       Adders := 1     
	   3 Input   96 Bit       Adders := 2     
	   3 Input   50 Bit       Adders := 1     
	   3 Input   48 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 12    
	   2 Input   17 Bit       Adders := 6     
+---Registers : 
	              102 Bit    Registers := 6     
	               96 Bit    Registers := 15    
	               51 Bit    Registers := 6     
	               48 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 12    
	               17 Bit    Registers := 22    
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP P, operation Mode is: A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP P, operation Mode is: A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP P, operation Mode is: A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP P, operation Mode is: C+A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP P, operation Mode is: C+A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP P, operation Mode is: C+A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP z0_reg, operation Mode is: (A''*B'')'.
DSP Report: register in2_reg_reg is absorbed into DSP z0_reg.
DSP Report: register low2_reg is absorbed into DSP z0_reg.
DSP Report: register in1_reg_reg is absorbed into DSP z0_reg.
DSP Report: register low1_reg is absorbed into DSP z0_reg.
DSP Report: register z0_reg is absorbed into DSP z0_reg.
DSP Report: operator z00 is absorbed into DSP z0_reg.
DSP Report: Generating DSP z2_reg, operation Mode is: (A2*B2)'.
DSP Report: register mid2_reg is absorbed into DSP z2_reg.
DSP Report: register mid1_reg is absorbed into DSP z2_reg.
DSP Report: register z2_reg is absorbed into DSP z2_reg.
DSP Report: operator z20 is absorbed into DSP z2_reg.
DSP Report: Generating DSP z4_reg, operation Mode is: (A''*B'')'.
DSP Report: register z4_reg is absorbed into DSP z4_reg.
DSP Report: register high2_reg is absorbed into DSP z4_reg.
DSP Report: register z4_reg is absorbed into DSP z4_reg.
DSP Report: register high1_reg is absorbed into DSP z4_reg.
DSP Report: register z4_reg is absorbed into DSP z4_reg.
DSP Report: operator z40 is absorbed into DSP z4_reg.
DSP Report: Generating DSP P, operation Mode is: C+A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP P, operation Mode is: C+A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP P, operation Mode is: C+A*B.
DSP Report: operator P is absorbed into DSP P.
DSP Report: operator P is absorbed into DSP P.
DSP Report: Generating DSP z0_reg, operation Mode is: (A''*B'')'.
DSP Report: register in2_reg_reg is absorbed into DSP z0_reg.
DSP Report: register low2_reg is absorbed into DSP z0_reg.
DSP Report: register in1_reg_reg is absorbed into DSP z0_reg.
DSP Report: register low1_reg is absorbed into DSP z0_reg.
DSP Report: register z0_reg is absorbed into DSP z0_reg.
DSP Report: operator z00 is absorbed into DSP z0_reg.
DSP Report: Generating DSP z2_reg, operation Mode is: (A2*B2)'.
DSP Report: register mid2_reg is absorbed into DSP z2_reg.
DSP Report: register mid1_reg is absorbed into DSP z2_reg.
DSP Report: register z2_reg is absorbed into DSP z2_reg.
DSP Report: operator z20 is absorbed into DSP z2_reg.
DSP Report: Generating DSP z4_reg, operation Mode is: (A''*B'')'.
DSP Report: register z4_reg is absorbed into DSP z4_reg.
DSP Report: register high2_reg is absorbed into DSP z4_reg.
DSP Report: register z4_reg is absorbed into DSP z4_reg.
DSP Report: register high1_reg is absorbed into DSP z4_reg.
DSP Report: register z4_reg is absorbed into DSP z4_reg.
DSP Report: operator z40 is absorbed into DSP z4_reg.
DSP Report: Generating DSP multiply/z0_reg, operation Mode is: (A''*B'')'.
DSP Report: register multiply/in2_reg_reg is absorbed into DSP multiply/z0_reg.
DSP Report: register multiply/low2_reg is absorbed into DSP multiply/z0_reg.
DSP Report: register multiply/in1_reg_reg is absorbed into DSP multiply/z0_reg.
DSP Report: register multiply/low1_reg is absorbed into DSP multiply/z0_reg.
DSP Report: register multiply/z0_reg is absorbed into DSP multiply/z0_reg.
DSP Report: operator multiply/z00 is absorbed into DSP multiply/z0_reg.
DSP Report: Generating DSP multiply/z2_reg, operation Mode is: (A''*B'')'.
DSP Report: register multiply/z2_reg is absorbed into DSP multiply/z2_reg.
DSP Report: register multiply/mid2_reg is absorbed into DSP multiply/z2_reg.
DSP Report: register multiply/z2_reg is absorbed into DSP multiply/z2_reg.
DSP Report: register multiply/mid1_reg is absorbed into DSP multiply/z2_reg.
DSP Report: register multiply/z2_reg is absorbed into DSP multiply/z2_reg.
DSP Report: operator multiply/z20 is absorbed into DSP multiply/z2_reg.
DSP Report: Generating DSP multiply/z4_reg, operation Mode is: (A''*B'')'.
DSP Report: register multiply/z4_reg is absorbed into DSP multiply/z4_reg.
DSP Report: register multiply/high2_reg is absorbed into DSP multiply/z4_reg.
DSP Report: register multiply/z4_reg is absorbed into DSP multiply/z4_reg.
DSP Report: register multiply/high1_reg is absorbed into DSP multiply/z4_reg.
DSP Report: register multiply/z4_reg is absorbed into DSP multiply/z4_reg.
DSP Report: operator multiply/z40 is absorbed into DSP multiply/z4_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2387.137 ; gain = 653.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply    | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply    | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply    | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply    | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply    | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply    | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|karatsuba51 | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatsuba51 | (A2*B2)'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|karatsuba51 | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|multiply    | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply    | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiply    | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|karatsuba51 | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatsuba51 | (A2*B2)'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|karatsuba51 | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatsuba48 | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatsuba48 | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|karatsuba48 | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2722.793 ; gain = 988.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2762.637 ; gain = 1028.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2762.637 ; gain = 1028.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2772.883 ; gain = 1038.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2772.883 ; gain = 1038.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2772.883 ; gain = 1038.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2772.883 ; gain = 1038.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2772.883 ; gain = 1038.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2772.883 ; gain = 1038.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Mod_Mul     | barrett/shift1/genblk1[11].buffer_reg[11][49] | 10     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|Mod_Mul     | barrett/shift1/genblk1[11].buffer_reg[11][46] | 14     | 47    | YES          | NO                 | YES               | 47     | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|karatsuba51 | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|karatsuba51 | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|karatsuba51 | (A''*B'')'  | 15     | 16     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 0    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 0    | 
|karatsuba51 | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|karatsuba51 | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|karatsuba51 | (A''*B'')'  | 15     | 14     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|multiply    | Dynamic     | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 0    | 
|karatsuba48 | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|karatsuba48 | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|karatsuba48 | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|multiply    | (A'*B')'    | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multiply    | A'*B'       | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiply    | A'*B'       | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   139|
|3     |DSP_ALU         |    17|
|4     |DSP_A_B_DATA    |    17|
|6     |DSP_C_DATA      |    17|
|8     |DSP_MULTIPLIER  |    17|
|9     |DSP_M_DATA      |    17|
|10    |DSP_OUTPUT      |    17|
|12    |DSP_PREADD      |    17|
|13    |DSP_PREADD_DATA |    17|
|14    |LUT1            |     7|
|15    |LUT2            |   631|
|16    |LUT3            |   439|
|17    |LUT4            |   284|
|18    |LUT5            |   107|
|19    |LUT6            |   152|
|20    |SRL16E          |    50|
|21    |FDRE            |  1389|
|22    |IBUF            |   196|
|23    |OBUF            |    48|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2772.883 ; gain = 1038.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2772.883 ; gain = 894.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2772.883 ; gain = 1038.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2787.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2875.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 17 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 196 instances

Synth Design complete, checksum: 6e258743
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 2875.840 ; gain = 2445.480
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Projects/CKKS-Keyswitching/CKKS-Keyswitching.runs/synth_1/Mod_Mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mod_Mul_utilization_synth.rpt -pb Mod_Mul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 07:16:08 2024...
