Stanford University Explore Courses About Explore Degrees Sign in BulletinExploreCourses Browseby subject Scheduleview 1 2 of 2 results for EE271 printer friendly page EE 271 Introduction to VLSI Systems Provides a quick introduction to MOS transistors and IC fabrication and then creates abstractions to allow you to create and reason about complex digital systems It uses a switch resistor model of a transistor uses it to model gates and then shows how gates and physical layout can be synthesized from Verilog or SystemVerilog descriptions Most of the class will be spent on providing techniques to create designs that can be validated are low power provide good performance and can be completed in finite time Prerequisites 101A 108A and 108B familiarity with transistors logic design Verilog and digital system organization Terms Win Units 3 Instructors Mitra PI Boby TA Gilbert A TA Mundada A TA Winter EE 271 3 units Class 8923 Section 01 Grading Letter or Credit LEC Students enrolled 32 Mon Wed AM PM at Gates B1 with Mitra PI Boby TA Gilbert A TA Mundada A TA Exam Exam Schedule Instructors Mitra PI Boby TA Gilbert A TA Mundada A TA EE 272 Design Projects in VLSI Systems An introduction to mixed signal design Working in teams you will create a small VLSI design using a modern design flow and CAD tools The project involves writing a Verilog model of the chip creating a strategy for your chip wrapping custom layout to fit into a std cell system using synthesis and place and route tools to create the layout of your chip and understanding all the weird stuff you need to do to a chip Useful for anyone who will build a chip in their EE271 and experience in circuit design Last offered Spring 2012 Filter Results term offered Autumn Winter Spring Summer updating results teaching presence in person remote asynchronous remote synchronous independent studies updating results number of units 1 unit 2 units 3 units 4 units 5 units 5 units updating results time offered early morning before 10am morning lunchtime afternoon evening after 5pm updating results days Monday Tuesday Wednesday Thursday Friday Saturday Sunday updating results UG Requirements GERs Language Writing 1 Writing 2 Writing SLE DB Hum DB Math DB SocSci DB EngrAppSci DB NatSci EC EthicReas EC GlobalCom EC AmerCul EC Gender IHUM1 IHUM2 IHUM3 updating results component Lecture LEC Seminar SEM Discussion Section DIS Laboratory LAB Lab Section LBS Activity ACT Case Study CAS Colloquium COL Workshop WKS Independent Study INS Intro Dial Sophomore IDS Intro Sem Freshman ISF Intro Sem Sophomore ISS Internship ITR Arts Intensive Program API Language LNG Clerkship CLK Practicum PRA Practicum PRC Research RES Sophomore College SCS updating results career Undergraduate Graduate Graduate School of Business Law School Medical School updating results Page 1 Stanford University Terms of Use Copyright Complaints