#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Sep  8 15:33:49 2025
# Process ID         : 182154
# Current directory  : /home/psh/work/project_9/project_9.runs/synth_1
# Command line       : vivado -log soc_txtlcd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_txtlcd_wrapper.tcl
# Log file           : /home/psh/work/project_9/project_9.runs/synth_1/soc_txtlcd_wrapper.vds
# Journal file       : /home/psh/work/project_9/project_9.runs/synth_1/vivado.jou
# Running On         : min
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-1035G7 CPU @ 1.20GHz
# CPU Frequency      : 1800.000 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16396 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20691 MB
# Available Virtual  : 11140 MB
#-----------------------------------------------------------
source soc_txtlcd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.062 ; gain = 47.840 ; free physical = 1710 ; free virtual = 10175
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_iic_txtlcd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_dht11_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_fnd_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/psh/work/ip_repo/myip_fnd_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_fnd_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/psh/work/project_9/project_9.srcs/utils_1/imports/synth_1/dht11_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/psh/work/project_9/project_9.srcs/utils_1/imports/synth_1/dht11_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top soc_txtlcd_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 182279
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2158.828 ; gain = 420.797 ; free physical = 693 ; free virtual = 9255
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_7/synth/bd_5040_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_8/synth/bd_5040_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_8/synth/bd_5040_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_9/synth/bd_5040_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_10/synth/bd_5040_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_11/synth/bd_5040_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_11/synth/bd_5040_boutsw_0.sv:84]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'edge_detector_p' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/exam02_sequential_logic.v:276]
INFO: [Synth 8-9937] previous definition of design element 'edge_detector_p' is here [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:46]
INFO: [Synth 8-6157] synthesizing module 'soc_txtlcd_wrapper' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/hdl/soc_txtlcd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'soc_txtlcd' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:226]
INFO: [Synth 8-6157] synthesizing module 'soc_txtlcd_axi_smc_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/synth/soc_txtlcd_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_NTPNAA' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1098]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_one_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_0/synth/bd_5040_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_one_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_0/synth/bd_5040_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_5040_psr_aclk_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_1/synth/bd_5040_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_1/synth/bd_5040_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_5040_psr_aclk_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_1/synth/bd_5040_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_5040_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1136]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_5040_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1136]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_5040_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1136]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_5040_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1136]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_5040_psr_aclk_0' has 10 connections declared, but only 6 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1136]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_NTPNAA' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1098]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1C4GKQH' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1387]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m00e_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_32/synth/bd_5040_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/psh/tools/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/psh/tools/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m00e_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_32/synth/bd_5040_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1C4GKQH' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1387]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1Y9TFPX' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1629]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m00arn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_27/synth/bd_5040_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m00arn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_27/synth/bd_5040_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m00awn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_29/synth/bd_5040_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m00awn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_29/synth/bd_5040_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m00bn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_31/synth/bd_5040_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m00bn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_31/synth/bd_5040_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m00rn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_28/synth/bd_5040_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m00rn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_28/synth/bd_5040_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m00wn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_30/synth/bd_5040_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m00wn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_30/synth/bd_5040_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1Y9TFPX' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1629]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m00s2a_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_26/synth/bd_5040_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m00s2a_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_26/synth/bd_5040_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_1FPE4OP' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1871]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m01e_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_39/synth/bd_5040_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m01e_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_39/synth/bd_5040_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1FPE4OP' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1871]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_QPV6OZ' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2113]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m01arn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_34/synth/bd_5040_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m01arn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_34/synth/bd_5040_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m01awn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_36/synth/bd_5040_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m01awn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_36/synth/bd_5040_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m01bn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_38/synth/bd_5040_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m01bn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_38/synth/bd_5040_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m01rn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_35/synth/bd_5040_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m01rn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_35/synth/bd_5040_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m01wn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_37/synth/bd_5040_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m01wn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_37/synth/bd_5040_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_QPV6OZ' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2113]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_m01s2a_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_33/synth/bd_5040_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_m01s2a_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_33/synth/bd_5040_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_s00a2s_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_20/synth/bd_5040_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_s00a2s_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_20/synth/bd_5040_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_CUY96I' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2355]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_s00mmu_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_17/synth/bd_5040_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_s00mmu_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_17/synth/bd_5040_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_s00sic_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_19/synth/bd_5040_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_s00sic_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_19/synth/bd_5040_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_s00tr_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_18/synth/bd_5040_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_s00tr_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_18/synth/bd_5040_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_5040_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2754]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_5040_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2754]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_5040_s00tr_0' has 82 connections declared, but only 80 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2754]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_CUY96I' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2355]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_GM54V4' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2837]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_sarn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_21/synth/bd_5040_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_sarn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_21/synth/bd_5040_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_sawn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_23/synth/bd_5040_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_sawn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_23/synth/bd_5040_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_sbn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_25/synth/bd_5040_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_sbn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_25/synth/bd_5040_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_srn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_22/synth/bd_5040_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_srn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_22/synth/bd_5040_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_swn_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_24/synth/bd_5040_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_swn_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_24/synth/bd_5040_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_GM54V4' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:2837]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_M7YOS4' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:3079]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_arinsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_2/synth/bd_5040_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_arinsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_2/synth/bd_5040_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_aroutsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_7/synth/bd_5040_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_aroutsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_7/synth/bd_5040_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_awinsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_4/synth/bd_5040_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_awinsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_4/synth/bd_5040_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_awoutsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_9/synth/bd_5040_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_awoutsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_9/synth/bd_5040_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_binsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_6/synth/bd_5040_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_binsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_6/synth/bd_5040_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_boutsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_11/synth/bd_5040_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_boutsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_11/synth/bd_5040_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_15484WC' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1145]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_arni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_12/synth/bd_5040_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_arni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_12/synth/bd_5040_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_awni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_14/synth/bd_5040_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_awni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_14/synth/bd_5040_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_bni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_16/synth/bd_5040_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_bni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_16/synth/bd_5040_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_rni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_13/synth/bd_5040_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_rni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_13/synth/bd_5040_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_wni_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_15/synth/bd_5040_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_wni_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_15/synth/bd_5040_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_15484WC' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1145]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_rinsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_3/synth/bd_5040_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_rinsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_3/synth/bd_5040_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_routsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_8/synth/bd_5040_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_routsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_8/synth/bd_5040_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_winsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_5/synth/bd_5040_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_winsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_5/synth/bd_5040_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_5040_woutsw_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_10/synth/bd_5040_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040_woutsw_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_10/synth/bd_5040_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_M7YOS4' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:3079]
INFO: [Synth 8-6155] done synthesizing module 'bd_5040' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:10]
INFO: [Synth 8-6155] done synthesizing module 'soc_txtlcd_axi_smc_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/synth/soc_txtlcd_axi_smc_0.v:53]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'soc_txtlcd_axi_smc_0' is unconnected for instance 'axi_smc' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:339]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'soc_txtlcd_axi_smc_0' is unconnected for instance 'axi_smc' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:339]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'soc_txtlcd_axi_smc_0' has 59 connections declared, but only 57 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:339]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_axi_uartlite_0_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_uartlite_0_0/synth/soc_txtlcd_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2089' bound to instance 'U0' of component 'axi_uartlite' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_uartlite_0_0/synth/soc_txtlcd_axi_uartlite_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_axi_uartlite_0_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_uartlite_0_0/synth/soc_txtlcd_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-7071] port 'interrupt' of module 'soc_txtlcd_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:397]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'soc_txtlcd_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:397]
INFO: [Synth 8-6157] synthesizing module 'soc_txtlcd_clk_wiz_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'soc_txtlcd_clk_wiz_0_clk_wiz' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'soc_txtlcd_clk_wiz_0_clk_wiz' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'soc_txtlcd_clk_wiz_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0.v:65]
WARNING: [Synth 8-7071] port 'locked' of module 'soc_txtlcd_clk_wiz_0' is unconnected for instance 'clk_wiz' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:419]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'soc_txtlcd_clk_wiz_0' has 4 connections declared, but only 3 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:419]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_mdm_1_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_mdm_1_0/synth/soc_txtlcd_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DEVICE bound to: xc7a35t - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 0 - type: integer 
	Parameter C_USE_BSCAN_SWITCH bound to: 0 - type: integer 
	Parameter C_USE_JTAG_BSCAN bound to: 1 - type: integer 
	Parameter C_DTM_IDCODE bound to: 147 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_RISCV' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:10836' bound to instance 'U0' of component 'mdm_riscv' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_mdm_1_0/synth/soc_txtlcd_mdm_1_0.vhd:1662]
INFO: [Synth 8-638] synthesizing module 'MDM_RISCV' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:12521]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:510' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14162]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:534]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:544]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:534]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:1735' bound to instance 'LUT1_I' of component 'MB_LUT1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14180]
INFO: [Synth 8-638] synthesizing module 'mdm_riscv_v1_0_3_MB_LUT1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:1749]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:1771]
INFO: [Synth 8-256] done synthesizing module 'mdm_riscv_v1_0_3_MB_LUT1' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:1749]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:319' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14224]
INFO: [Synth 8-638] synthesizing module 'mdm_riscv_v1_0_3_xil_scan_reset_control' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'mdm_riscv_v1_0_3_xil_scan_reset_control' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFGCE_1' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:621' bound to instance 'BUFG_JTAG_TCK' of component 'MB_BUFGCE_1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14620]
INFO: [Synth 8-638] synthesizing module 'MB_BUFGCE_1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:635]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFGCE_1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:645]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFGCE_1' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:635]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DTM_IDCODE bound to: 147 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 1 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:5226' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:14780]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:6464]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DTM_IDCODE bound to: 147 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3265' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:7942]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3507]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3651]
WARNING: [Synth 8-3919] null assignment ignored [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3651]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:319' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3676]
INFO: [Synth 8-226] default block is never used [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3754]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFGCE_1' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:621' bound to instance 'BUFG_DRCK' of component 'MB_BUFGCE_1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3914]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:572' bound to instance 'BUFG_UPDATE' of component 'MB_BUFG' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3926]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:585]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:595]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:585]
WARNING: [Synth 8-3919] null assignment ignored [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:4272]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:3507]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:6464]
INFO: [Synth 8-256] done synthesizing module 'MDM_RISCV' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:12521]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_mdm_1_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_mdm_1_0/synth/soc_txtlcd_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_microblaze_riscv_0_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_microblaze_riscv_0_0/synth/soc_txtlcd_microblaze_riscv_0_0.vhd:116]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PDADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: soc_txtlcd_microblaze_riscv_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARCHID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_IMPID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_HARTID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_S_AXI bound to: 0 - type: integer 
	Parameter C_USE_MULDIV bound to: 2 - type: integer 
	Parameter C_USE_ATOMIC bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_COMPRESSION bound to: 1 - type: integer 
	Parameter C_USE_BITMAN bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_MISALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_INSTR_EXCEPTION bound to: 1 - type: integer 
	Parameter C_PMP_ENTRIES bound to: 0 - type: integer 
	Parameter C_PMP_GRANULARITY bound to: 2 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_SLEEP bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_COUNTERS bound to: 1 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 0 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 0 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 64 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 0 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'riscv' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/f9dd/hdl/microblaze_riscv_v1_0_vh_rfs.vhd:128013' bound to instance 'U0' of component 'riscv' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_microblaze_riscv_0_0/synth/soc_txtlcd_microblaze_riscv_0_0.vhd:829]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_microblaze_riscv_0_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_microblaze_riscv_0_0/synth/soc_txtlcd_microblaze_riscv_0_0.vhd:116]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'soc_txtlcd_microblaze_riscv_0_0' is unconnected for instance 'microblaze_riscv_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:436]
WARNING: [Synth 8-7023] instance 'microblaze_riscv_0' of module 'soc_txtlcd_microblaze_riscv_0_0' has 52 connections declared, but only 51 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:436]
INFO: [Synth 8-6157] synthesizing module 'microblaze_riscv_0_local_memory_imp_MMBJRK' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:13]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_dlmb_bram_if_cntlr_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_dlmb_bram_if_cntlr_0/synth/soc_txtlcd_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_dlmb_bram_if_cntlr_0/synth/soc_txtlcd_dlmb_bram_if_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_dlmb_bram_if_cntlr_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_dlmb_bram_if_cntlr_0/synth/soc_txtlcd_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_dlmb_v10_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_dlmb_v10_0/synth/soc_txtlcd_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_dlmb_v10_0/synth/soc_txtlcd_dlmb_v10_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_dlmb_v10_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_dlmb_v10_0/synth/soc_txtlcd_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'soc_txtlcd_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:138]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'soc_txtlcd_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:138]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_ilmb_bram_if_cntlr_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_ilmb_bram_if_cntlr_0/synth/soc_txtlcd_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_ilmb_bram_if_cntlr_0/synth/soc_txtlcd_ilmb_bram_if_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_ilmb_bram_if_cntlr_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_ilmb_bram_if_cntlr_0/synth/soc_txtlcd_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_ilmb_v10_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_ilmb_v10_0/synth/soc_txtlcd_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_ilmb_v10_0/synth/soc_txtlcd_ilmb_v10_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_ilmb_v10_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_ilmb_v10_0/synth/soc_txtlcd_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'soc_txtlcd_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:184]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'soc_txtlcd_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:184]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_lmb_bram_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_lmb_bram_0/synth/soc_txtlcd_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: soc_txtlcd_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/5ec1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_lmb_bram_0/synth/soc_txtlcd_lmb_bram_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_lmb_bram_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_lmb_bram_0/synth/soc_txtlcd_lmb_bram_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'soc_txtlcd_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:209]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'soc_txtlcd_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:209]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'soc_txtlcd_lmb_bram_0' has 16 connections declared, but only 14 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:209]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_riscv_0_local_memory_imp_MMBJRK' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:13]
INFO: [Synth 8-6157] synthesizing module 'soc_txtlcd_myip_iic_txtlcd_0_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_myip_iic_txtlcd_0_0/synth/soc_txtlcd_myip_iic_txtlcd_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'myip_iic_txtlcd' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_iic_txtlcd_slave_lite_v1_0_S00_AXI' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v:146]
INFO: [Synth 8-226] default block is never used [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v:309]
INFO: [Synth 8-6157] synthesizing module 'i2c_lcd_send_byte' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:731]
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/clock_library.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_pos' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/exam02_sequential_logic.v:282]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_pos' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/exam02_sequential_logic.v:282]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/clock_library.v:23]
WARNING: [Synth 8-7071] port 'clk_div_100' of module 'clock_div_100' is unconnected for instance 'us_clk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:750]
WARNING: [Synth 8-7071] port 'pedge_div_100' of module 'clock_div_100' is unconnected for instance 'us_clk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:750]
WARNING: [Synth 8-7023] instance 'us_clk' of module 'clock_div_100' has 5 connections declared, but only 3 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:750]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/exam02_sequential_logic.v:252]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/exam02_sequential_logic.v:252]
WARNING: [Synth 8-7071] port 'n_edge' of module 'edge_detector_p' is unconnected for instance 'send_ed' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:760]
WARNING: [Synth 8-7023] instance 'send_ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:760]
INFO: [Synth 8-6157] synthesizing module 'I2C_master' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:571]
WARNING: [Synth 8-7071] port 'clk_div_100' of module 'clock_div_100' is unconnected for instance 'us_clk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:590]
WARNING: [Synth 8-7071] port 'pedge_div_100' of module 'clock_div_100' is unconnected for instance 'us_clk' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:590]
WARNING: [Synth 8-7023] instance 'us_clk' of module 'clock_div_100' has 5 connections declared, but only 3 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:590]
WARNING: [Synth 8-7071] port 'n_edge' of module 'edge_detector_p' is unconnected for instance 'comm_start_ed' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:597]
WARNING: [Synth 8-7023] instance 'comm_start_ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:597]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:659]
INFO: [Synth 8-6155] done synthesizing module 'I2C_master' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:571]
WARNING: [Synth 8-7071] port 'led' of module 'I2C_master' is unconnected for instance 'master' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:777]
WARNING: [Synth 8-7023] instance 'master' of module 'I2C_master' has 9 connections declared, but only 8 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:777]
INFO: [Synth 8-155] case statement is not full and has no default [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:799]
INFO: [Synth 8-6155] done synthesizing module 'i2c_lcd_send_byte' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:731]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (7) of module 'i2c_lcd_send_byte' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v:355]
WARNING: [Synth 8-689] width (32) of port connection 'send_buffer' does not match port width (8) of module 'i2c_lcd_send_byte' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v:355]
INFO: [Synth 8-6155] done synthesizing module 'myip_iic_txtlcd_slave_lite_v1_0_S00_AXI' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_iic_txtlcd' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd.v:4]
INFO: [Synth 8-6155] done synthesizing module 'soc_txtlcd_myip_iic_txtlcd_0_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_myip_iic_txtlcd_0_0/synth/soc_txtlcd_myip_iic_txtlcd_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'soc_txtlcd_proc_sys_reset_0_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_proc_sys_reset_0_0/synth/soc_txtlcd_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_proc_sys_reset_0_0/synth/soc_txtlcd_proc_sys_reset_0_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/psh/tools/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'soc_txtlcd_proc_sys_reset_0_0' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_proc_sys_reset_0_0/synth/soc_txtlcd_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'soc_txtlcd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:535]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'soc_txtlcd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:535]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'soc_txtlcd_proc_sys_reset_0_0' has 10 connections declared, but only 8 given [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:535]
INFO: [Synth 8-6155] done synthesizing module 'soc_txtlcd' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/synth/soc_txtlcd.v:226]
INFO: [Synth 8-6155] done synthesizing module 'soc_txtlcd_wrapper' (0#1) [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/hdl/soc_txtlcd_wrapper.v:13]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_NTPNAA does not have driver. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/synth/bd_5040.v:1118]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-3848] Net led in module/entity I2C_master does not have driver. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:577]
WARNING: [Synth 8-3848] Net led in module/entity i2c_lcd_send_byte does not have driver. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/src/controller.v:738]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/3f1b/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v:215]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module I2C_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module i2c_lcd_send_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_iic_txtlcd_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_iic_txtlcd_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_iic_txtlcd_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_iic_txtlcd_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_iic_txtlcd_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_iic_txtlcd_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized26 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 2732.414 ; gain = 994.383 ; free physical = 410 ; free virtual = 8680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 2732.414 ; gain = 994.383 ; free physical = 388 ; free virtual = 8667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 2732.414 ; gain = 994.383 ; free physical = 388 ; free virtual = 8667
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.414 ; gain = 0.000 ; free physical = 390 ; free virtual = 8662
INFO: [Netlist 29-17] Analyzing 707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_proc_sys_reset_0_0/soc_txtlcd_proc_sys_reset_0_0_board.xdc] for cell 'soc_txtlcd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_proc_sys_reset_0_0/soc_txtlcd_proc_sys_reset_0_0_board.xdc] for cell 'soc_txtlcd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_proc_sys_reset_0_0/soc_txtlcd_proc_sys_reset_0_0.xdc] for cell 'soc_txtlcd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_proc_sys_reset_0_0/soc_txtlcd_proc_sys_reset_0_0.xdc] for cell 'soc_txtlcd_i/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_proc_sys_reset_0_0/soc_txtlcd_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_txtlcd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_txtlcd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0_board.xdc] for cell 'soc_txtlcd_i/clk_wiz/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0_board.xdc] for cell 'soc_txtlcd_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0.xdc] for cell 'soc_txtlcd_i/clk_wiz/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0.xdc] for cell 'soc_txtlcd_i/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_txtlcd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_txtlcd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_microblaze_riscv_0_0/soc_txtlcd_microblaze_riscv_0_0.xdc] for cell 'soc_txtlcd_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_microblaze_riscv_0_0/soc_txtlcd_microblaze_riscv_0_0.xdc] for cell 'soc_txtlcd_i/microblaze_riscv_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_microblaze_riscv_0_0/soc_txtlcd_microblaze_riscv_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_txtlcd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_txtlcd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_uartlite_0_0/soc_txtlcd_axi_uartlite_0_0_board.xdc] for cell 'soc_txtlcd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_uartlite_0_0/soc_txtlcd_axi_uartlite_0_0_board.xdc] for cell 'soc_txtlcd_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_uartlite_0_0/soc_txtlcd_axi_uartlite_0_0.xdc] for cell 'soc_txtlcd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_uartlite_0_0/soc_txtlcd_axi_uartlite_0_0.xdc] for cell 'soc_txtlcd_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_1/bd_5040_psr_aclk_0_board.xdc] for cell 'soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_1/bd_5040_psr_aclk_0_board.xdc] for cell 'soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_1/bd_5040_psr_aclk_0.xdc] for cell 'soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_1/bd_5040_psr_aclk_0.xdc] for cell 'soc_txtlcd_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_1/bd_5040_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_txtlcd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_txtlcd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/smartconnect.xdc] for cell 'soc_txtlcd_i/axi_smc/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/smartconnect.xdc] for cell 'soc_txtlcd_i/axi_smc/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[4]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[5]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[6]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[7]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dht11_data_0'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_txtlcd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_txtlcd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_txtlcd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_txtlcd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_mdm_1_0/soc_txtlcd_mdm_1_0.xdc] for cell 'soc_txtlcd_i/mdm_1/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_mdm_1_0/soc_txtlcd_mdm_1_0.xdc] for cell 'soc_txtlcd_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_mdm_1_0/soc_txtlcd_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_txtlcd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_txtlcd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2815.059 ; gain = 0.000 ; free physical = 549 ; free virtual = 8823
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 447 instances were transformed.
  BUFGCE_1 => BUFGCTRL: 2 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 67 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MUXCY_L => MUXCY: 245 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2815.059 ; gain = 0.000 ; free physical = 536 ; free virtual = 8810
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 2815.059 ; gain = 1077.027 ; free physical = 474 ; free virtual = 8746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 474 ; free virtual = 8746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for soc_txtlcd_i/clk_wiz/inst. (constraint file  /home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0.xdc, line 53).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/proc_sys_reset_0/U0. (constraint file  /home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc, line 169).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/clk_wiz/inst. (constraint file  /home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc, line 175).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/microblaze_riscv_0/U0. (constraint file  /home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc, line 183).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/mdm_1/U0. (constraint file  /home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc, line 198).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_uartlite_0/U0. (constraint file  /home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc, line 203).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst. (constraint file  /home/psh/work/project_9/project_9.runs/synth_1/dont_touch.xdc, line 285).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/microblaze_riscv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/microblaze_riscv_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/microblaze_riscv_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/microblaze_riscv_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/myip_iic_txtlcd_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_txtlcd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clock. (constraint file  auto generated constraint).
Applied set_property KEEP = true for usb_uart_rxd. (constraint file  auto generated constraint).
Applied set_property KEEP = true for soc_txtlcd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 472 ; free virtual = 8745
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'Test_Access_Port.state_reg' in module 'JTAG_CONTROL'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'myip_iic_txtlcd_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'myip_iic_txtlcd_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                tl_reset |                 0000000000000001 |                             0000
                    idle |                 0000000000000010 |                             0001
               select_dr |                 0000000000000100 |                             0010
               select_ir |                 0000000000001000 |                             1001
              capture_ir |                 0000000000010000 |                             1010
                shift_ir |                 0000000000100000 |                             1011
                exit1_ir |                 0000000001000000 |                             1100
                pause_ir |                 0000000010000000 |                             1101
                exit2_ir |                 0000000100000000 |                             1110
               update_ir |                 0000001000000000 |                             1111
              capture_dr |                 0000010000000000 |                             0011
                shift_dr |                 0000100000000000 |                             0100
                exit1_dr |                 0001000000000000 |                             0101
                pause_dr |                 0010000000000000 |                             0110
                exit2_dr |                 0100000000000000 |                             0111
               update_dr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Test_Access_Port.state_reg' using encoding 'one-hot' in module 'JTAG_CONTROL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'myip_iic_txtlcd_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'myip_iic_txtlcd_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 376 ; free virtual = 8697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 251   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	             2178 Bit    Registers := 4     
	              160 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               42 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 43    
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 76    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 52    
	                1 Bit    Registers := 932   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  141 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 50    
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 7     
	   2 Input   18 Bit        Muxes := 2     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 17    
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 13    
	   2 Input    6 Bit        Muxes := 10    
	   7 Input    6 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 73    
	   4 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 526   
	   6 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 9     
	  16 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_lr_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_5040.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_5040.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_sc_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_amo_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module soc_txtlcd_dlmb_v10_0.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module soc_txtlcd_ilmb_v10_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 296 ; free virtual = 8676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------+----------------------------+---------------+----------------+
|Module Name                                | RTL Object                 | Depth x Width | Implemented As | 
+-------------------------------------------+----------------------------+---------------+----------------+
|microblaze_riscv_v1_0_3_Barrel_Shifter_gti | Barrel32.two_comp_table[0] | 32x5          | LUT            | 
|microblaze_riscv_v1_0_3_Barrel_Shifter_gti | Barrel32.two_comp_table[0] | 32x5          | LUT            | 
+-------------------------------------------+----------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'soc_txtlcd_i/microblaze_riscv_0/U0/Reset' to pin 'soc_txtlcd_i/proc_sys_reset_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 440 ; free virtual = 8815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:31 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 473 ; free virtual = 8849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:35 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 471 ; free virtual = 8845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[0] to constant 0
WARNING: [Synth 8-5410] Found another clock driver \Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native :TCK [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_txtlcd/ipshared/d547/hdl/mdm_riscv_v1_0_vh_rfs.vhd:645]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:02:41 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 442 ; free virtual = 8825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:02:41 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 442 ; free virtual = 8825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 430 ; free virtual = 8812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 429 ; free virtual = 8811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 429 ; free virtual = 8811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:02:43 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 429 ; free virtual = 8811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                        | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM_RISCV          | MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[31]                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MDM_RISCV          | MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[3]                                                                                                   | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|MDM_RISCV          | Use_JTAG_BSCAN.bscanid_reg[27]                                                                                                          | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM_RISCV          | Use_JTAG_BSCAN.bscanid_reg[11]                                                                                                          | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM_RISCV          | Use_JTAG_BSCAN.bscanid_reg[1]                                                                                                           | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_9 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | PC_Buffer_reg[3]          | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | data_buffer_reg[2]        | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MB_DSP48E1                     | (A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MB_DSP48E1__parameterized1_586 | PCIN>>17+(A*B)'    | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1__parameterized1     | PCIN+(A*B)'        | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1__parameterized3     | (PCIN>>17+(A*B)')' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     4|
|3     |BUFGCE     |     2|
|4     |CARRY4     |    60|
|5     |DSP48E1    |     4|
|8     |LUT1       |   204|
|9     |LUT2       |   437|
|10    |LUT3       |   528|
|11    |LUT4       |   534|
|12    |LUT5       |   423|
|13    |LUT6       |  1212|
|15    |MMCME2_ADV |     1|
|16    |MUXCY_L    |   223|
|17    |MUXF7      |    56|
|18    |RAM32M     |    16|
|19    |RAMB36E1   |    32|
|20    |SRL16      |     2|
|21    |SRL16E     |    72|
|22    |SRLC32E    |     1|
|23    |XORCY      |   176|
|24    |FDCE       |   230|
|25    |FDE        |    32|
|26    |FDPE       |    10|
|27    |FDR        |    34|
|28    |FDRE       |  1894|
|29    |FDS        |     1|
|30    |FDSE       |    78|
|31    |IBUF       |     3|
|32    |OBUF       |    18|
|33    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:02:43 . Memory (MB): peak = 2823.062 ; gain = 1085.031 ; free physical = 429 ; free virtual = 8811
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34715 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:16 ; elapsed = 00:02:24 . Memory (MB): peak = 2823.062 ; gain = 1002.387 ; free physical = 428 ; free virtual = 8810
Synthesis Optimization Complete : Time (s): cpu = 00:02:37 ; elapsed = 00:02:43 . Memory (MB): peak = 2823.070 ; gain = 1085.031 ; free physical = 428 ; free virtual = 8810
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2823.070 ; gain = 0.000 ; free physical = 598 ; free virtual = 8981
INFO: [Netlist 29-17] Analyzing 719 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.090 ; gain = 0.000 ; free physical = 556 ; free virtual = 8948
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 226 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 59 instances
  BUFGCE_1 => BUFGCTRL: 2 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 34 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: eb505e29
INFO: [Common 17-83] Releasing license: Synthesis
372 Infos, 227 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:00 . Memory (MB): peak = 2879.090 ; gain = 1338.332 ; free physical = 556 ; free virtual = 8948
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2261.099; main = 2060.062; forked = 397.193
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3743.961; main = 2879.094; forked = 1049.801
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.102 ; gain = 0.000 ; free physical = 556 ; free virtual = 8948
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/synth_1/soc_txtlcd_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_txtlcd_wrapper_utilization_synth.rpt -pb soc_txtlcd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 15:37:09 2025...
