

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_182_3'
================================================================
* Date:           Tue Jun 13 00:34:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2051|     2051|  0.103 ms|  0.103 ms|  2051|  2051|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_182_3  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2392|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     532|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     532|   2446|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |NZeros_7_fu_297_p2         |         +|   0|  0|   39|          32|          32|
    |add_ln1105_fu_425_p2       |         +|   0|  0|   39|          32|           7|
    |add_ln1122_fu_523_p2       |         +|   0|  0|   11|          11|          11|
    |add_ln182_fu_186_p2        |         +|   0|  0|   12|          12|           1|
    |lsb_index_fu_317_p2        |         +|   0|  0|   39|          32|           7|
    |m_9_fu_477_p2              |         +|   0|  0|   71|          64|          64|
    |sub_ln1095_fu_311_p2       |         -|   0|  0|   39|           7|          32|
    |sub_ln1098_fu_343_p2       |         -|   0|  0|   14|           5|           7|
    |sub_ln1106_fu_441_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln1116_fu_517_p2       |         -|   0|  0|   11|           6|          11|
    |tmp_V_fu_231_p2            |         -|   0|  0|  107|           1|         100|
    |a_fu_371_p2                |       and|   0|  0|    2|           1|           1|
    |and_ln1100_fu_399_p2       |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_359_p2       |       and|   0|  0|  100|         100|         100|
    |hitNonZero_fu_267_p2       |      icmp|   0|  0|   29|          64|           1|
    |icmp_ln1086_fu_217_p2      |      icmp|   0|  0|   40|         100|           1|
    |icmp_ln1097_fu_333_p2      |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1098_fu_365_p2      |      icmp|   0|  0|   40|         100|           1|
    |icmp_ln1105_fu_419_p2      |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln182_fu_180_p2       |      icmp|   0|  0|   12|          12|          13|
    |icmp_ln183_fu_201_p2       |      icmp|   0|  0|    8|           3|           2|
    |lshr_ln1098_fu_353_p2      |      lshr|   0|  0|  325|           2|         100|
    |lshr_ln1105_fu_435_p2      |      lshr|   0|  0|  325|         100|         100|
    |or_ln1100_fu_405_p2        |        or|   0|  0|    2|           1|           1|
    |NZeros_9_fu_303_p3         |    select|   0|  0|   32|           1|          32|
    |m_fu_465_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln1086_fu_549_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln1094_fu_505_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln183_fu_588_p3     |    select|   0|  0|  448|           1|           1|
    |tmp_V_6_fu_237_p3          |    select|   0|  0|  100|           1|         100|
    |shl_ln1106_fu_451_p2       |       shl|   0|  0|  325|         100|         100|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1100_fu_385_p2       |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2392|         865|         941|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |T_BUS_blk_n_W            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|   12|         24|
    |i_fu_132                 |   9|          2|   12|         24|
    |phi_ln183_fu_128         |   9|          2|  448|        896|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  475|        950|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_132                          |   12|   0|   12|          0|
    |icmp_ln182_reg_620                |    1|   0|    1|          0|
    |icmp_ln183_reg_629                |    1|   0|    1|          0|
    |icmp_ln183_reg_629_pp0_iter1_reg  |    1|   0|    1|          0|
    |phi_ln183_fu_128                  |  448|   0|  448|          0|
    |select_ln1086_reg_639             |   64|   0|   64|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  532|   0|  532|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_182_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_182_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_182_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_182_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_182_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_182_3|  return value|
|m_axi_T_BUS_AWVALID   |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWREADY   |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWADDR    |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWID      |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWLEN     |  out|   32|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWSIZE    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWBURST   |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWLOCK    |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWCACHE   |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWPROT    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWQOS     |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWREGION  |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWUSER    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WVALID    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WREADY    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WDATA     |  out|  512|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WSTRB     |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WLAST     |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WID       |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WUSER     |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARVALID   |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARREADY   |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARADDR    |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARID      |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARLEN     |  out|   32|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARSIZE    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARBURST   |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARLOCK    |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARCACHE   |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARPROT    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARQOS     |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARREGION  |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARUSER    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RVALID    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RREADY    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RDATA     |   in|  512|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RLAST     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RID       |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RFIFONUM  |   in|    9|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RUSER     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RRESP     |   in|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BVALID    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BREADY    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BRESP     |   in|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BID       |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BUSER     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|sext_ln182            |   in|   58|     ap_none|                                sext_ln182|        scalar|
|tt_loc_V_address0     |  out|   11|   ap_memory|                                  tt_loc_V|         array|
|tt_loc_V_ce0          |  out|    1|   ap_memory|                                  tt_loc_V|         array|
|tt_loc_V_q0           |   in|  100|   ap_memory|                                  tt_loc_V|         array|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln183 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln182_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln182"   --->   Operation 8 'read' 'sext_ln182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln182_cast = sext i58 %sext_ln182_read"   --->   Operation 9 'sext' 'sext_ln182_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %T_BUS, void @empty_36, i32 0, i32 0, void @empty_14, i32 0, i32 2048, void @empty_0, void @empty, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i448 0, i448 %phi_ln183"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body140"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_7 = load i12 %i"   --->   Operation 14 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.99ns)   --->   "%icmp_ln182 = icmp_eq  i12 %i_7, i12 2048" [src/runge_kutta_45.cpp:182]   --->   Operation 15 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln182 = add i12 %i_7, i12 1" [src/runge_kutta_45.cpp:182]   --->   Operation 16 'add' 'add_ln182' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %for.body140.split_ifconv, void %for.end149.exitStub" [src/runge_kutta_45.cpp:182]   --->   Operation 17 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_8_cast87 = zext i12 %i_7"   --->   Operation 18 'zext' 'i_8_cast87' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i12 %i_7"   --->   Operation 19 'trunc' 'empty' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i100 %tt_loc_V, i64 0, i64 %i_8_cast87"   --->   Operation 20 'getelementptr' 'tt_loc_V_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%p_Val2_s = load i11 %tt_loc_V_addr"   --->   Operation 21 'load' 'p_Val2_s' <Predicate = (!icmp_ln182)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln183 = icmp_eq  i3 %empty, i3 7" [src/runge_kutta_45.cpp:183]   --->   Operation 22 'icmp' 'icmp_ln183' <Predicate = (!icmp_ln182)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %for.inc147._crit_edge, void" [src/runge_kutta_45.cpp:183]   --->   Operation 23 'br' 'br_ln183' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln182 = store i12 %add_ln182, i12 %i" [src/runge_kutta_45.cpp:182]   --->   Operation 24 'store' 'store_ln182' <Predicate = (!icmp_ln182)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 31.7>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %T_BUS"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i512 %T_BUS, i64 %sext_ln182_cast" [src/runge_kutta_45.cpp:182]   --->   Operation 26 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%p_Val2_s = load i11 %tt_loc_V_addr"   --->   Operation 29 'load' 'p_Val2_s' <Predicate = (!icmp_ln182)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 2048> <RAM>
ST_2 : Operation 30 [1/1] (3.17ns)   --->   "%icmp_ln1086 = icmp_eq  i100 %p_Val2_s, i100 0"   --->   Operation 30 'icmp' 'icmp_ln1086' <Predicate = (!icmp_ln182)> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %p_Val2_s, i32 99"   --->   Operation 31 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (4.55ns)   --->   "%tmp_V = sub i100 0, i100 %p_Val2_s"   --->   Operation 32 'sub' 'tmp_V' <Predicate = (!icmp_ln182)> <Delay = 4.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.16ns)   --->   "%tmp_V_6 = select i1 %p_Result_22, i100 %tmp_V, i100 %p_Val2_s"   --->   Operation 33 'select' 'tmp_V_6' <Predicate = (!icmp_ln182)> <Delay = 1.16> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i100.i32.i32, i100 %tmp_V_6, i32 36, i32 99"   --->   Operation 34 'partselect' 't' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 35 'ctlz' 'tmp_8' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp_8"   --->   Operation 36 'trunc' 'NZeros' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.77ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 37 'icmp' 'hitNonZero' <Predicate = (!icmp_ln182)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1267 = trunc i100 %tmp_V_6"   --->   Operation 38 'trunc' 'trunc_ln1267' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln1267, i28 268435455"   --->   Operation 39 'bitconcatenate' 'p_Result_23' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_23, i1 1"   --->   Operation 40 'ctlz' 'tmp_s' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1269 = trunc i64 %tmp_s"   --->   Operation 41 'trunc' 'trunc_ln1269' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%NZeros_7 = add i32 %trunc_ln1269, i32 %NZeros"   --->   Operation 42 'add' 'NZeros_7' <Predicate = (!icmp_ln182)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.69ns)   --->   "%NZeros_9 = select i1 %hitNonZero, i32 %NZeros_7, i32 %NZeros"   --->   Operation 43 'select' 'NZeros_9' <Predicate = (!icmp_ln182)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%sub_ln1095 = sub i32 100, i32 %NZeros_9"   --->   Operation 44 'sub' 'sub_ln1095' <Predicate = (!icmp_ln182)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1095, i32 4294967243"   --->   Operation 45 'add' 'lsb_index' <Predicate = (!icmp_ln182)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 47 'icmp' 'icmp_ln1097' <Predicate = (!icmp_ln182)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %sub_ln1095"   --->   Operation 48 'trunc' 'trunc_ln1098' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.87ns)   --->   "%sub_ln1098 = sub i7 26, i7 %trunc_ln1098"   --->   Operation 49 'sub' 'sub_ln1098' <Predicate = (!icmp_ln182)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%zext_ln1098 = zext i7 %sub_ln1098"   --->   Operation 50 'zext' 'zext_ln1098' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%lshr_ln1098 = lshr i100 1267650600228229401496703205375, i100 %zext_ln1098"   --->   Operation 51 'lshr' 'lshr_ln1098' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%p_Result_s = and i100 %tmp_V_6, i100 %lshr_ln1098"   --->   Operation 52 'and' 'p_Result_s' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (3.17ns) (out node of the LUT)   --->   "%icmp_ln1098 = icmp_ne  i100 %p_Result_s, i100 0"   --->   Operation 53 'icmp' 'icmp_ln1098' <Predicate = (!icmp_ln182)> <Delay = 3.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%a = and i1 %icmp_ln1097, i1 %icmp_ln1098"   --->   Operation 54 'and' 'a' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 55 'bitselect' 'tmp_5' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%xor_ln1100 = xor i1 %tmp_5, i1 1"   --->   Operation 56 'xor' 'xor_ln1100' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i100.i32, i100 %tmp_V_6, i32 %lsb_index"   --->   Operation 57 'bitselect' 'p_Result_19' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%and_ln1100 = and i1 %p_Result_19, i1 %xor_ln1100"   --->   Operation 58 'and' 'and_ln1100' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%or_ln1100 = or i1 %and_ln1100, i1 %a"   --->   Operation 59 'or' 'or_ln1100' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1100_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100"   --->   Operation 60 'bitconcatenate' 'or_ln1100_3' <Predicate = (!icmp_ln182)> <Delay = 0.97>
ST_2 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 61 'icmp' 'icmp_ln1105' <Predicate = (!icmp_ln182)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %sub_ln1095, i32 4294967242"   --->   Operation 62 'add' 'add_ln1105' <Predicate = (!icmp_ln182)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%zext_ln1105 = zext i32 %add_ln1105"   --->   Operation 63 'zext' 'zext_ln1105' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%lshr_ln1105 = lshr i100 %tmp_V_6, i100 %zext_ln1105"   --->   Operation 64 'lshr' 'lshr_ln1105' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%sub_ln1106 = sub i32 54, i32 %sub_ln1095"   --->   Operation 65 'sub' 'sub_ln1106' <Predicate = (!icmp_ln182)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%zext_ln1106 = zext i32 %sub_ln1106"   --->   Operation 66 'zext' 'zext_ln1106' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%shl_ln1106 = shl i100 %tmp_V_6, i100 %zext_ln1106"   --->   Operation 67 'shl' 'shl_ln1106' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%trunc_ln1106 = trunc i100 %lshr_ln1105"   --->   Operation 68 'trunc' 'trunc_ln1106' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%trunc_ln1106_3 = trunc i100 %shl_ln1106"   --->   Operation 69 'trunc' 'trunc_ln1106_3' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_3"   --->   Operation 70 'select' 'm' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%zext_ln1112 = zext i2 %or_ln1100_3"   --->   Operation 71 'zext' 'zext_ln1112' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (4.77ns) (out node of the LUT)   --->   "%m_9 = add i64 %m, i64 %zext_ln1112"   --->   Operation 72 'add' 'm_9' <Predicate = (!icmp_ln182)> <Delay = 4.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%m_12 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_9, i32 1, i32 63"   --->   Operation 73 'partselect' 'm_12' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1113 = zext i63 %m_12"   --->   Operation 74 'zext' 'zext_ln1113' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_9, i32 54"   --->   Operation 75 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.69ns)   --->   "%select_ln1094 = select i1 %p_Result_20, i11 1023, i11 1022"   --->   Operation 76 'select' 'select_ln1094' <Predicate = (!icmp_ln182)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1094 = trunc i32 %NZeros_9"   --->   Operation 77 'trunc' 'trunc_ln1094' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116 = sub i11 40, i11 %trunc_ln1094"   --->   Operation 78 'sub' 'sub_ln1116' <Predicate = (!icmp_ln182)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094"   --->   Operation 79 'add' 'add_ln1122' <Predicate = (!icmp_ln182)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_22, i11 %add_ln1122"   --->   Operation 80 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_7, i32 52, i32 63"   --->   Operation 81 'partset' 'p_Result_24' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.48ns)   --->   "%select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_24"   --->   Operation 82 'select' 'select_ln1086' <Predicate = (!icmp_ln182)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln183_load_1 = load i448 %phi_ln183" [src/runge_kutta_45.cpp:183]   --->   Operation 83 'load' 'phi_ln183_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/runge_kutta_45.cpp:182]   --->   Operation 84 'specloopname' 'specloopname_ln182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i448, i64 %select_ln1086, i448 %phi_ln183_load_1" [src/runge_kutta_45.cpp:183]   --->   Operation 85 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (36.5ns)   --->   "%write_ln183 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %T_BUS_addr, i512 %or_ln3, i64 18446744073709551615" [src/runge_kutta_45.cpp:183]   --->   Operation 86 'write' 'write_ln183' <Predicate = (icmp_ln183)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln183 = br void %for.inc147._crit_edge" [src/runge_kutta_45.cpp:183]   --->   Operation 87 'br' 'br_ln183' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%phi_ln183_load = load i448 %phi_ln183" [src/runge_kutta_45.cpp:182]   --->   Operation 88 'load' 'phi_ln183_load' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i384 @_ssdm_op_PartSelect.i384.i448.i32.i32, i448 %phi_ln183_load, i32 64, i32 447" [src/runge_kutta_45.cpp:182]   --->   Operation 89 'partselect' 'tmp_9' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i448 @_ssdm_op_BitConcatenate.i448.i64.i384, i64 %select_ln1086, i384 %tmp_9" [src/runge_kutta_45.cpp:182]   --->   Operation 90 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.66ns)   --->   "%select_ln183 = select i1 %icmp_ln183, i448 0, i448 %tmp_10" [src/runge_kutta_45.cpp:183]   --->   Operation 91 'select' 'select_ln183' <Predicate = true> <Delay = 1.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln182 = store i448 %select_ln183, i448 %phi_ln183" [src/runge_kutta_45.cpp:182]   --->   Operation 92 'store' 'store_ln182' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.body140" [src/runge_kutta_45.cpp:182]   --->   Operation 93 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ T_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln182]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tt_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln183             (alloca           ) [ 0111]
i                     (alloca           ) [ 0100]
sext_ln182_read       (read             ) [ 0000]
sext_ln182_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_7                   (load             ) [ 0000]
icmp_ln182            (icmp             ) [ 0110]
add_ln182             (add              ) [ 0000]
br_ln182              (br               ) [ 0000]
i_8_cast87            (zext             ) [ 0000]
empty                 (trunc            ) [ 0000]
tt_loc_V_addr         (getelementptr    ) [ 0110]
icmp_ln183            (icmp             ) [ 0111]
br_ln183              (br               ) [ 0000]
store_ln182           (store            ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
T_BUS_addr            (getelementptr    ) [ 0101]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
p_Val2_s              (load             ) [ 0000]
icmp_ln1086           (icmp             ) [ 0000]
p_Result_22           (bitselect        ) [ 0000]
tmp_V                 (sub              ) [ 0000]
tmp_V_6               (select           ) [ 0000]
t                     (partselect       ) [ 0000]
tmp_8                 (ctlz             ) [ 0000]
NZeros                (trunc            ) [ 0000]
hitNonZero            (icmp             ) [ 0000]
trunc_ln1267          (trunc            ) [ 0000]
p_Result_23           (bitconcatenate   ) [ 0000]
tmp_s                 (ctlz             ) [ 0000]
trunc_ln1269          (trunc            ) [ 0000]
NZeros_7              (add              ) [ 0000]
NZeros_9              (select           ) [ 0000]
sub_ln1095            (sub              ) [ 0000]
lsb_index             (add              ) [ 0000]
tmp                   (partselect       ) [ 0000]
icmp_ln1097           (icmp             ) [ 0000]
trunc_ln1098          (trunc            ) [ 0000]
sub_ln1098            (sub              ) [ 0000]
zext_ln1098           (zext             ) [ 0000]
lshr_ln1098           (lshr             ) [ 0000]
p_Result_s            (and              ) [ 0000]
icmp_ln1098           (icmp             ) [ 0000]
a                     (and              ) [ 0000]
tmp_5                 (bitselect        ) [ 0000]
xor_ln1100            (xor              ) [ 0000]
p_Result_19           (bitselect        ) [ 0000]
and_ln1100            (and              ) [ 0000]
or_ln1100             (or               ) [ 0000]
or_ln1100_3           (bitconcatenate   ) [ 0000]
icmp_ln1105           (icmp             ) [ 0000]
add_ln1105            (add              ) [ 0000]
zext_ln1105           (zext             ) [ 0000]
lshr_ln1105           (lshr             ) [ 0000]
sub_ln1106            (sub              ) [ 0000]
zext_ln1106           (zext             ) [ 0000]
shl_ln1106            (shl              ) [ 0000]
trunc_ln1106          (trunc            ) [ 0000]
trunc_ln1106_3        (trunc            ) [ 0000]
m                     (select           ) [ 0000]
zext_ln1112           (zext             ) [ 0000]
m_9                   (add              ) [ 0000]
m_12                  (partselect       ) [ 0000]
zext_ln1113           (zext             ) [ 0000]
p_Result_20           (bitselect        ) [ 0000]
select_ln1094         (select           ) [ 0000]
trunc_ln1094          (trunc            ) [ 0000]
sub_ln1116            (sub              ) [ 0000]
add_ln1122            (add              ) [ 0000]
tmp_7                 (bitconcatenate   ) [ 0000]
p_Result_24           (partset          ) [ 0000]
select_ln1086         (select           ) [ 0101]
phi_ln183_load_1      (load             ) [ 0000]
specloopname_ln182    (specloopname     ) [ 0000]
or_ln3                (bitconcatenate   ) [ 0000]
write_ln183           (write            ) [ 0000]
br_ln183              (br               ) [ 0000]
phi_ln183_load        (load             ) [ 0000]
tmp_9                 (partselect       ) [ 0000]
tmp_10                (bitconcatenate   ) [ 0000]
select_ln183          (select           ) [ 0000]
store_ln182           (store            ) [ 0000]
br_ln182              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="T_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln182">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tt_loc_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt_loc_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i100.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i36.i28"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i448"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i384.i448.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i448.i64.i384"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="phi_ln183_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln183/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln182_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="58" slack="0"/>
<pin id="138" dir="0" index="1" bw="58" slack="0"/>
<pin id="139" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln182_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln183_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="512" slack="1"/>
<pin id="145" dir="0" index="2" bw="512" slack="0"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln183/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tt_loc_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="100" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln182_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="58" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="12" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="448" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_7_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln182_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="12" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln182_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_8_cast87_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast87/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="empty_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln183_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln182_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="0" index="1" bw="12" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="T_BUS_addr_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="1"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="T_BUS_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln1086_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="100" slack="0"/>
<pin id="219" dir="0" index="1" bw="100" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1086/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_22_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="100" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_V_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="100" slack="0"/>
<pin id="234" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_V_6_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="100" slack="0"/>
<pin id="240" dir="0" index="2" bw="100" slack="0"/>
<pin id="241" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_6/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="t_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="100" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="8" slack="0"/>
<pin id="250" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_8_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="NZeros_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="NZeros/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="hitNonZero_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="hitNonZero/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln1267_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="100" slack="0"/>
<pin id="275" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1267/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_23_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="36" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_23/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln1269_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1269/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="NZeros_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros_7/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="NZeros_9_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NZeros_9/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sub_ln1095_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1095/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="lsb_index_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="6" slack="0"/>
<pin id="328" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln1097_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="0" index="1" bw="31" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1097/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln1098_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1098/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sub_ln1098_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1098/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln1098_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="lshr_ln1098_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1098/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="100" slack="0"/>
<pin id="361" dir="0" index="1" bw="100" slack="0"/>
<pin id="362" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln1098_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="100" slack="0"/>
<pin id="367" dir="0" index="1" bw="100" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1098/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="a_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="xor_ln1100_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1100/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_Result_19_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="100" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="and_ln1100_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1100/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln1100_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1100/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln1100_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1100_3/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln1105_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1105/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln1105_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1105/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln1105_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="lshr_ln1105_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="100" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1105/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sub_ln1106_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1106/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln1106_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1106/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="shl_ln1106_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="100" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1106/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln1106_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="100" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln1106_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="100" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106_3/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="m_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="64" slack="0"/>
<pin id="469" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln1112_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1112/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="m_9_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_9/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="m_12_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="63" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="0" index="3" bw="7" slack="0"/>
<pin id="488" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_12/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln1113_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="63" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1113/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_Result_20_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln1094_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="11" slack="0"/>
<pin id="508" dir="0" index="2" bw="11" slack="0"/>
<pin id="509" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1094/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln1094_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1094/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sub_ln1116_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln1122_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="0" index="1" bw="11" slack="0"/>
<pin id="526" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1122/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="11" slack="0"/>
<pin id="533" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_Result_24_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="63" slack="0"/>
<pin id="540" dir="0" index="2" bw="12" slack="0"/>
<pin id="541" dir="0" index="3" bw="7" slack="0"/>
<pin id="542" dir="0" index="4" bw="7" slack="0"/>
<pin id="543" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_24/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln1086_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="0" index="2" bw="64" slack="0"/>
<pin id="553" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1086/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="phi_ln183_load_1_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="448" slack="2"/>
<pin id="559" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln183_load_1/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_ln3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="512" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="1"/>
<pin id="563" dir="0" index="2" bw="448" slack="0"/>
<pin id="564" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="phi_ln183_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="448" slack="2"/>
<pin id="570" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln183_load/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_9_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="384" slack="0"/>
<pin id="573" dir="0" index="1" bw="448" slack="0"/>
<pin id="574" dir="0" index="2" bw="8" slack="0"/>
<pin id="575" dir="0" index="3" bw="10" slack="0"/>
<pin id="576" dir="1" index="4" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_10_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="448" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="1"/>
<pin id="584" dir="0" index="2" bw="384" slack="0"/>
<pin id="585" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln183_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="2"/>
<pin id="590" dir="0" index="1" bw="448" slack="0"/>
<pin id="591" dir="0" index="2" bw="448" slack="0"/>
<pin id="592" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln182_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="448" slack="0"/>
<pin id="597" dir="0" index="1" bw="448" slack="2"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="phi_ln183_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="448" slack="0"/>
<pin id="602" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln183 "/>
</bind>
</comp>

<comp id="608" class="1005" name="i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="0"/>
<pin id="610" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="615" class="1005" name="sext_ln182_cast_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182_cast "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln182_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln182 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tt_loc_V_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="1"/>
<pin id="626" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tt_loc_V_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln183_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln183 "/>
</bind>
</comp>

<comp id="634" class="1005" name="T_BUS_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="512" slack="1"/>
<pin id="636" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="T_BUS_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="select_ln1086_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1086 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="116" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="118" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="136" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="177" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="177" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="200"><net_src comp="177" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="186" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="157" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="157" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="157" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="223" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="157" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="237" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="245" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="245" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="237" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="66" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="277" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="62" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="263" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="267" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="263" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="303" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="337"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="76" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="311" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="80" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="237" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="333" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="82" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="317" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="237" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="317" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="385" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="371" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="405" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="317" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="14" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="311" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="88" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="237" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="311" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="237" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="435" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="451" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="419" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="457" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="461" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="411" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="465" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="92" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="6" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="94" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="496"><net_src comp="483" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="477" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="90" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="98" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="100" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="303" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="102" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="505" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="104" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="223" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="523" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="544"><net_src comp="106" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="493" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="529" pin="3"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="108" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="548"><net_src comp="94" pin="0"/><net_sink comp="537" pin=4"/></net>

<net id="554"><net_src comp="217" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="537" pin="5"/><net_sink comp="549" pin=2"/></net>

<net id="565"><net_src comp="114" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="567"><net_src comp="560" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="577"><net_src comp="120" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="122" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="124" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="586"><net_src comp="126" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="571" pin="4"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="30" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="581" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="128" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="611"><net_src comp="132" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="618"><net_src comp="163" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="623"><net_src comp="180" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="150" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="632"><net_src comp="201" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="637"><net_src comp="212" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="642"><net_src comp="549" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="581" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: T_BUS | {3 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_182_3 : T_BUS | {}
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_182_3 : sext_ln182 | {1 }
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_182_3 : tt_loc_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln182 : 2
		add_ln182 : 2
		br_ln182 : 3
		i_8_cast87 : 2
		empty : 2
		tt_loc_V_addr : 3
		p_Val2_s : 4
		icmp_ln183 : 3
		br_ln183 : 4
		store_ln182 : 3
	State 2
		icmp_ln1086 : 1
		p_Result_22 : 1
		tmp_V : 1
		tmp_V_6 : 2
		t : 3
		tmp_8 : 4
		NZeros : 5
		hitNonZero : 4
		trunc_ln1267 : 3
		p_Result_23 : 4
		tmp_s : 5
		trunc_ln1269 : 6
		NZeros_7 : 7
		NZeros_9 : 8
		sub_ln1095 : 9
		lsb_index : 10
		tmp : 11
		icmp_ln1097 : 12
		trunc_ln1098 : 10
		sub_ln1098 : 11
		zext_ln1098 : 12
		lshr_ln1098 : 13
		p_Result_s : 14
		icmp_ln1098 : 14
		a : 15
		tmp_5 : 11
		xor_ln1100 : 12
		p_Result_19 : 11
		and_ln1100 : 12
		or_ln1100 : 15
		or_ln1100_3 : 15
		icmp_ln1105 : 11
		add_ln1105 : 10
		zext_ln1105 : 11
		lshr_ln1105 : 12
		sub_ln1106 : 10
		zext_ln1106 : 11
		shl_ln1106 : 12
		trunc_ln1106 : 13
		trunc_ln1106_3 : 13
		m : 14
		zext_ln1112 : 16
		m_9 : 17
		m_12 : 18
		zext_ln1113 : 19
		p_Result_20 : 18
		select_ln1094 : 19
		trunc_ln1094 : 9
		sub_ln1116 : 10
		add_ln1122 : 20
		tmp_7 : 21
		p_Result_24 : 22
		select_ln1086 : 23
	State 3
		or_ln3 : 1
		write_ln183 : 2
		tmp_9 : 1
		tmp_10 : 2
		select_ln183 : 3
		store_ln182 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        tmp_V_6_fu_237       |    0    |   100   |
|          |       NZeros_9_fu_303       |    0    |    32   |
|  select  |           m_fu_465          |    0    |    64   |
|          |     select_ln1094_fu_505    |    0    |    11   |
|          |     select_ln1086_fu_549    |    0    |    64   |
|          |     select_ln183_fu_588     |    0    |   448   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln1098_fu_353     |    0    |    15   |
|          |      lshr_ln1105_fu_435     |    0    |   325   |
|----------|-----------------------------|---------|---------|
|    shl   |      shl_ln1106_fu_451      |    0    |   325   |
|----------|-----------------------------|---------|---------|
|          |       add_ln182_fu_186      |    0    |    12   |
|          |       NZeros_7_fu_297       |    0    |    39   |
|    add   |       lsb_index_fu_317      |    0    |    39   |
|          |      add_ln1105_fu_425      |    0    |    39   |
|          |          m_9_fu_477         |    0    |    71   |
|          |      add_ln1122_fu_523      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |         tmp_V_fu_231        |    0    |   107   |
|          |      sub_ln1095_fu_311      |    0    |    39   |
|    sub   |      sub_ln1098_fu_343      |    0    |    14   |
|          |      sub_ln1106_fu_441      |    0    |    39   |
|          |      sub_ln1116_fu_517      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln182_fu_180      |    0    |    12   |
|          |      icmp_ln183_fu_201      |    0    |    8    |
|          |      icmp_ln1086_fu_217     |    0    |    40   |
|   icmp   |      hitNonZero_fu_267      |    0    |    29   |
|          |      icmp_ln1097_fu_333     |    0    |    17   |
|          |      icmp_ln1098_fu_365     |    0    |    40   |
|          |      icmp_ln1105_fu_419     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_359      |    0    |   100   |
|    and   |           a_fu_371          |    0    |    2    |
|          |      and_ln1100_fu_399      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln1100_fu_385      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1100_fu_405      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln182_read_read_fu_136 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln183_write_fu_142  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln182_cast_fu_163   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      i_8_cast87_fu_192      |    0    |    0    |
|          |      zext_ln1098_fu_349     |    0    |    0    |
|   zext   |      zext_ln1105_fu_431     |    0    |    0    |
|          |      zext_ln1106_fu_447     |    0    |    0    |
|          |      zext_ln1112_fu_473     |    0    |    0    |
|          |      zext_ln1113_fu_493     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         empty_fu_197        |    0    |    0    |
|          |        NZeros_fu_263        |    0    |    0    |
|          |     trunc_ln1267_fu_273     |    0    |    0    |
|   trunc  |     trunc_ln1269_fu_293     |    0    |    0    |
|          |     trunc_ln1098_fu_339     |    0    |    0    |
|          |     trunc_ln1106_fu_457     |    0    |    0    |
|          |    trunc_ln1106_3_fu_461    |    0    |    0    |
|          |     trunc_ln1094_fu_513     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_22_fu_223     |    0    |    0    |
| bitselect|         tmp_5_fu_377        |    0    |    0    |
|          |      p_Result_19_fu_391     |    0    |    0    |
|          |      p_Result_20_fu_497     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |           t_fu_245          |    0    |    0    |
|partselect|          tmp_fu_323         |    0    |    0    |
|          |         m_12_fu_483         |    0    |    0    |
|          |         tmp_9_fu_571        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   ctlz   |         tmp_8_fu_255        |    0    |    0    |
|          |         tmp_s_fu_285        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_23_fu_277     |    0    |    0    |
|          |      or_ln1100_3_fu_411     |    0    |    0    |
|bitconcatenate|         tmp_7_fu_529        |    0    |    0    |
|          |        or_ln3_fu_560        |    0    |    0    |
|          |        tmp_10_fu_581        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |      p_Result_24_fu_537     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   2077  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   T_BUS_addr_reg_634  |   512  |
|       i_reg_608       |   12   |
|   icmp_ln182_reg_620  |    1   |
|   icmp_ln183_reg_629  |    1   |
|   phi_ln183_reg_600   |   448  |
| select_ln1086_reg_639 |   64   |
|sext_ln182_cast_reg_615|   64   |
| tt_loc_V_addr_reg_624 |   11   |
+-----------------------+--------+
|         Total         |  1113  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_157 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2077  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1113  |  2086  |
+-----------+--------+--------+--------+
