riscv_core.u_csr.u_csrfile._assert_8 pro 0.0
riscv_core.u_csr.u_csrfile._assert_10 pro 0.0
riscv_core.u_csr.u_csrfile._assert_11 pro 0.0
riscv_core.u_frontend.u_fetch._assert_5 pro 0.0
riscv_core.u_csr._assert_1 pro 0.0
riscv_core.u_csr._assert_4 pro 0.0
riscv_core.u_csr._assert_5 pro 0.0
riscv_core.u_csr._assert_6 pro 0.0
riscv_core.u_csr._assert_7 pro 0.0
riscv_core.u_csr._assert_8 pro 0.0
riscv_core.u_csr._assert_9 pro 0.0
riscv_core.u_csr._assert_10 pro 0.0
riscv_core.u_csr.u_csrfile._assert_2 pro 0.0
riscv_core.u_csr.u_csrfile._assert_5 pro 0.0
riscv_core.u_csr.u_csrfile._assert_6 pro 0.0
riscv_core.u_csr.u_csrfile._assert_15 pro 0.0
riscv_core.u_div._assert_14 pro 0.0
riscv_core.u_frontend.u_decode.u_fifo._assert_15 pro 0.0
riscv_core.u_frontend.u_fetch._assert_1 pro 0.0
riscv_core.u_frontend.u_fetch._assert_4 pro 0.0
riscv_core.u_frontend.u_fetch._assert_9 pro 0.0
riscv_core.u_frontend.u_fetch._assert_10 pro 0.0
riscv_core.u_frontend.u_fetch._assert_11 pro 0.0
riscv_core.u_issue._assert_4 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_16 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_19 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_26 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_27 pro 0.0
riscv_core.u_issue.u_pipe0_ctrl._assert_28 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_2 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_4 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_16 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_19 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_26 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_27 pro 0.0
riscv_core.u_issue.u_pipe1_ctrl._assert_28 pro 0.0
riscv_core.u_lsu._assert_10 pro 0.0
riscv_core.u_csr._assert_2 pro 0.0
riscv_core.u_frontend.u_fetch._assert_2 pro 0.0
riscv_core.u_frontend.u_fetch._assert_3 pro 0.0
riscv_core.u_frontend.u_decode.u_fifo._assert_7 cex 1.42
riscv_core.u_frontend.u_decode.u_fifo._assert_9 cex 1.5
riscv_core.u_frontend.u_decode.u_fifo._assert_6 cex 1.7
riscv_core.u_csr.u_csrfile._assert_7 pro 0.09
riscv_core.u_frontend.u_decode.u_fifo._assert_8 cex 8.52
riscv_core.u_frontend.u_decode.u_fifo._assert_1 cex 8.75
riscv_core.u_frontend.u_npc.\BRANCH_PREDICTION.u_lru ._assert_1 cex 9.05
riscv_core.u_frontend.u_npc._assert_7 cex 9.87
riscv_core.u_issue.u_regfile._assert_31 cex 10.64
riscv_core.u_issue.u_regfile._assert_7 cex 11.28
riscv_core.u_issue.u_regfile._assert_30 cex 11.47
riscv_core.u_issue.u_regfile._assert_29 cex 11.64
riscv_core.u_issue.u_regfile._assert_28 cex 11.82
riscv_core.u_issue.u_regfile._assert_27 cex 12.05
riscv_core.u_issue.u_regfile._assert_26 cex 12.31
riscv_core.u_issue.u_regfile._assert_1 cex 12.53
riscv_core.u_issue.u_regfile._assert_20 cex 12.64
riscv_core.u_issue.u_regfile._assert_18 cex 14.19
riscv_core.u_issue.u_regfile._assert_5 cex 15.63
riscv_core.u_issue.u_regfile._assert_24 cex 17.04
riscv_core.u_issue.u_regfile._assert_16 cex 17.29
riscv_core.u_issue.u_regfile._assert_3 cex 17.74
riscv_core.u_issue.u_regfile._assert_14 cex 17.91
riscv_core.u_issue.u_regfile._assert_8 cex 18.17
riscv_core.u_issue.u_regfile._assert_2 cex 18.35
riscv_core.u_issue.u_regfile._assert_4 cex 18.5
riscv_core.u_issue.u_regfile._assert_11 cex 18.67
riscv_core.u_issue.u_regfile._assert_22 cex 18.75
riscv_core.u_issue.u_regfile._assert_6 cex 18.87
riscv_core.u_issue.u_regfile._assert_25 cex 19.0
riscv_core.u_issue.u_regfile._assert_12 cex 19.15
riscv_core.u_issue.u_regfile._assert_23 cex 19.54
riscv_core.u_issue.u_regfile._assert_9 cex 19.71
riscv_core.u_issue.u_regfile._assert_19 cex 19.74
riscv_core.u_issue.u_regfile._assert_10 cex 19.84
riscv_core.u_issue.u_regfile._assert_13 cex 20.31
riscv_core.u_issue.u_regfile._assert_15 cex 20.65
riscv_core.u_issue.u_regfile._assert_17 cex 20.93
riscv_core.u_issue.u_regfile._assert_21 cex 21.43
riscv_core.u_exec1._assert_1 pro 0.08
riscv_core.u_exec1._assert_2 pro 0.08
riscv_core.u_exec1._assert_3 pro 0.08
riscv_core.u_exec1._assert_4 pro 0.08
riscv_core.u_exec1._assert_5 pro 0.08
riscv_core.u_exec1._assert_6 pro 0.08
riscv_core.u_exec1._assert_7 pro 0.08
riscv_core.u_exec1._assert_8 pro 0.04
riscv_core.u_frontend.u_decode.u_fifo._assert_2 pro 0.69
riscv_core.u_frontend.u_decode.u_fifo._assert_3 pro 0.84
riscv_core.u_frontend.u_decode.u_fifo._assert_4 pro 0.7
riscv_core.u_frontend.u_decode.u_fifo._assert_5 pro 0.73
riscv_core.u_frontend.u_fetch._assert_8 pro 0.04
riscv_core.u_frontend.u_npc._assert_1 cex 47.26
riscv_core.u_lsu.u_lsu_request._assert_5 cex 48.08
riscv_core.u_lsu.u_lsu_request._assert_4 cex 61.14
riscv_core.u_csr.u_csrfile._assert_3 cex 79.71
riscv_core.u_csr.u_csrfile._assert_12 cex 81.15
riscv_core.u_frontend.u_npc._assert_34 cex 83.06
riscv_core.u_csr.u_csrfile._assert_14 cex 83.42
riscv_core.u_frontend.u_npc._assert_5 cex 91.85
riscv_core.u_frontend.u_npc._assert_50 cex 92.25
riscv_core.u_frontend.u_npc._assert_3 cex 93.41
riscv_core.u_frontend.u_npc._assert_42 cex 103.53
riscv_core.u_frontend.u_npc._assert_10 cex 103.82
riscv_core.u_frontend.u_npc._assert_49 cex 103.82
riscv_core.u_frontend.u_npc._assert_53 cex 103.82
riscv_core.u_frontend.u_npc._assert_52 cex 116.41
riscv_core.u_frontend.u_npc._assert_58 cex 118.37
riscv_core.u_issue.u_pipe1_ctrl._assert_7 pro 126.29
riscv_core.u_issue.u_pipe1_ctrl._assert_14 pro 126.29
riscv_core.u_issue.u_pipe1_ctrl._assert_17 pro 126.29
riscv_core.u_issue.u_pipe1_ctrl._assert_23 pro 126.29
riscv_core.u_issue.u_pipe1_ctrl._assert_15 pro 126.3
riscv_core.u_issue.u_pipe1_ctrl._assert_18 pro 126.3
riscv_core.u_lsu._assert_2 pro 0.15
riscv_core.u_lsu._assert_3 pro 0.18
riscv_core.u_lsu._assert_5 pro 0.69
riscv_core.u_csr.u_csrfile._assert_1 cex 148.86
riscv_core.u_lsu._assert_12 pro 0.43
riscv_core.u_csr.u_csrfile._assert_4 cex 9.55
riscv_core.u_frontend.u_npc._assert_26 cex 186.31
riscv_core.u_csr.u_csrfile._assert_9 cex 9.36
riscv_core.u_csr.u_csrfile._assert_13 cex 260.34
riscv_core.u_div._assert_8 pro 1.78
riscv_core.u_div._assert_9 pro 1.79
riscv_core.u_div._assert_10 pro 1.66
riscv_core.u_div._assert_11 pro 1.7
riscv_core.u_frontend.u_npc._assert_51 cex 289.38
riscv_core.u_frontend.u_npc._assert_54 cex 587.87
riscv_core.u_frontend.u_npc._assert_57 cex 610.26
riscv_core.u_frontend.u_npc._assert_48 cex 641.6
riscv_core.u_frontend.u_npc._assert_16 cex 642.0
riscv_core.u_issue.u_pipe0_ctrl._assert_1 pro 1.89
riscv_core.u_issue.u_pipe0_ctrl._assert_3 pro 1.8
riscv_core.u_frontend.u_npc._assert_55 cex 990.0
riscv_core.u_issue.u_pipe1_ctrl._assert_1 pro 3.36
riscv_core.u_issue.u_pipe1_ctrl._assert_8 pro 2.66
riscv_core.u_issue.u_pipe1_ctrl._assert_11 pro 6.31
riscv_core.u_issue.u_pipe1_ctrl._assert_12 pro 6.55
riscv_core.u_issue.u_pipe1_ctrl._assert_22 pro 7.45
riscv_core.u_issue.u_pipe1_ctrl._assert_24 pro 6.43
riscv_core.u_lsu._assert_4 pro 1.86
riscv_core.u_frontend.u_npc._assert_33 cex 1283.29
riscv_core.u_frontend.u_npc._assert_41 cex 1284.38
riscv_core.u_frontend.u_npc._assert_32 cex 1363.54
riscv_core.u_frontend.u_npc._assert_9 cex 1550.92
riscv_core.u_frontend.u_npc._assert_56 cex 1552.28
riscv_core.u_frontend.u_npc._assert_25 cex 3357.74
riscv_core.u_frontend.u_npc._assert_18 cex 3764.6
riscv_core.u_issue.u_pipe0_ctrl._assert_15 pro 9174.88
riscv_core.u_issue.u_pipe0_ctrl._assert_17 pro 9174.88
riscv_core.u_issue.u_pipe0_ctrl._assert_18 pro 9174.88
riscv_core.u_issue.u_pipe0_ctrl._assert_20 pro 9174.88
riscv_core.u_issue.u_pipe0_ctrl._assert_21 pro 9174.89
riscv_core.u_issue.u_pipe0_ctrl._assert_22 pro 9174.89
riscv_core.u_issue.u_pipe0_ctrl._assert_23 pro 9174.89
riscv_core.u_issue.u_pipe0_ctrl._assert_24 pro 9174.89
riscv_core.u_issue.u_pipe0_ctrl._assert_25 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_3 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_5 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_6 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_9 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_10 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_13 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_20 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_21 pro 9174.89
riscv_core.u_issue.u_pipe1_ctrl._assert_25 pro 9174.89
riscv_core.u_lsu._assert_7 pro 9174.89
riscv_core.u_lsu._assert_8 pro 9174.89
riscv_core.u_lsu._assert_9 pro 9174.89
riscv_core.u_lsu._assert_11 pro 9174.89
riscv_core.u_lsu._assert_13 pro 9174.89
riscv_core.u_lsu._assert_14 pro 9174.89
riscv_core.u_mul._assert_1 pro 9174.89
riscv_core.u_mul._assert_2 pro 9174.89
riscv_core.u_mul._assert_3 pro 9174.89
riscv_core.u_mul._assert_4 pro 9174.89
riscv_core.u_lsu._assert_1 pro 56.79
riscv_core.u_lsu._assert_6 pro 98.09
riscv_core.u_div._assert_2 cex 379.0
riscv_core.u_div._assert_13 cex 379.0
riscv_core.u_div._assert_3 cex 837.39
riscv_core.u_frontend.u_npc._assert_24 cex 13901.01
riscv_core.u_frontend.u_npc._assert_17 cex 14103.68
riscv_core.u_div._assert_5 cex 348.04
riscv_core.u_div._assert_6 cex 420.05
riscv_core.u_div._assert_7 cex 293.95
riscv_core.u_div._assert_15 cex 114.22
riscv_core.u_frontend.u_npc._assert_4 cex 23010.43
riscv_core.u_exec0._assert_8 pro 646.08
riscv_core.u_frontend.u_npc._assert_2 cex 30461.57
riscv_core.u_frontend.u_npc._assert_6 cex 31643.86
riscv_core.u_frontend.u_npc._assert_8 cex 34091.79
riscv_core.u_issue.u_pipe0_ctrl._assert_2 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_4 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_5 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_6 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_7 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_8 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_9 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_10 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_11 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_12 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_13 pro 35301.37
riscv_core.u_issue.u_pipe0_ctrl._assert_14 pro 35301.37
riscv_core.u_issue._assert_3 cex 39551.63
riscv_core.u_frontend.u_decode.u_fifo._assert_12 cex 41967.79
riscv_core.u_frontend.u_decode.u_fifo._assert_14 cex 41967.79
riscv_core.u_frontend.u_decode.u_fifo._assert_11 cex 114152.43
riscv_core.u_frontend.u_npc._assert_37 cex 185296.83
riscv_core.u_frontend.u_npc._assert_45 cex 189575.44
riscv_core.u_frontend.u_npc._assert_13 cex 198834.05
riscv_core.u_frontend.u_npc._assert_29 cex 199418.03
riscv_core.u_frontend.u_npc._assert_14 cex 7164.26
riscv_core.u_frontend.u_npc._assert_38 cex 7164.26
riscv_core.u_frontend.u_npc._assert_46 cex 7164.26
riscv_core.u_frontend.u_npc._assert_27 cex 7100.02
riscv_core.u_frontend.u_npc._assert_35 cex 7100.02
riscv_core.u_frontend.u_npc._assert_11 cex 345820.98
riscv_core.u_frontend.u_npc._assert_43 cex 9270.59
riscv_core.u_lsu._assert_15 pro 1227.71

