Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sat Apr 19 12:57:13 2025

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 0.09 sec.
Placement done.
Total placement takes 1.06 sec.

Routing started.
Building routing graph takes 0.61 sec.
Processing design graph takes 0.08 sec.
Total nets for routing : 79.
Global routing takes 0.02 sec.
Detailed routing takes 0.02 sec.
Hold Violation Fix in router takes 0.06 sec.
Finish routing takes 0.00 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 0.94 sec.

IO Port Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad0_clk         | output        | H17     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad0_data[0]     | input         | F17     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[1]     | input         | J16     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[2]     | input         | F18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[3]     | input         | H16     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[4]     | input         | G17     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[5]     | input         | J14     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[6]     | input         | G18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[7]     | input         | J15     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[8]     | input         | H13     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_data[9]     | input         | K15     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad0_oe          | output        | K14     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad0_otr         | input         | H14     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_clk         | output        | M13     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad1_data[0]     | input         | H18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[1]     | input         | J18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[2]     | input         | K17     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[3]     | input         | L17     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[4]     | input         | K18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[5]     | input         | L18     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[6]     | input         | L12     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[7]     | input         | M16     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[8]     | input         | L13     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_data[9]     | input         | L16     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| ad1_oe          | output        | M17     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ad1_otr         | input         | M14     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cs_n            | input         | B2      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led             | output        | G1      | BANKL1     | 1.5       | LVCMOS15       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| miso            | output        | A1      | BANKL0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| mosi            | input         | B1      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rst             | input         | G5      | BANKL1     | 1.5       | LVCMOS15       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sclk            | input         | A2      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_clk         | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| test            | output        | U13     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 9        | 3274          | 1                   
|   FF                     | 0        | 19644         | 0                   
|   LUT                    | 11       | 13096         | 1                   
|   LUT-FF pairs           | 0        | 13096         | 0                   
| Use of CLMS              | 0        | 1110          | 0                   
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 0        | 4440          | 0                   
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 34       | 240           | 15                  
|   IOBD                   | 18       | 120           | 15                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 15       | 114           | 14                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 34       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PllInst                     | SiteOfPllInst     | Pin             | NetOfPin                     | Clock Loads     | Driver(Load)Inst            | SiteOfDriver(Load)Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKFB           | pll_clk/u_pll_e1/ntCLKFB     |  -              | pll_clk/u_pll_e1/goppll     | PLL_82_319                 
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKIN1          | _N0                          |  -              | sys_clk_ibuf/opit_1         | IOL_7_298                  
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKIN2          | ntR3                         |  -              | GND_4                       | CLMA_78_304                
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0         | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0_WL      | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0_EXT     | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT1         | clkadc1                      | 2               |  ...                        |  ...                       
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT2         | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT3         | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT4         | nullptr                      | 0               | nullptr                     | nullptr                    
| pll_clk/u_pll_e1/goppll     | PLL_82_319        | CLKOUT5         | nullptr                      | 0               | nullptr                     | nullptr                    
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_control          | 1       | 0      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 34     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 1        
| + pll_clk            | 0       | 0      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                
+------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/device_map/top_control_map.adf        
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/device_map/top.pcf                    
| Output     | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/place_route/top_control_pnr.adf       
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/place_route/top_control.prr           
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/place_route/top_control_prr.prt       
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/place_route/clock_utilization.txt     
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/place_route/top_control_plc.adf       
+------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 429,600,768 bytes
Total CPU  time to pnr completion : 5.656 sec
Process Total CPU  time to pnr completion : 5.656 sec
Total real time to pnr completion : 7.000 sec
