// Seed: 1386775915
module module_0 (
    output wand id_0,
    input tri id_1,
    output uwire id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    input wand id_6,
    output supply1 id_7,
    input uwire id_8,
    output tri1 id_9,
    output wor id_10,
    input tri0 id_11,
    output uwire id_12,
    output uwire id_13,
    input wire id_14,
    input wand id_15,
    input supply1 module_0,
    input supply1 id_17,
    input supply1 id_18,
    input tri id_19,
    output uwire id_20,
    input tri0 id_21,
    input wire id_22,
    input tri1 id_23,
    output uwire id_24,
    input tri1 id_25
    , id_28, id_29,
    output supply0 id_26
);
  wire id_30;
  wire id_31;
  assign id_0 = id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    output tri0 id_6
    , id_8
);
  assign id_8[1] = id_1;
  module_0(
      id_2,
      id_0,
      id_5,
      id_0,
      id_6,
      id_4,
      id_1,
      id_6,
      id_3,
      id_5,
      id_2,
      id_0,
      id_5,
      id_6,
      id_3,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3,
      id_1,
      id_4,
      id_6,
      id_1,
      id_5
  );
endmodule
