

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:33:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.808|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  437537|  437537|  437537|  437537|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop  |  437536|  437536|       226|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop          |     218|     218|        27|         24|          1|     9|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    404|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        6|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    447|    -|
|Register         |        -|      -|     669|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      7|    1122|   1821|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      3|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_4eOg_U4  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_4eOg_U5  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U       |conv_conv_bias       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_U  |conv_conv_weights_0  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_1_U  |conv_conv_weights_1  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_2_U  |conv_conv_weights_2  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_3_U  |conv_conv_weights_3  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_4_U  |conv_conv_weights_4  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_5_U  |conv_conv_weights_5  |        1|   0|   0|    0|   144|   32|     1|         4608|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                     |        6|  32|   8|    0|   880|  224|     7|        28160|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_764_p2     |     +    |      0|  0|  15|           1|           9|
    |add_ln18_1_fu_559_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_619_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln26_1_fu_665_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln26_2_fu_650_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln26_4_fu_714_p2     |     +    |      0|  0|  13|          11|           2|
    |add_ln26_5_fu_724_p2     |     +    |      0|  0|  13|          11|           2|
    |add_ln26_6_fu_734_p2     |     +    |      0|  0|  13|          11|           3|
    |add_ln26_7_fu_744_p2     |     +    |      0|  0|  13|          11|           3|
    |add_ln26_fu_636_p2       |     +    |      0|  0|   8|           5|           5|
    |add_ln35_1_fu_542_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln8_fu_435_p2        |     +    |      0|  0|  13|          11|           1|
    |c_fu_491_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_759_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_441_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_754_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_565_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_692_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_609_p2       |     -    |      0|  0|   8|           5|           5|
    |and_ln34_fu_813_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_485_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_447_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln14_fu_479_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_553_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_571_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_801_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_795_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_429_p2       |   icmp   |      0|  0|  13|          11|           8|
    |or_ln26_fu_703_p2        |    or    |      0|  0|  11|          11|           1|
    |or_ln34_fu_807_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_497_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_770_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln18_1_fu_585_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_fu_577_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_461_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_2_fu_503_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_511_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_fu_453_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_473_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 404|         210|         166|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  149|         33|    1|         33|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_348_p4  |    9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_382_p4            |    9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_359_p4            |    9|          2|    2|          4|
    |c_0_reg_322                              |    9|          2|    4|          8|
    |f_0_reg_333                              |    9|          2|    5|         10|
    |grp_fu_389_p0                            |   21|          4|   32|        128|
    |grp_fu_389_p1                            |   38|          7|   32|        224|
    |grp_fu_395_p0                            |   38|          7|   32|        224|
    |grp_fu_395_p1                            |   33|          6|   32|        192|
    |indvar_flatten21_reg_288                 |    9|          2|   11|         22|
    |indvar_flatten7_reg_310                  |    9|          2|    9|         18|
    |indvar_flatten_reg_344                   |    9|          2|    4|          8|
    |input_r_address0                         |   21|          4|   10|         40|
    |input_r_address1                         |   21|          4|   10|         40|
    |r_0_reg_299                              |    9|          2|    4|          8|
    |reg_412                                  |    9|          2|   32|         64|
    |w_sum_1_reg_366                          |    9|          2|   32|         64|
    |wc_0_reg_378                             |    9|          2|    2|          4|
    |wr_0_reg_355                             |    9|          2|    2|          4|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  447|         93|  263|       1109|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_897               |   4|   0|    4|          0|
    |add_ln8_reg_851                  |  11|   0|   11|          0|
    |ap_CS_fsm                        |  32|   0|   32|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_322                      |   4|   0|    4|          0|
    |conv_out_addr_reg_888            |  11|   0|   11|          0|
    |conv_weights_1_load_reg_975      |  32|   0|   32|          0|
    |conv_weights_2_load_reg_980      |  32|   0|   32|          0|
    |conv_weights_3_load_reg_985      |  32|   0|   32|          0|
    |conv_weights_4_load_reg_990      |  32|   0|   32|          0|
    |conv_weights_5_load_reg_995      |  32|   0|   32|          0|
    |f_0_reg_333                      |   5|   0|    5|          0|
    |f_reg_1055                       |   5|   0|    5|          0|
    |icmp_ln11_reg_856                |   1|   0|    1|          0|
    |icmp_ln18_reg_893                |   1|   0|    1|          0|
    |icmp_ln18_reg_893_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_288         |  11|   0|   11|          0|
    |indvar_flatten7_reg_310          |   9|   0|    9|          0|
    |indvar_flatten_reg_344           |   4|   0|    4|          0|
    |input_load_3_reg_1010            |  32|   0|   32|          0|
    |input_load_5_reg_1020            |  32|   0|   32|          0|
    |r_0_reg_299                      |   4|   0|    4|          0|
    |reg_407                          |  32|   0|   32|          0|
    |reg_412                          |  32|   0|   32|          0|
    |reg_418                          |  32|   0|   32|          0|
    |reg_423                          |  32|   0|   32|          0|
    |select_ln11_reg_1060             |   9|   0|    9|          0|
    |select_ln18_1_reg_907            |   2|   0|    2|          0|
    |select_ln18_reg_902              |   2|   0|    2|          0|
    |select_ln35_1_reg_861            |   4|   0|    4|          0|
    |select_ln35_2_reg_867            |   5|   0|    5|          0|
    |select_ln35_3_reg_872            |   4|   0|    4|          0|
    |sub_ln26_1_reg_942               |  10|   0|   11|          1|
    |tmp_1_1_reg_1015                 |  32|   0|   32|          0|
    |tmp_1_2_reg_1025                 |  32|   0|   32|          0|
    |tmp_1_3_reg_1030                 |  32|   0|   32|          0|
    |tmp_1_5_reg_1035                 |  32|   0|   32|          0|
    |w_sum_1_reg_366                  |  32|   0|   32|          0|
    |wc_0_reg_378                     |   2|   0|    2|          0|
    |wc_reg_1040                      |   2|   0|    2|          0|
    |wr_0_reg_355                     |   2|   0|    2|          0|
    |zext_ln26_reg_878                |   5|   0|   64|         59|
    |zext_ln35_2_reg_883              |   5|   0|    9|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 669|   0|  733|         64|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 24, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 24, D = 27, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 30 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 3 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 40 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln35_1, %Filter2_Loop_end ]" [conv/conv.cpp:35]   --->   Operation 41 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [conv/conv.cpp:11]   --->   Operation 42 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln35_3, %Filter2_Loop_end ]" [conv/conv.cpp:35]   --->   Operation 43 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 44 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten21, -112" [conv/conv.cpp:8]   --->   Operation 45 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten21, 1" [conv/conv.cpp:8]   --->   Operation 46 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin" [conv/conv.cpp:8]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 48 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %indvar_flatten7, 176" [conv/conv.cpp:11]   --->   Operation 51 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.02ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i4 0, i4 %c_0" [conv/conv.cpp:35]   --->   Operation 52 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.02ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [conv/conv.cpp:35]   --->   Operation 53 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35_1 to i8" [conv/conv.cpp:35]   --->   Operation 54 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 %zext_ln35, 11" [conv/conv.cpp:35]   --->   Operation 55 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv/conv.cpp:35]   --->   Operation 56 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [conv/conv.cpp:14]   --->   Operation 57 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv/conv.cpp:35]   --->   Operation 58 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln35, 1" [conv/conv.cpp:11]   --->   Operation 59 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv/conv.cpp:35]   --->   Operation 61 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %or_ln35, i5 0, i5 %f_0" [conv/conv.cpp:35]   --->   Operation 62 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.02ns)   --->   "%select_ln35_3 = select i1 %and_ln35, i4 %c, i4 %select_ln35" [conv/conv.cpp:35]   --->   Operation 63 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln35_3 to i8" [conv/conv.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln35_1, %mul_ln35" [conv/conv.cpp:35]   --->   Operation 65 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln35, i4 0)" [conv/conv.cpp:11]   --->   Operation 66 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 67 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 68 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln35_2 to i64" [conv/conv.cpp:26]   --->   Operation 69 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_2 to i9" [conv/conv.cpp:35]   --->   Operation 70 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_2 to i12" [conv/conv.cpp:35]   --->   Operation 71 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.54ns)   --->   "%add_ln35_1 = add i12 %zext_ln35_3, %tmp_2_cast" [conv/conv.cpp:35]   --->   Operation 72 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 73 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv.cpp:35]   --->   Operation 74 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:18]   --->   Operation 75 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 76 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.5>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter2_Loop_begin ], [ %add_ln18_1, %W_Col_Loop ]" [conv/conv.cpp:18]   --->   Operation 77 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln18_1, %W_Col_Loop ]" [conv/conv.cpp:18]   --->   Operation 78 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3_5, %W_Col_Loop ]" [conv/conv.cpp:26]   --->   Operation 79 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wc, %W_Col_Loop ]"   --->   Operation 80 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp eq i4 %indvar_flatten, -7" [conv/conv.cpp:18]   --->   Operation 81 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i4 %indvar_flatten, 1" [conv/conv.cpp:18]   --->   Operation 82 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Col_Loop" [conv/conv.cpp:18]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:18]   --->   Operation 84 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv/conv.cpp:21]   --->   Operation 85 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [conv/conv.cpp:18]   --->   Operation 86 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [conv/conv.cpp:18]   --->   Operation 87 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %select_ln18_1 to i5" [conv/conv.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [conv/conv.cpp:26]   --->   Operation 89 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_4 to i5" [conv/conv.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [conv/conv.cpp:26]   --->   Operation 91 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln18_1 to i4" [conv/conv.cpp:18]   --->   Operation 92 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln35_1, %zext_ln18" [conv/conv.cpp:18]   --->   Operation 93 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln18 to i8" [conv/conv.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.36ns) (grouped into DSP with root node add_ln26_3)   --->   "%mul_ln26 = mul i8 %zext_ln26_3, 13" [conv/conv.cpp:26]   --->   Operation 95 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %select_ln18 to i4" [conv/conv.cpp:21]   --->   Operation 96 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %select_ln18 to i5" [conv/conv.cpp:26]   --->   Operation 97 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln26 = add i5 %zext_ln26_4, %sub_ln26" [conv/conv.cpp:26]   --->   Operation 98 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_8_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln26, i4 0)" [conv/conv.cpp:26]   --->   Operation 99 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln26_2 = add i9 %zext_ln35_2, %tmp_8_cast" [conv/conv.cpp:26]   --->   Operation 100 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i9 %add_ln26_2 to i64" [conv/conv.cpp:26]   --->   Operation 101 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [144 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_5" [conv/conv.cpp:26]   --->   Operation 102 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [144 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_5" [conv/conv.cpp:26]   --->   Operation 103 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [144 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_5" [conv/conv.cpp:26]   --->   Operation 104 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%conv_weights_3_addr = getelementptr [144 x float]* @conv_weights_3, i64 0, i64 %zext_ln26_5" [conv/conv.cpp:26]   --->   Operation 105 'getelementptr' 'conv_weights_3_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%conv_weights_4_addr = getelementptr [144 x float]* @conv_weights_4, i64 0, i64 %zext_ln26_5" [conv/conv.cpp:26]   --->   Operation 106 'getelementptr' 'conv_weights_4_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%conv_weights_5_addr = getelementptr [144 x float]* @conv_weights_5, i64 0, i64 %zext_ln26_5" [conv/conv.cpp:26]   --->   Operation 107 'getelementptr' 'conv_weights_5_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %select_ln35_3, %zext_ln21" [conv/conv.cpp:26]   --->   Operation 108 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %add_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 109 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln26_3 = add i8 %zext_ln26_6, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 110 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_3, i3 0)" [conv/conv.cpp:26]   --->   Operation 111 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_3, i1 false)" [conv/conv.cpp:26]   --->   Operation 112 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i9 %tmp_1 to i11" [conv/conv.cpp:26]   --->   Operation 113 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.63ns)   --->   "%sub_ln26_1 = sub i11 %p_shl_cast, %zext_ln26_7" [conv/conv.cpp:26]   --->   Operation 114 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %sub_ln26_1 to i64" [conv/conv.cpp:26]   --->   Operation 115 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 116 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln26 = or i11 %sub_ln26_1, 1" [conv/conv.cpp:26]   --->   Operation 117 'or' 'or_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i11 %or_ln26 to i64" [conv/conv.cpp:26]   --->   Operation 118 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_9" [conv/conv.cpp:26]   --->   Operation 119 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 120 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 121 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 122 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 122 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 123 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 124 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:26]   --->   Operation 125 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 126 [2/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 4" [conv/conv.cpp:26]   --->   Operation 126 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 127 [2/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:26]   --->   Operation 127 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 16.8>
ST_4 : Operation 128 [1/1] (1.63ns)   --->   "%add_ln26_4 = add i11 %sub_ln26_1, 2" [conv/conv.cpp:26]   --->   Operation 128 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %add_ln26_4 to i64" [conv/conv.cpp:26]   --->   Operation 129 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_10" [conv/conv.cpp:26]   --->   Operation 130 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %sub_ln26_1, 3" [conv/conv.cpp:26]   --->   Operation 131 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i11 %add_ln26_5 to i64" [conv/conv.cpp:26]   --->   Operation 132 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_11" [conv/conv.cpp:26]   --->   Operation 133 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 134 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:26]   --->   Operation 134 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 135 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 135 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 136 [2/2] (13.5ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 136 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 137 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 138 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 138 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 139 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:26]   --->   Operation 139 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 140 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 140 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 141 [1/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:26]   --->   Operation 141 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 142 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 143 [1/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 4" [conv/conv.cpp:26]   --->   Operation 143 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 144 [1/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:26]   --->   Operation 144 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 13.5>
ST_5 : Operation 145 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %sub_ln26_1, 4" [conv/conv.cpp:26]   --->   Operation 145 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i11 %add_ln26_6 to i64" [conv/conv.cpp:26]   --->   Operation 146 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_12" [conv/conv.cpp:26]   --->   Operation 147 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i11 %sub_ln26_1, 5" [conv/conv.cpp:26]   --->   Operation 148 'add' 'add_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i11 %add_ln26_7 to i64" [conv/conv.cpp:26]   --->   Operation 149 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_13" [conv/conv.cpp:26]   --->   Operation 150 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 151 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 151 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [2/2] (13.5ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 152 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 153 'load' 'input_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 154 'load' 'input_load_3' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 155 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 156 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 6 <SV = 5> <Delay = 13.5>
ST_6 : Operation 157 [4/4] (11.7ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv/conv.cpp:26]   --->   Operation 157 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 158 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [2/2] (13.5ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 159 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 160 'load' 'input_load_4' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 161 'load' 'input_load_5' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 7 <SV = 6> <Delay = 13.5>
ST_7 : Operation 162 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv/conv.cpp:26]   --->   Operation 162 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 163 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [2/2] (13.5ns)   --->   "%tmp_1_3 = fmul float %conv_weights_3_load, %input_load_3" [conv/conv.cpp:26]   --->   Operation 164 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln18)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 13.5>
ST_8 : Operation 165 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv/conv.cpp:26]   --->   Operation 165 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_weights_3_load, %input_load_3" [conv/conv.cpp:26]   --->   Operation 166 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [2/2] (13.5ns)   --->   "%tmp_1_4 = fmul float %conv_weights_4_load, %input_load_4" [conv/conv.cpp:26]   --->   Operation 167 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln18)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 13.5>
ST_9 : Operation 168 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv/conv.cpp:26]   --->   Operation 168 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_weights_4_load, %input_load_4" [conv/conv.cpp:26]   --->   Operation 169 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [2/2] (13.5ns)   --->   "%tmp_1_5 = fmul float %conv_weights_5_load, %input_load_5" [conv/conv.cpp:26]   --->   Operation 170 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln18)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 171 [4/4] (11.7ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 171 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_weights_5_load, %input_load_5" [conv/conv.cpp:26]   --->   Operation 172 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 173 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 173 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 174 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 174 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 175 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 175 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.7>
ST_14 : Operation 176 [4/4] (11.7ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 176 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 177 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 177 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 178 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 178 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 179 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 179 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 11.7>
ST_18 : Operation 180 [4/4] (11.7ns)   --->   "%w_sum_3_3 = fadd float %w_sum_3_2, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 180 'fadd' 'w_sum_3_3' <Predicate = (!icmp_ln18)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 181 [3/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_3_2, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 181 'fadd' 'w_sum_3_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 182 [2/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_3_2, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 182 'fadd' 'w_sum_3_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 183 [1/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_3_2, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 183 'fadd' 'w_sum_3_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 11.7>
ST_22 : Operation 184 [4/4] (11.7ns)   --->   "%w_sum_3_4 = fadd float %w_sum_3_3, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 184 'fadd' 'w_sum_3_4' <Predicate = (!icmp_ln18)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 185 [3/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_3_3, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 185 'fadd' 'w_sum_3_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 186 [2/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_3_3, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 186 'fadd' 'w_sum_3_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 187 [1/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_3_3, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 187 'fadd' 'w_sum_3_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 11.7>
ST_26 : Operation 188 [4/4] (11.7ns)   --->   "%w_sum_3_5 = fadd float %w_sum_3_4, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 188 'fadd' 'w_sum_3_5' <Predicate = (!icmp_ln18)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln18, 1" [conv/conv.cpp:21]   --->   Operation 189 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 190 [3/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_3_4, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 191 [2/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_3_4, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 191 'fadd' 'w_sum_3_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 192 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 193 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:22]   --->   Operation 194 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:22]   --->   Operation 195 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv/conv.cpp:23]   --->   Operation 196 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 197 [1/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_3_4, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 197 'fadd' 'w_sum_3_5' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_5) nounwind" [conv/conv.cpp:28]   --->   Operation 198 'specregionend' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 199 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 30 <SV = 3> <Delay = 3.25>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 200 'getelementptr' 'conv_bias_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 201 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 201 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_30 : Operation 202 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln35_2" [conv/conv.cpp:14]   --->   Operation 202 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [1/1] (1.82ns)   --->   "%add_ln11_1 = add i9 1, %indvar_flatten7" [conv/conv.cpp:11]   --->   Operation 203 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/1] (0.96ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11_1" [conv/conv.cpp:11]   --->   Operation 204 'select' 'select_ln11' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 4> <Delay = 14.9>
ST_31 : Operation 205 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 205 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_31 : Operation 206 [4/4] (11.7ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 206 'fadd' 'w_sum' <Predicate = true> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 5> <Delay = 10.5>
ST_32 : Operation 207 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 207 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 6> <Delay = 10.5>
ST_33 : Operation 208 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 208 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 7> <Delay = 15.9>
ST_34 : Operation 209 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 209 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 210 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 210 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 8> <Delay = 9.66>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 211 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 212 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 213 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 214 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 215 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 215 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 216 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 217 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_6" [conv/conv.cpp:34]   --->   Operation 218 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_2 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 219 'select' 'w_sum_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 220 [1/1] (3.25ns)   --->   "store float %w_sum_2, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv.cpp:38]   --->   Operation 221 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:14]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000000000000000000000000]
br_ln8              (br               ) [ 011111111111111111111111111111111111]
indvar_flatten21    (phi              ) [ 001000000000000000000000000000000000]
r_0                 (phi              ) [ 001000000000000000000000000000000000]
indvar_flatten7     (phi              ) [ 001111111111111111111111111111100000]
c_0                 (phi              ) [ 001000000000000000000000000000000000]
f_0                 (phi              ) [ 001000000000000000000000000000000000]
icmp_ln8            (icmp             ) [ 001111111111111111111111111111111111]
add_ln8             (add              ) [ 011111111111111111111111111111111111]
br_ln8              (br               ) [ 000000000000000000000000000000000000]
r                   (add              ) [ 000000000000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000000000000000]
empty_6             (speclooptripcount) [ 000000000000000000000000000000000000]
icmp_ln11           (icmp             ) [ 000111111111111111111111111111100000]
select_ln35         (select           ) [ 000000000000000000000000000000000000]
select_ln35_1       (select           ) [ 011111111111111111111111111111111111]
zext_ln35           (zext             ) [ 000000000000000000000000000000000000]
mul_ln35            (mul              ) [ 000000000000000000000000000000000000]
xor_ln35            (xor              ) [ 000000000000000000000000000000000000]
icmp_ln14           (icmp             ) [ 000000000000000000000000000000000000]
and_ln35            (and              ) [ 000000000000000000000000000000000000]
c                   (add              ) [ 000000000000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000000000000000]
or_ln35             (or               ) [ 000000000000000000000000000000000000]
select_ln35_2       (select           ) [ 000111111111111111111111111111100000]
select_ln35_3       (select           ) [ 011111111111111111111111111111111111]
zext_ln35_1         (zext             ) [ 000000000000000000000000000000000000]
add_ln35            (add              ) [ 000000000000000000000000000000000000]
tmp_2_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000]
specloopname_ln15   (specloopname     ) [ 000000000000000000000000000000000000]
tmp_3               (specregionbegin  ) [ 000111111111111111111111111111111111]
zext_ln26           (zext             ) [ 000111111111111111111111111111100000]
zext_ln35_2         (zext             ) [ 000111111111111111111111111111000000]
zext_ln35_3         (zext             ) [ 000000000000000000000000000000000000]
add_ln35_1          (add              ) [ 000000000000000000000000000000000000]
zext_ln35_4         (zext             ) [ 000000000000000000000000000000000000]
conv_out_addr       (getelementptr    ) [ 000111111111111111111111111111111111]
br_ln18             (br               ) [ 001111111111111111111111111111111111]
ret_ln41            (ret              ) [ 000000000000000000000000000000000000]
indvar_flatten      (phi              ) [ 000100000000000000000000000000000000]
wr_0                (phi              ) [ 000100000000000000000000000000000000]
w_sum_1             (phi              ) [ 000111111100000000000000000000111110]
wc_0                (phi              ) [ 000100000000000000000000000000000000]
icmp_ln18           (icmp             ) [ 001111111111111111111111111111111111]
add_ln18_1          (add              ) [ 001111111111111111111111111111111111]
br_ln18             (br               ) [ 000000000000000000000000000000000000]
wr                  (add              ) [ 000000000000000000000000000000000000]
icmp_ln21           (icmp             ) [ 000000000000000000000000000000000000]
select_ln18         (select           ) [ 000011111111111111111111111000000000]
select_ln18_1       (select           ) [ 001111111111111111111111111111111111]
zext_ln26_1         (zext             ) [ 000000000000000000000000000000000000]
tmp_4               (bitconcatenate   ) [ 000000000000000000000000000000000000]
zext_ln26_2         (zext             ) [ 000000000000000000000000000000000000]
sub_ln26            (sub              ) [ 000000000000000000000000000000000000]
zext_ln18           (zext             ) [ 000000000000000000000000000000000000]
add_ln18            (add              ) [ 000000000000000000000000000000000000]
zext_ln26_3         (zext             ) [ 000000000000000000000000000000000000]
mul_ln26            (mul              ) [ 000000000000000000000000000000000000]
zext_ln21           (zext             ) [ 000000000000000000000000000000000000]
zext_ln26_4         (zext             ) [ 000000000000000000000000000000000000]
add_ln26            (add              ) [ 000000000000000000000000000000000000]
tmp_8_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000]
add_ln26_2          (add              ) [ 000000000000000000000000000000000000]
zext_ln26_5         (zext             ) [ 000000000000000000000000000000000000]
conv_weights_0_addr (getelementptr    ) [ 000010000000000000000000000000000000]
conv_weights_1_addr (getelementptr    ) [ 000010000000000000000000000000000000]
conv_weights_2_addr (getelementptr    ) [ 000010000000000000000000000000000000]
conv_weights_3_addr (getelementptr    ) [ 000010000000000000000000000000000000]
conv_weights_4_addr (getelementptr    ) [ 000010000000000000000000000000000000]
conv_weights_5_addr (getelementptr    ) [ 000010000000000000000000000000000000]
add_ln26_1          (add              ) [ 000000000000000000000000000000000000]
zext_ln26_6         (zext             ) [ 000000000000000000000000000000000000]
add_ln26_3          (add              ) [ 000000000000000000000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000]
tmp_1               (bitconcatenate   ) [ 000000000000000000000000000000000000]
zext_ln26_7         (zext             ) [ 000000000000000000000000000000000000]
sub_ln26_1          (sub              ) [ 000011000000000000000000000000000000]
zext_ln26_8         (zext             ) [ 000000000000000000000000000000000000]
input_addr          (getelementptr    ) [ 000010000000000000000000000000000000]
or_ln26             (or               ) [ 000000000000000000000000000000000000]
zext_ln26_9         (zext             ) [ 000000000000000000000000000000000000]
input_addr_1        (getelementptr    ) [ 000010000000000000000000000000000000]
add_ln26_4          (add              ) [ 000000000000000000000000000000000000]
zext_ln26_10        (zext             ) [ 000000000000000000000000000000000000]
input_addr_2        (getelementptr    ) [ 000001000000000000000000000000000000]
add_ln26_5          (add              ) [ 000000000000000000000000000000000000]
zext_ln26_11        (zext             ) [ 000000000000000000000000000000000000]
input_addr_3        (getelementptr    ) [ 000001000000000000000000000000000000]
conv_weights_0_load (load             ) [ 000001000000000000000000000000000000]
input_load          (load             ) [ 000001000000000000000000000000000000]
conv_weights_1_load (load             ) [ 000001100000000000000000000000000000]
input_load_1        (load             ) [ 000001100000000000000000000000000000]
conv_weights_2_load (load             ) [ 000001110000000000000000000000000000]
conv_weights_3_load (load             ) [ 000001111000000000000000000000000000]
conv_weights_4_load (load             ) [ 000001111100000000000000000000000000]
conv_weights_5_load (load             ) [ 000001111110000000000000000000000000]
add_ln26_6          (add              ) [ 000000000000000000000000000000000000]
zext_ln26_12        (zext             ) [ 000000000000000000000000000000000000]
input_addr_4        (getelementptr    ) [ 000000100000000000000000000000000000]
add_ln26_7          (add              ) [ 000000000000000000000000000000000000]
zext_ln26_13        (zext             ) [ 000000000000000000000000000000000000]
input_addr_5        (getelementptr    ) [ 000000100000000000000000000000000000]
tmp_s               (fmul             ) [ 000000111100000000000000000000000000]
input_load_2        (load             ) [ 000000110000000000000000000000000000]
input_load_3        (load             ) [ 000000111000000000000000000000000000]
tmp_1_1             (fmul             ) [ 000000011111110000000000000000000000]
input_load_4        (load             ) [ 000000011100000000000000000000000000]
input_load_5        (load             ) [ 000000011110000000000000000000000000]
tmp_1_2             (fmul             ) [ 000000001111111111000000000000000000]
tmp_1_3             (fmul             ) [ 000000000111111111111100000000000000]
w_sum_3             (fadd             ) [ 000000000011110000000000000000000000]
tmp_1_4             (fmul             ) [ 000000000011111111111111110000000000]
tmp_1_5             (fmul             ) [ 000111000001111111111111111111000000]
w_sum_3_1           (fadd             ) [ 000000000000001111000000000000000000]
w_sum_3_2           (fadd             ) [ 000000000000000000111100000000000000]
w_sum_3_3           (fadd             ) [ 000000000000000000000011110000000000]
w_sum_3_4           (fadd             ) [ 000111000000000000000000001111000000]
wc                  (add              ) [ 001111000000000000000000000111111111]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000000000000000000]
specloopname_ln22   (specloopname     ) [ 000000000000000000000000000000000000]
tmp_5               (specregionbegin  ) [ 000000000000000000000000000000000000]
specpipeline_ln23   (specpipeline     ) [ 000000000000000000000000000000000000]
w_sum_3_5           (fadd             ) [ 001111111111111111111111111111111111]
empty_4             (specregionend    ) [ 000000000000000000000000000000000000]
br_ln0              (br               ) [ 001111111111111111111111111111111111]
conv_bias_addr      (getelementptr    ) [ 000000000000000000000000000000010000]
f                   (add              ) [ 011000000000000000000000000000011111]
add_ln11_1          (add              ) [ 000000000000000000000000000000000000]
select_ln11         (select           ) [ 011000000000000000000000000000011111]
conv_bias_load      (load             ) [ 000000000000000000000000000000001110]
w_sum               (fadd             ) [ 000000000000000000000000000000000001]
bitcast_ln34        (bitcast          ) [ 000000000000000000000000000000000000]
tmp                 (partselect       ) [ 000000000000000000000000000000000000]
trunc_ln34          (trunc            ) [ 000000000000000000000000000000000000]
icmp_ln34           (icmp             ) [ 000000000000000000000000000000000000]
icmp_ln34_1         (icmp             ) [ 000000000000000000000000000000000000]
or_ln34             (or               ) [ 000000000000000000000000000000000000]
tmp_6               (fcmp             ) [ 000000000000000000000000000000000000]
and_ln34            (and              ) [ 000000000000000000000000000000000000]
w_sum_2             (select           ) [ 000000000000000000000000000000000000]
store_ln35          (store            ) [ 000000000000000000000000000000000000]
empty_5             (specregionend    ) [ 000000000000000000000000000000000000]
br_ln14             (br               ) [ 011111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_weights_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_bias">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="conv_out_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="conv_weights_0_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv_weights_1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="conv_weights_2_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_weights_3_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="9" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_3_addr/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="conv_weights_4_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_4_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv_weights_5_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_5_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="input_addr_1_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="209" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="210" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
<pin id="212" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_1/3 input_load_2/4 input_load_3/4 input_load_4/5 input_load_5/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_load/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_3_load/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_4_load/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_5_load/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_addr_2_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="11" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="input_addr_3_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="11" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="input_addr_4_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="input_addr_5_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv_bias_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="2"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/30 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_load/30 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln35_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="7"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/35 "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten21_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="1"/>
<pin id="290" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvar_flatten21_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="11" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="r_0_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="r_0_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten7_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="1"/>
<pin id="312" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten7_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="9" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="c_0_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="c_0_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="f_0_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="1"/>
<pin id="335" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="f_0_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="5" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="indvar_flatten_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="indvar_flatten_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="355" class="1005" name="wr_0_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="1"/>
<pin id="357" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="wr_0_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="2" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="w_sum_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="w_sum_1_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="32" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="wc_0_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="1"/>
<pin id="380" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="wc_0_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="2" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/6 w_sum_3_1/10 w_sum_3_2/14 w_sum_3_3/18 w_sum_3_4/22 w_sum_3_5/26 w_sum/31 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 tmp_1_1/5 tmp_1_2/6 tmp_1_3/7 tmp_1_4/8 tmp_1_5/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/34 "/>
</bind>
</comp>

<comp id="407" class="1005" name="reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_4 "/>
</bind>
</comp>

<comp id="418" class="1005" name="reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_4 "/>
</bind>
</comp>

<comp id="423" class="1005" name="reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_1 w_sum_3_2 w_sum_3_3 w_sum_3_4 w_sum "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln8_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="r_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln11_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="0" index="1" bw="9" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln35_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="0" index="2" bw="4" slack="0"/>
<pin id="457" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln35_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln35_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="xor_ln35_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln14_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln35_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="c_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln35_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln35_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="5" slack="0"/>
<pin id="506" dir="0" index="2" bw="5" slack="0"/>
<pin id="507" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln35_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="0" index="2" bw="4" slack="0"/>
<pin id="515" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln35_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_2_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln26_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln35_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln35_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln35_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="12" slack="0"/>
<pin id="545" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln35_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln18_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="0" index="1" bw="4" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln18_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="wr_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln21_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln18_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="0" index="2" bw="2" slack="0"/>
<pin id="581" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln18_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="2" slack="0"/>
<pin id="588" dir="0" index="2" bw="2" slack="0"/>
<pin id="589" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln26_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="2" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln26_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sub_ln26_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln18_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln18_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln26_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln21_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln26_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln26_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="0"/>
<pin id="638" dir="0" index="1" bw="5" slack="0"/>
<pin id="639" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_8_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln26_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="1"/>
<pin id="652" dir="0" index="1" bw="9" slack="0"/>
<pin id="653" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln26_5_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln26_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="1"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln26_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_shl_cast_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="9" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln26_7_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="0"/>
<pin id="690" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sub_ln26_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="0"/>
<pin id="694" dir="0" index="1" bw="9" slack="0"/>
<pin id="695" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln26_8_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="or_ln26_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln26_9_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln26_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="1"/>
<pin id="716" dir="0" index="1" bw="3" slack="0"/>
<pin id="717" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln26_10_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln26_5_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="11" slack="1"/>
<pin id="726" dir="0" index="1" bw="3" slack="0"/>
<pin id="727" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln26_11_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln26_6_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="11" slack="2"/>
<pin id="736" dir="0" index="1" bw="4" slack="0"/>
<pin id="737" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln26_12_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln26_7_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="2"/>
<pin id="746" dir="0" index="1" bw="4" slack="0"/>
<pin id="747" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln26_13_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="wc_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="23"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/26 "/>
</bind>
</comp>

<comp id="759" class="1004" name="f_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="5" slack="2"/>
<pin id="762" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/30 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln11_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="9" slack="2"/>
<pin id="767" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/30 "/>
</bind>
</comp>

<comp id="770" class="1004" name="select_ln11_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="2"/>
<pin id="772" dir="0" index="1" bw="9" slack="0"/>
<pin id="773" dir="0" index="2" bw="9" slack="0"/>
<pin id="774" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/30 "/>
</bind>
</comp>

<comp id="777" class="1004" name="bitcast_ln34_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/35 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="0" index="2" bw="6" slack="0"/>
<pin id="785" dir="0" index="3" bw="6" slack="0"/>
<pin id="786" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/35 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln34_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/35 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln34_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/35 "/>
</bind>
</comp>

<comp id="801" class="1004" name="icmp_ln34_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="23" slack="0"/>
<pin id="803" dir="0" index="1" bw="23" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/35 "/>
</bind>
</comp>

<comp id="807" class="1004" name="or_ln34_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/35 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln34_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/35 "/>
</bind>
</comp>

<comp id="819" class="1004" name="w_sum_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="1"/>
<pin id="822" dir="0" index="2" bw="32" slack="0"/>
<pin id="823" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_2/35 "/>
</bind>
</comp>

<comp id="828" class="1007" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="0" index="2" bw="4" slack="0"/>
<pin id="832" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/2 "/>
</bind>
</comp>

<comp id="837" class="1007" name="grp_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="4" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="0" index="2" bw="4" slack="0"/>
<pin id="841" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/3 add_ln26_3/3 "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln8_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="851" class="1005" name="add_ln8_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="11" slack="0"/>
<pin id="853" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="856" class="1005" name="icmp_ln11_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="2"/>
<pin id="858" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="861" class="1005" name="select_ln35_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="0"/>
<pin id="863" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="select_ln35_2_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="2"/>
<pin id="869" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="select_ln35_3_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="0"/>
<pin id="874" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_3 "/>
</bind>
</comp>

<comp id="878" class="1005" name="zext_ln26_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="2"/>
<pin id="880" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="883" class="1005" name="zext_ln35_2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="9" slack="1"/>
<pin id="885" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="888" class="1005" name="conv_out_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="11" slack="7"/>
<pin id="890" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="icmp_ln18_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="897" class="1005" name="add_ln18_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="0"/>
<pin id="899" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="select_ln18_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="2" slack="23"/>
<pin id="904" dir="1" index="1" bw="2" slack="23"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="907" class="1005" name="select_ln18_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="0"/>
<pin id="909" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="conv_weights_0_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="1"/>
<pin id="914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="conv_weights_1_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="922" class="1005" name="conv_weights_2_addr_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="1"/>
<pin id="924" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_addr "/>
</bind>
</comp>

<comp id="927" class="1005" name="conv_weights_3_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="1"/>
<pin id="929" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_3_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="conv_weights_4_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="1"/>
<pin id="934" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_4_addr "/>
</bind>
</comp>

<comp id="937" class="1005" name="conv_weights_5_addr_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="1"/>
<pin id="939" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_5_addr "/>
</bind>
</comp>

<comp id="942" class="1005" name="sub_ln26_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="11" slack="1"/>
<pin id="944" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="input_addr_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="10" slack="1"/>
<pin id="952" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="955" class="1005" name="input_addr_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="1"/>
<pin id="957" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="input_addr_2_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="10" slack="1"/>
<pin id="962" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="965" class="1005" name="input_addr_3_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="1"/>
<pin id="967" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="970" class="1005" name="conv_weights_0_load_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="975" class="1005" name="conv_weights_1_load_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="980" class="1005" name="conv_weights_2_load_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="2"/>
<pin id="982" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_2_load "/>
</bind>
</comp>

<comp id="985" class="1005" name="conv_weights_3_load_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="3"/>
<pin id="987" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_weights_3_load "/>
</bind>
</comp>

<comp id="990" class="1005" name="conv_weights_4_load_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="4"/>
<pin id="992" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_weights_4_load "/>
</bind>
</comp>

<comp id="995" class="1005" name="conv_weights_5_load_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="5"/>
<pin id="997" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_weights_5_load "/>
</bind>
</comp>

<comp id="1000" class="1005" name="input_addr_4_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="10" slack="1"/>
<pin id="1002" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="input_addr_5_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="1"/>
<pin id="1007" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="input_load_3_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="2"/>
<pin id="1012" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_load_3 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_1_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="4"/>
<pin id="1017" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="input_load_5_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="3"/>
<pin id="1022" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_load_5 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_1_2_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="7"/>
<pin id="1027" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_1_3_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="10"/>
<pin id="1032" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_1_3 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_1_5_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="16"/>
<pin id="1037" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="tmp_1_5 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="wc_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="2" slack="1"/>
<pin id="1042" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1045" class="1005" name="w_sum_3_5_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_5 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="conv_bias_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="4" slack="1"/>
<pin id="1052" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="f_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="5" slack="1"/>
<pin id="1057" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1060" class="1005" name="select_ln11_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="9" slack="1"/>
<pin id="1062" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="conv_bias_load_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="62" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="135" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="177" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="142" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="184" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="219"><net_src comp="149" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="156" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="163" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="170" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="238" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="254" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="64" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="66" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="366" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="277" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="191" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="197" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="389" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="197" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="415"><net_src comp="197" pin="7"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="417"><net_src comp="197" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="395" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="426"><net_src comp="389" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="433"><net_src comp="292" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="32" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="292" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="303" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="36" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="314" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="46" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="26" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="326" pin="4"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="447" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="441" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="303" pin="4"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="447" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="337" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="52" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="473" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="453" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="36" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="485" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="447" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="30" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="337" pin="4"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="485" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="491" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="453" pin="3"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="56" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="26" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="503" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="503" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="503" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="523" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="557"><net_src comp="348" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="68" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="348" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="36" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="359" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="70" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="382" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="72" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="382" pin="4"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="571" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="565" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="359" pin="4"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="74" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="585" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="64" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="593" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="585" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="577" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="577" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="609" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="78" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="26" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="669"><net_src comp="628" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="80" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="82" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="84" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="86" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="691"><net_src comp="681" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="674" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="688" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="707"><net_src comp="692" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="34" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="718"><net_src comp="88" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="728"><net_src comp="90" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="738"><net_src comp="92" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="748"><net_src comp="94" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="758"><net_src comp="70" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="114" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="116" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="310" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="116" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="776"><net_src comp="764" pin="2"/><net_sink comp="770" pin=2"/></net>

<net id="780"><net_src comp="423" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="787"><net_src comp="118" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="120" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="122" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="794"><net_src comp="777" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="781" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="124" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="791" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="126" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="795" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="401" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="423" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="66" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="827"><net_src comp="819" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="833"><net_src comp="469" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="48" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="519" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="836"><net_src comp="828" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="842"><net_src comp="624" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="76" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="670" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="845"><net_src comp="837" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="846"><net_src comp="837" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="850"><net_src comp="429" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="435" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="859"><net_src comp="447" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="864"><net_src comp="461" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="870"><net_src comp="503" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="875"><net_src comp="511" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="881"><net_src comp="530" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="886"><net_src comp="534" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="891"><net_src comp="128" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="896"><net_src comp="553" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="559" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="905"><net_src comp="577" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="910"><net_src comp="585" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="915"><net_src comp="135" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="920"><net_src comp="142" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="925"><net_src comp="149" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="930"><net_src comp="156" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="935"><net_src comp="163" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="940"><net_src comp="170" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="945"><net_src comp="692" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="953"><net_src comp="177" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="958"><net_src comp="184" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="963"><net_src comp="238" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="968"><net_src comp="245" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="973"><net_src comp="191" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="978"><net_src comp="203" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="983"><net_src comp="214" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="988"><net_src comp="220" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="993"><net_src comp="226" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="998"><net_src comp="232" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1003"><net_src comp="254" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1008"><net_src comp="261" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1013"><net_src comp="197" pin="7"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1018"><net_src comp="395" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1023"><net_src comp="197" pin="7"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1028"><net_src comp="395" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1033"><net_src comp="395" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1038"><net_src comp="395" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1043"><net_src comp="754" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1048"><net_src comp="389" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1053"><net_src comp="270" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1058"><net_src comp="759" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1063"><net_src comp="770" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1068"><net_src comp="277" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="389" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {35 }
 - Input state : 
	Port: conv : input_r | {3 4 5 6 }
	Port: conv : conv_weights_0 | {3 4 }
	Port: conv : conv_weights_1 | {3 4 }
	Port: conv : conv_weights_2 | {3 4 }
	Port: conv : conv_weights_3 | {3 4 }
	Port: conv : conv_weights_4 | {3 4 }
	Port: conv : conv_weights_5 | {3 4 }
	Port: conv : conv_bias | {30 31 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		c : 3
		or_ln35 : 2
		select_ln35_2 : 2
		select_ln35_3 : 2
		zext_ln35_1 : 3
		add_ln35 : 4
		tmp_2_cast : 5
		zext_ln26 : 3
		zext_ln35_2 : 3
		zext_ln35_3 : 3
		add_ln35_1 : 6
		zext_ln35_4 : 7
		conv_out_addr : 8
	State 3
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		zext_ln26_1 : 3
		tmp_4 : 3
		zext_ln26_2 : 4
		sub_ln26 : 5
		zext_ln18 : 3
		add_ln18 : 4
		zext_ln26_3 : 5
		mul_ln26 : 6
		zext_ln21 : 3
		zext_ln26_4 : 3
		add_ln26 : 6
		tmp_8_cast : 7
		add_ln26_2 : 8
		zext_ln26_5 : 9
		conv_weights_0_addr : 10
		conv_weights_1_addr : 10
		conv_weights_2_addr : 10
		conv_weights_3_addr : 10
		conv_weights_4_addr : 10
		conv_weights_5_addr : 10
		add_ln26_1 : 4
		zext_ln26_6 : 5
		add_ln26_3 : 7
		p_shl_cast : 8
		tmp_1 : 8
		zext_ln26_7 : 9
		sub_ln26_1 : 10
		zext_ln26_8 : 11
		input_addr : 12
		or_ln26 : 11
		zext_ln26_9 : 11
		input_addr_1 : 12
		conv_weights_0_load : 11
		input_load : 13
		conv_weights_1_load : 11
		input_load_1 : 13
		conv_weights_2_load : 11
		conv_weights_3_load : 11
		conv_weights_4_load : 11
		conv_weights_5_load : 11
	State 4
		zext_ln26_10 : 1
		input_addr_2 : 2
		zext_ln26_11 : 1
		input_addr_3 : 2
		tmp_s : 1
		input_load_2 : 3
		input_load_3 : 3
	State 5
		zext_ln26_12 : 1
		input_addr_4 : 2
		zext_ln26_13 : 1
		input_addr_5 : 2
		input_load_4 : 3
		input_load_5 : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		empty_4 : 1
	State 30
		conv_bias_load : 1
		select_ln11 : 1
	State 31
		w_sum : 1
	State 32
	State 33
	State 34
		tmp_6 : 1
	State 35
		tmp : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_1 : 2
		or_ln34 : 3
		and_ln34 : 3
		w_sum_2 : 3
		store_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_389      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_395      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_401      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_435    |    0    |    0    |    13   |
|          |       r_fu_441       |    0    |    0    |    13   |
|          |       c_fu_491       |    0    |    0    |    13   |
|          |   add_ln35_1_fu_542  |    0    |    0    |    12   |
|          |   add_ln18_1_fu_559  |    0    |    0    |    13   |
|          |       wr_fu_565      |    0    |    0    |    10   |
|          |    add_ln18_fu_619   |    0    |    0    |    13   |
|          |    add_ln26_fu_636   |    0    |    0    |    8    |
|    add   |   add_ln26_2_fu_650  |    0    |    0    |    15   |
|          |   add_ln26_1_fu_665  |    0    |    0    |    13   |
|          |   add_ln26_4_fu_714  |    0    |    0    |    13   |
|          |   add_ln26_5_fu_724  |    0    |    0    |    13   |
|          |   add_ln26_6_fu_734  |    0    |    0    |    13   |
|          |   add_ln26_7_fu_744  |    0    |    0    |    13   |
|          |       wc_fu_754      |    0    |    0    |    10   |
|          |       f_fu_759       |    0    |    0    |    15   |
|          |   add_ln11_1_fu_764  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_429   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_447   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_479   |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_553   |    0    |    0    |    9    |
|          |   icmp_ln21_fu_571   |    0    |    0    |    8    |
|          |   icmp_ln34_fu_795   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_801  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_453  |    0    |    0    |    4    |
|          | select_ln35_1_fu_461 |    0    |    0    |    4    |
|          | select_ln35_2_fu_503 |    0    |    0    |    5    |
|  select  | select_ln35_3_fu_511 |    0    |    0    |    4    |
|          |  select_ln18_fu_577  |    0    |    0    |    2    |
|          | select_ln18_1_fu_585 |    0    |    0    |    2    |
|          |  select_ln11_fu_770  |    0    |    0    |    9    |
|          |    w_sum_2_fu_819    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln26_fu_609   |    0    |    0    |    8    |
|          |   sub_ln26_1_fu_692  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln35_fu_485   |    0    |    0    |    2    |
|          |    and_ln34_fu_813   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_497    |    0    |    0    |    2    |
|    or    |    or_ln26_fu_703    |    0    |    0    |    0    |
|          |    or_ln34_fu_807    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_473   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_828      |    1    |    0    |    0    |
|          |      grp_fu_837      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_469   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_519  |    0    |    0    |    0    |
|          |   zext_ln26_fu_530   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_534  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_538  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_548  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_593  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_605  |    0    |    0    |    0    |
|          |   zext_ln18_fu_615   |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_624  |    0    |    0    |    0    |
|   zext   |   zext_ln21_fu_628   |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_632  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_655  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_670  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_688  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_698  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_709  |    0    |    0    |    0    |
|          |  zext_ln26_10_fu_719 |    0    |    0    |    0    |
|          |  zext_ln26_11_fu_729 |    0    |    0    |    0    |
|          |  zext_ln26_12_fu_739 |    0    |    0    |    0    |
|          |  zext_ln26_13_fu_749 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_2_cast_fu_523  |    0    |    0    |    0    |
|          |     tmp_4_fu_597     |    0    |    0    |    0    |
|bitconcatenate|   tmp_8_cast_fu_642  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_674  |    0    |    0    |    0    |
|          |     tmp_1_fu_681     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_781      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln34_fu_791  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   421   |   1353  |
|----------|----------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|   conv_bias  |    0   |   32   |    8   |
|conv_weights_0|    1   |    0   |    0   |
|conv_weights_1|    1   |    0   |    0   |
|conv_weights_2|    1   |    0   |    0   |
|conv_weights_3|    1   |    0   |    0   |
|conv_weights_4|    1   |    0   |    0   |
|conv_weights_5|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    6   |   32   |    8   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln18_1_reg_897    |    4   |
|      add_ln8_reg_851      |   11   |
|        c_0_reg_322        |    4   |
|  conv_bias_addr_reg_1050  |    4   |
|  conv_bias_load_reg_1065  |   32   |
|   conv_out_addr_reg_888   |   11   |
|conv_weights_0_addr_reg_912|    8   |
|conv_weights_0_load_reg_970|   32   |
|conv_weights_1_addr_reg_917|    8   |
|conv_weights_1_load_reg_975|   32   |
|conv_weights_2_addr_reg_922|    8   |
|conv_weights_2_load_reg_980|   32   |
|conv_weights_3_addr_reg_927|    8   |
|conv_weights_3_load_reg_985|   32   |
|conv_weights_4_addr_reg_932|    8   |
|conv_weights_4_load_reg_990|   32   |
|conv_weights_5_addr_reg_937|    8   |
|conv_weights_5_load_reg_995|   32   |
|        f_0_reg_333        |    5   |
|         f_reg_1055        |    5   |
|     icmp_ln11_reg_856     |    1   |
|     icmp_ln18_reg_893     |    1   |
|      icmp_ln8_reg_847     |    1   |
|  indvar_flatten21_reg_288 |   11   |
|  indvar_flatten7_reg_310  |    9   |
|   indvar_flatten_reg_344  |    4   |
|    input_addr_1_reg_955   |   10   |
|    input_addr_2_reg_960   |   10   |
|    input_addr_3_reg_965   |   10   |
|   input_addr_4_reg_1000   |   10   |
|   input_addr_5_reg_1005   |   10   |
|     input_addr_reg_950    |   10   |
|   input_load_3_reg_1010   |   32   |
|   input_load_5_reg_1020   |   32   |
|        r_0_reg_299        |    4   |
|          reg_407          |   32   |
|          reg_412          |   32   |
|          reg_418          |   32   |
|          reg_423          |   32   |
|    select_ln11_reg_1060   |    9   |
|   select_ln18_1_reg_907   |    2   |
|    select_ln18_reg_902    |    2   |
|   select_ln35_1_reg_861   |    4   |
|   select_ln35_2_reg_867   |    5   |
|   select_ln35_3_reg_872   |    4   |
|     sub_ln26_1_reg_942    |   11   |
|      tmp_1_1_reg_1015     |   32   |
|      tmp_1_2_reg_1025     |   32   |
|      tmp_1_3_reg_1030     |   32   |
|      tmp_1_5_reg_1035     |   32   |
|      w_sum_1_reg_366      |   32   |
|     w_sum_3_5_reg_1045    |   32   |
|        wc_0_reg_378       |    2   |
|        wc_reg_1040        |    2   |
|        wr_0_reg_355       |    2   |
|     zext_ln26_reg_878     |   64   |
|    zext_ln35_2_reg_883    |    9   |
+---------------------------+--------+
|           Total           |   907  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_191    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_197    |  p0  |   6  |  10  |   60   ||    33   |
|    grp_access_fu_197    |  p2  |   6  |   0  |    0   ||    33   |
|    grp_access_fu_203    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_214    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_220    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_226    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_232    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_277    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten7_reg_310 |  p0  |   2  |   9  |   18   ||    9    |
|     w_sum_1_reg_366     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_389       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_389       |  p1  |   7  |  32  |   224  ||    38   |
|        grp_fu_395       |  p0  |   7  |  32  |   224  ||    38   |
|        grp_fu_395       |  p1  |   5  |  32  |   160  ||    27   |
|        grp_fu_401       |  p0  |   2  |  32  |   64   ||    9    |
|         reg_412         |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  1046  || 30.9916 ||   277   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   421  |  1353  |
|   Memory  |    6   |    -   |    -   |   32   |    8   |
|Multiplexer|    -   |    -   |   30   |    -   |   277  |
|  Register |    -   |    -   |    -   |   907  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    7   |   30   |  1360  |  1638  |
+-----------+--------+--------+--------+--------+--------+
