Source Block: verilog-ethernet/rtl/eth_axis_rx_64.v@267:337@HdlStmProcess
            end
        end
    endcase
end

always @(posedge clk) begin
    if (rst) begin
        state_reg <= STATE_IDLE;
        frame_ptr_reg <= 0;
        input_axis_tready_reg <= 0;
        output_eth_hdr_valid_reg <= 0;
        output_eth_dest_mac_reg <= 0;
        output_eth_src_mac_reg <= 0;
        output_eth_type_reg <= 0;
        save_axis_tdata_reg <= 0;
        save_axis_tkeep_reg <= 0;
        save_axis_tlast_reg <= 0;
        save_axis_tuser_reg <= 0;
        busy_reg <= 0;
        error_header_early_termination_reg <= 0;
    end else begin
        state_reg <= state_next;

        frame_ptr_reg <= frame_ptr_next;

        input_axis_tready_reg <= input_axis_tready_next;

        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;

        error_header_early_termination_reg <= error_header_early_termination_next;

        busy_reg <= state_next != STATE_IDLE;

        // datapath
        if (store_hdr_word_0) begin
            output_eth_dest_mac_reg[47:40] <= input_axis_tdata[ 7: 0];
            output_eth_dest_mac_reg[39:32] <= input_axis_tdata[15: 8];
            output_eth_dest_mac_reg[31:24] <= input_axis_tdata[23:16];
            output_eth_dest_mac_reg[23:16] <= input_axis_tdata[31:24];
            output_eth_dest_mac_reg[15: 8] <= input_axis_tdata[39:32];
            output_eth_dest_mac_reg[ 7: 0] <= input_axis_tdata[47:40];
            output_eth_src_mac_reg[47:40] <= input_axis_tdata[55:48];
            output_eth_src_mac_reg[39:32] <= input_axis_tdata[63:56];
        end
        if (store_hdr_word_1) begin
            output_eth_src_mac_reg[31:24] <= input_axis_tdata[ 7: 0];
            output_eth_src_mac_reg[23:16] <= input_axis_tdata[15: 8];
            output_eth_src_mac_reg[15: 8] <= input_axis_tdata[23:16];
            output_eth_src_mac_reg[ 7: 0] <= input_axis_tdata[31:24];
            output_eth_type_reg[15:8] <= input_axis_tdata[39:32];
            output_eth_type_reg[ 7:0] <= input_axis_tdata[47:40];
        end

        if (flush_save) begin
            save_axis_tdata_reg <= 0;
            save_axis_tkeep_reg <= 0;
            save_axis_tlast_reg <= 0;
            save_axis_tuser_reg <= 0;
        end else if (transfer_in_save) begin
            save_axis_tdata_reg <= input_axis_tdata;
            save_axis_tkeep_reg <= input_axis_tkeep;
            save_axis_tlast_reg <= input_axis_tlast;
            save_axis_tuser_reg <= input_axis_tuser;
        end
    end
end

// output datapath logic
reg [63:0] output_eth_payload_tdata_reg = 0;
reg [7:0]  output_eth_payload_tkeep_reg = 0;
reg        output_eth_payload_tvalid_reg = 0;

Diff Content:
- 275         frame_ptr_reg <= 0;
- 276         input_axis_tready_reg <= 0;
- 277         output_eth_hdr_valid_reg <= 0;
- 278         output_eth_dest_mac_reg <= 0;
- 279         output_eth_src_mac_reg <= 0;
- 280         output_eth_type_reg <= 0;
- 281         save_axis_tdata_reg <= 0;
- 282         save_axis_tkeep_reg <= 0;
- 283         save_axis_tlast_reg <= 0;
- 284         save_axis_tuser_reg <= 0;
- 285         busy_reg <= 0;
- 286         error_header_early_termination_reg <= 0;
- 301         if (store_hdr_word_0) begin
- 302             output_eth_dest_mac_reg[47:40] <= input_axis_tdata[ 7: 0];
- 303             output_eth_dest_mac_reg[39:32] <= input_axis_tdata[15: 8];
- 304             output_eth_dest_mac_reg[31:24] <= input_axis_tdata[23:16];
- 305             output_eth_dest_mac_reg[23:16] <= input_axis_tdata[31:24];
- 306             output_eth_dest_mac_reg[15: 8] <= input_axis_tdata[39:32];
- 307             output_eth_dest_mac_reg[ 7: 0] <= input_axis_tdata[47:40];
- 308             output_eth_src_mac_reg[47:40] <= input_axis_tdata[55:48];
- 309             output_eth_src_mac_reg[39:32] <= input_axis_tdata[63:56];
- 310         end
- 311         if (store_hdr_word_1) begin
- 312             output_eth_src_mac_reg[31:24] <= input_axis_tdata[ 7: 0];
- 313             output_eth_src_mac_reg[23:16] <= input_axis_tdata[15: 8];
- 314             output_eth_src_mac_reg[15: 8] <= input_axis_tdata[23:16];
- 315             output_eth_src_mac_reg[ 7: 0] <= input_axis_tdata[31:24];
- 316             output_eth_type_reg[15:8] <= input_axis_tdata[39:32];
- 317             output_eth_type_reg[ 7:0] <= input_axis_tdata[47:40];
- 318         end
- 321             save_axis_tdata_reg <= 0;
- 322             save_axis_tkeep_reg <= 0;
- 323             save_axis_tlast_reg <= 0;
- 324             save_axis_tuser_reg <= 0;
- 326             save_axis_tdata_reg <= input_axis_tdata;
- 327             save_axis_tkeep_reg <= input_axis_tkeep;
- 329             save_axis_tuser_reg <= input_axis_tuser;
- 332 end
+ 286         frame_ptr_reg <= 8'd0;
+ 286         input_axis_tready_reg <= 1'b0;
+ 286         output_eth_hdr_valid_reg <= 1'b0;
+ 286         save_axis_tlast_reg <= 1'b0;
+ 286         busy_reg <= 1'b0;
+ 286         error_header_early_termination_reg <= 1'b0;
+ 324             save_axis_tlast_reg <= 1'b0;

Clone Blocks:
