-w -d C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/compile -s C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/library.cfg -j C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/projlib.cfg -work riscvcore -reorder -dbg -e 100 -work riscvcore -2002 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/memwb.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/program_counter.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/types_pk.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/writebackmux.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/pc_mux.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/pcimmadder.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/pc4adder.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/exmem.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/hazard_unit.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/ifid.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/instruction_memory_PROGRAM.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/immediategen.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/idex.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/forwardingmuxA.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/forwardingmuxB.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/forwardingMuxJalr.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/forwarding_unit.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/branch_and.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/control_unit.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/alucontrol.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/alusrcmuxb.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/ALU.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/Data_Memory_REQUEST.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/register_REQUEST.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/internalconnections.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/RISCVCORE.vhd C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32IM_Aldec/RISCVCORE/RISCVCORE/src/RISCV_TB_DEMO.vhd 