Loading plugins phase: Elapsed time ==> 0s.565ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Simon_Slave_Pioneer.cyprj -d CY8C4245AXI-483 -s C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (100840 SPS) differs from the desired sample rate (100000 SPS) due to the clock configuration in the DWR.
 * C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.020ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.138ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Simon_Slave_Pioneer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Simon_Slave_Pioneer.cyprj -dcpsoc3 Simon_Slave_Pioneer.v -verilog
======================================================================

======================================================================
Compiling:  Simon_Slave_Pioneer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Simon_Slave_Pioneer.cyprj -dcpsoc3 Simon_Slave_Pioneer.v -verilog
======================================================================

======================================================================
Compiling:  Simon_Slave_Pioneer.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Simon_Slave_Pioneer.cyprj -dcpsoc3 -verilog Simon_Slave_Pioneer.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jul 17 08:09:46 2018


======================================================================
Compiling:  Simon_Slave_Pioneer.v
Program  :   vpp
Options  :    -yv2 -q10 Simon_Slave_Pioneer.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jul 17 08:09:46 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\gjl\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\LUT_v1_60\LUT_v1_60.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Simon_Slave_Pioneer.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  Simon_Slave_Pioneer.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Simon_Slave_Pioneer.cyprj -dcpsoc3 -verilog Simon_Slave_Pioneer.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jul 17 08:09:46 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\codegentemp\Simon_Slave_Pioneer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\codegentemp\Simon_Slave_Pioneer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Users\gjl\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Simon_Slave_Pioneer.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Simon_Slave_Pioneer.cyprj -dcpsoc3 -verilog Simon_Slave_Pioneer.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jul 17 08:09:48 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\codegentemp\Simon_Slave_Pioneer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\codegentemp\Simon_Slave_Pioneer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Users\gjl\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\EZI2C:Net_1257\
	\EZI2C:uncfg_rx_irq\
	\EZI2C:Net_1099\
	\EZI2C:Net_1258\
	Net_766
	Net_775
	Net_776
	Net_777
	Net_778
	Net_779
	Net_780
	Net_781
	Net_783
	Net_786
	Net_787
	Net_788
	Net_789
	Net_790
	\ADC:Net_3125\
	\ADC:Net_3126\
	\FreqDiv415Hz:MODULE_1:b_31\
	\FreqDiv415Hz:MODULE_1:b_30\
	\FreqDiv415Hz:MODULE_1:b_29\
	\FreqDiv415Hz:MODULE_1:b_28\
	\FreqDiv415Hz:MODULE_1:b_27\
	\FreqDiv415Hz:MODULE_1:b_26\
	\FreqDiv415Hz:MODULE_1:b_25\
	\FreqDiv415Hz:MODULE_1:b_24\
	\FreqDiv415Hz:MODULE_1:b_23\
	\FreqDiv415Hz:MODULE_1:b_22\
	\FreqDiv415Hz:MODULE_1:b_21\
	\FreqDiv415Hz:MODULE_1:b_20\
	\FreqDiv415Hz:MODULE_1:b_19\
	\FreqDiv415Hz:MODULE_1:b_18\
	\FreqDiv415Hz:MODULE_1:b_17\
	\FreqDiv415Hz:MODULE_1:b_16\
	\FreqDiv415Hz:MODULE_1:b_15\
	\FreqDiv415Hz:MODULE_1:b_14\
	\FreqDiv415Hz:MODULE_1:b_13\
	\FreqDiv415Hz:MODULE_1:b_12\
	\FreqDiv415Hz:MODULE_1:b_11\
	\FreqDiv415Hz:MODULE_1:b_10\
	\FreqDiv415Hz:MODULE_1:b_9\
	\FreqDiv415Hz:MODULE_1:b_8\
	\FreqDiv415Hz:MODULE_1:b_7\
	\FreqDiv415Hz:MODULE_1:b_6\
	\FreqDiv415Hz:MODULE_1:b_5\
	\FreqDiv415Hz:MODULE_1:b_4\
	\FreqDiv415Hz:MODULE_1:b_3\
	\FreqDiv415Hz:MODULE_1:b_2\
	\FreqDiv415Hz:MODULE_1:b_1\
	\FreqDiv415Hz:MODULE_1:b_0\
	\FreqDiv415Hz:MODULE_1:g2:a0:a_31\
	\FreqDiv415Hz:MODULE_1:g2:a0:a_30\
	\FreqDiv415Hz:MODULE_1:g2:a0:a_29\
	\FreqDiv415Hz:MODULE_1:g2:a0:a_28\
	\FreqDiv415Hz:MODULE_1:g2:a0:a_27\
	\FreqDiv415Hz:MODULE_1:g2:a0:a_26\
	\FreqDiv415Hz:MODULE_1:g2:a0:a_25\
	\FreqDiv415Hz:MODULE_1:g2:a0:a_24\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_31\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_30\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_29\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_28\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_27\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_26\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_25\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_24\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_23\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_22\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_21\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_20\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_19\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_18\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_17\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_16\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_15\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_14\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_13\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_12\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_11\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_10\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_9\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_8\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_7\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_6\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_5\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_4\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_3\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_2\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_1\
	\FreqDiv415Hz:MODULE_1:g2:a0:b_0\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_31\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_30\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_29\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_28\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_27\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_26\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_25\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_24\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_23\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_22\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_21\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_20\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_19\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_18\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_17\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_16\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_15\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_14\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_13\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_12\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_11\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_10\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_9\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_8\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_7\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_6\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_5\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_4\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_3\
	\FreqDiv415Hz:MODULE_1:g2:a0:s_2\
	\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv310Hz:MODULE_2:b_31\
	\FreqDiv310Hz:MODULE_2:b_30\
	\FreqDiv310Hz:MODULE_2:b_29\
	\FreqDiv310Hz:MODULE_2:b_28\
	\FreqDiv310Hz:MODULE_2:b_27\
	\FreqDiv310Hz:MODULE_2:b_26\
	\FreqDiv310Hz:MODULE_2:b_25\
	\FreqDiv310Hz:MODULE_2:b_24\
	\FreqDiv310Hz:MODULE_2:b_23\
	\FreqDiv310Hz:MODULE_2:b_22\
	\FreqDiv310Hz:MODULE_2:b_21\
	\FreqDiv310Hz:MODULE_2:b_20\
	\FreqDiv310Hz:MODULE_2:b_19\
	\FreqDiv310Hz:MODULE_2:b_18\
	\FreqDiv310Hz:MODULE_2:b_17\
	\FreqDiv310Hz:MODULE_2:b_16\
	\FreqDiv310Hz:MODULE_2:b_15\
	\FreqDiv310Hz:MODULE_2:b_14\
	\FreqDiv310Hz:MODULE_2:b_13\
	\FreqDiv310Hz:MODULE_2:b_12\
	\FreqDiv310Hz:MODULE_2:b_11\
	\FreqDiv310Hz:MODULE_2:b_10\
	\FreqDiv310Hz:MODULE_2:b_9\
	\FreqDiv310Hz:MODULE_2:b_8\
	\FreqDiv310Hz:MODULE_2:b_7\
	\FreqDiv310Hz:MODULE_2:b_6\
	\FreqDiv310Hz:MODULE_2:b_5\
	\FreqDiv310Hz:MODULE_2:b_4\
	\FreqDiv310Hz:MODULE_2:b_3\
	\FreqDiv310Hz:MODULE_2:b_2\
	\FreqDiv310Hz:MODULE_2:b_1\
	\FreqDiv310Hz:MODULE_2:b_0\
	\FreqDiv310Hz:MODULE_2:g2:a0:a_31\
	\FreqDiv310Hz:MODULE_2:g2:a0:a_30\
	\FreqDiv310Hz:MODULE_2:g2:a0:a_29\
	\FreqDiv310Hz:MODULE_2:g2:a0:a_28\
	\FreqDiv310Hz:MODULE_2:g2:a0:a_27\
	\FreqDiv310Hz:MODULE_2:g2:a0:a_26\
	\FreqDiv310Hz:MODULE_2:g2:a0:a_25\
	\FreqDiv310Hz:MODULE_2:g2:a0:a_24\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_31\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_30\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_29\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_28\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_27\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_26\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_25\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_24\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_23\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_22\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_21\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_20\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_19\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_18\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_17\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_16\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_15\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_14\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_13\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_12\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_11\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_10\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_9\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_8\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_7\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_6\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_5\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_4\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_3\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_2\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_1\
	\FreqDiv310Hz:MODULE_2:g2:a0:b_0\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_31\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_30\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_29\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_28\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_27\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_26\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_25\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_24\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_23\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_22\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_21\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_20\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_19\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_18\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_17\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_16\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_15\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_14\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_13\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_12\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_11\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_10\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_9\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_8\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_7\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_6\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_5\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_4\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_3\
	\FreqDiv310Hz:MODULE_2:g2:a0:s_2\
	\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv252Hz:MODULE_3:b_31\
	\FreqDiv252Hz:MODULE_3:b_30\
	\FreqDiv252Hz:MODULE_3:b_29\
	\FreqDiv252Hz:MODULE_3:b_28\
	\FreqDiv252Hz:MODULE_3:b_27\
	\FreqDiv252Hz:MODULE_3:b_26\
	\FreqDiv252Hz:MODULE_3:b_25\
	\FreqDiv252Hz:MODULE_3:b_24\
	\FreqDiv252Hz:MODULE_3:b_23\
	\FreqDiv252Hz:MODULE_3:b_22\
	\FreqDiv252Hz:MODULE_3:b_21\
	\FreqDiv252Hz:MODULE_3:b_20\
	\FreqDiv252Hz:MODULE_3:b_19\
	\FreqDiv252Hz:MODULE_3:b_18\
	\FreqDiv252Hz:MODULE_3:b_17\
	\FreqDiv252Hz:MODULE_3:b_16\
	\FreqDiv252Hz:MODULE_3:b_15\
	\FreqDiv252Hz:MODULE_3:b_14\
	\FreqDiv252Hz:MODULE_3:b_13\
	\FreqDiv252Hz:MODULE_3:b_12\
	\FreqDiv252Hz:MODULE_3:b_11\
	\FreqDiv252Hz:MODULE_3:b_10\
	\FreqDiv252Hz:MODULE_3:b_9\
	\FreqDiv252Hz:MODULE_3:b_8\
	\FreqDiv252Hz:MODULE_3:b_7\
	\FreqDiv252Hz:MODULE_3:b_6\
	\FreqDiv252Hz:MODULE_3:b_5\
	\FreqDiv252Hz:MODULE_3:b_4\
	\FreqDiv252Hz:MODULE_3:b_3\
	\FreqDiv252Hz:MODULE_3:b_2\
	\FreqDiv252Hz:MODULE_3:b_1\
	\FreqDiv252Hz:MODULE_3:b_0\
	\FreqDiv252Hz:MODULE_3:g2:a0:a_31\
	\FreqDiv252Hz:MODULE_3:g2:a0:a_30\
	\FreqDiv252Hz:MODULE_3:g2:a0:a_29\
	\FreqDiv252Hz:MODULE_3:g2:a0:a_28\
	\FreqDiv252Hz:MODULE_3:g2:a0:a_27\
	\FreqDiv252Hz:MODULE_3:g2:a0:a_26\
	\FreqDiv252Hz:MODULE_3:g2:a0:a_25\
	\FreqDiv252Hz:MODULE_3:g2:a0:a_24\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_31\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_30\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_29\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_28\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_27\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_26\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_25\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_24\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_23\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_22\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_21\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_20\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_19\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_18\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_17\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_16\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_15\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_14\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_13\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_12\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_11\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_10\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_9\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_8\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_7\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_6\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_5\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_4\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_3\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_2\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_1\
	\FreqDiv252Hz:MODULE_3:g2:a0:b_0\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_31\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_30\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_29\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_28\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_27\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_26\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_25\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_24\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_23\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_22\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_21\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_20\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_19\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_18\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_17\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_16\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_15\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_14\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_13\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_12\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_11\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_10\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_9\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_8\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_7\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_6\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_5\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_4\
	\FreqDiv252Hz:MODULE_3:g2:a0:s_3\
	\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv209Hz:MODULE_4:b_31\
	\FreqDiv209Hz:MODULE_4:b_30\
	\FreqDiv209Hz:MODULE_4:b_29\
	\FreqDiv209Hz:MODULE_4:b_28\
	\FreqDiv209Hz:MODULE_4:b_27\
	\FreqDiv209Hz:MODULE_4:b_26\
	\FreqDiv209Hz:MODULE_4:b_25\
	\FreqDiv209Hz:MODULE_4:b_24\
	\FreqDiv209Hz:MODULE_4:b_23\
	\FreqDiv209Hz:MODULE_4:b_22\
	\FreqDiv209Hz:MODULE_4:b_21\
	\FreqDiv209Hz:MODULE_4:b_20\
	\FreqDiv209Hz:MODULE_4:b_19\
	\FreqDiv209Hz:MODULE_4:b_18\
	\FreqDiv209Hz:MODULE_4:b_17\
	\FreqDiv209Hz:MODULE_4:b_16\
	\FreqDiv209Hz:MODULE_4:b_15\
	\FreqDiv209Hz:MODULE_4:b_14\
	\FreqDiv209Hz:MODULE_4:b_13\
	\FreqDiv209Hz:MODULE_4:b_12\
	\FreqDiv209Hz:MODULE_4:b_11\
	\FreqDiv209Hz:MODULE_4:b_10\
	\FreqDiv209Hz:MODULE_4:b_9\
	\FreqDiv209Hz:MODULE_4:b_8\
	\FreqDiv209Hz:MODULE_4:b_7\
	\FreqDiv209Hz:MODULE_4:b_6\
	\FreqDiv209Hz:MODULE_4:b_5\
	\FreqDiv209Hz:MODULE_4:b_4\
	\FreqDiv209Hz:MODULE_4:b_3\
	\FreqDiv209Hz:MODULE_4:b_2\
	\FreqDiv209Hz:MODULE_4:b_1\
	\FreqDiv209Hz:MODULE_4:b_0\
	\FreqDiv209Hz:MODULE_4:g2:a0:a_31\
	\FreqDiv209Hz:MODULE_4:g2:a0:a_30\
	\FreqDiv209Hz:MODULE_4:g2:a0:a_29\
	\FreqDiv209Hz:MODULE_4:g2:a0:a_28\
	\FreqDiv209Hz:MODULE_4:g2:a0:a_27\
	\FreqDiv209Hz:MODULE_4:g2:a0:a_26\
	\FreqDiv209Hz:MODULE_4:g2:a0:a_25\
	\FreqDiv209Hz:MODULE_4:g2:a0:a_24\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_31\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_30\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_29\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_28\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_27\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_26\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_25\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_24\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_23\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_22\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_21\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_20\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_19\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_18\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_17\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_16\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_15\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_14\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_13\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_12\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_11\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_10\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_9\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_8\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_7\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_6\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_5\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_4\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_3\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_2\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_1\
	\FreqDiv209Hz:MODULE_4:g2:a0:b_0\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_31\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_30\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_29\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_28\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_27\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_26\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_25\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_24\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_23\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_22\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_21\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_20\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_19\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_18\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_17\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_16\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_15\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_14\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_13\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_12\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_11\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_10\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_9\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_8\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_7\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_6\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_5\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_4\
	\FreqDiv209Hz:MODULE_4:g2:a0:s_3\
	\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_753
	Net_754
	Net_755
	Net_756
	Net_757
	Net_758
	Net_759

    Synthesized names
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_31\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_30\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_29\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_28\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_27\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_26\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_25\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_24\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_23\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_22\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_21\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_20\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_19\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_18\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_17\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_16\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_15\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_14\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_13\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_12\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_11\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_10\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_9\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_8\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_7\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_6\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_5\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_4\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_3\
	\FreqDiv415Hz:add_vi_vv_MODGEN_1_2\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_31\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_30\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_29\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_28\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_27\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_26\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_25\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_24\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_23\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_22\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_21\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_20\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_19\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_18\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_17\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_16\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_15\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_14\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_13\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_12\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_11\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_10\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_9\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_8\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_7\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_6\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_5\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_4\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_3\
	\FreqDiv310Hz:add_vi_vv_MODGEN_2_2\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_31\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_30\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_29\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_28\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_27\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_26\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_25\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_24\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_23\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_22\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_21\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_20\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_19\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_18\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_17\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_16\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_15\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_14\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_13\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_12\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_11\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_10\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_9\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_8\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_7\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_6\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_5\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_4\
	\FreqDiv252Hz:add_vi_vv_MODGEN_3_3\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_31\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_30\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_29\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_28\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_27\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_26\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_25\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_24\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_23\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_22\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_21\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_20\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_19\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_18\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_17\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_16\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_15\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_14\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_13\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_12\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_11\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_10\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_9\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_8\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_7\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_6\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_5\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_4\
	\FreqDiv209Hz:add_vi_vv_MODGEN_4_3\

Deleted 461 User equations/components.
Deleted 118 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \EZI2C:rx_wire\ to \EZI2C:select_s_wire\
Aliasing \EZI2C:sclk_s_wire\ to \EZI2C:select_s_wire\
Aliasing \EZI2C:mosi_s_wire\ to \EZI2C:select_s_wire\
Aliasing \EZI2C:miso_m_wire\ to \EZI2C:select_s_wire\
Aliasing zero to \EZI2C:select_s_wire\
Aliasing one to \EZI2C:tmpOE__sda_net_0\
Aliasing \EZI2C:tmpOE__scl_net_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \EZI2C:cts_wire\ to \EZI2C:select_s_wire\
Aliasing tmpOE__Button1_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__Button2_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__Button3_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__Button4_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED1_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED2_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED3_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED4_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing \LEDreg:clk\ to \EZI2C:select_s_wire\
Aliasing \LEDreg:rst\ to \EZI2C:select_s_wire\
Aliasing tmpOE__Cheat_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED_AWAKE_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing \ADC:Net_3107\ to \EZI2C:select_s_wire\
Aliasing \ADC:Net_3106\ to \EZI2C:select_s_wire\
Aliasing \ADC:Net_3105\ to \EZI2C:select_s_wire\
Aliasing \ADC:Net_3104\ to \EZI2C:select_s_wire\
Aliasing \ADC:Net_3103\ to \EZI2C:select_s_wire\
Aliasing \ADC:Net_3207_1\ to \EZI2C:select_s_wire\
Aliasing \ADC:Net_3207_0\ to \EZI2C:select_s_wire\
Aliasing \ADC:Net_3235\ to \EZI2C:select_s_wire\
Aliasing tmpOE__SpeedPin_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__BUZZER_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing Net_168 to \EZI2C:tmpOE__sda_net_0\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_23\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_22\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_21\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_20\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_19\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_18\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_17\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_16\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_15\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_14\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_13\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_12\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_11\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_10\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_9\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_8\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_7\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_6\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_5\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_4\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_3\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:a_2\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing Net_169 to \EZI2C:tmpOE__sda_net_0\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_23\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_22\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_21\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_20\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_19\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_18\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_17\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_16\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_15\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_14\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_13\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_12\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_11\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_10\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_9\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_8\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_7\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_6\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_5\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_4\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_3\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:a_2\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing Net_170 to \EZI2C:tmpOE__sda_net_0\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_23\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_22\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_21\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_20\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_19\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_18\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_17\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_16\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_15\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_14\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_13\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_12\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_11\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_10\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_9\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_8\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_7\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_6\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_5\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_4\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:a_3\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing Net_171 to \EZI2C:tmpOE__sda_net_0\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_23\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_22\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_21\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_20\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_19\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_18\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_17\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_16\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_15\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_14\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_13\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_12\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_11\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_10\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_9\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_8\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_7\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_6\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_5\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_4\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:a_3\ to \EZI2C:select_s_wire\
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \PWM_Fail:Net_75\ to \EZI2C:select_s_wire\
Aliasing \PWM_Fail:Net_69\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \PWM_Fail:Net_66\ to \EZI2C:select_s_wire\
Aliasing \PWM_Fail:Net_82\ to \EZI2C:select_s_wire\
Aliasing \PWM_Fail:Net_72\ to \EZI2C:select_s_wire\
Aliasing \Button_Reg:status_4\ to \EZI2C:select_s_wire\
Aliasing \Button_Reg:status_5\ to \EZI2C:select_s_wire\
Aliasing \Button_Reg:status_6\ to \EZI2C:select_s_wire\
Aliasing \Button_Reg:status_7\ to \EZI2C:select_s_wire\
Aliasing \PWM_Pass:Net_75\ to \EZI2C:select_s_wire\
Aliasing \PWM_Pass:Net_69\ to \EZI2C:tmpOE__sda_net_0\
Aliasing \PWM_Pass:Net_66\ to \EZI2C:select_s_wire\
Aliasing \PWM_Pass:Net_82\ to \EZI2C:select_s_wire\
Aliasing \PWM_Pass:Net_72\ to \EZI2C:select_s_wire\
Aliasing \Sleep_Reg:clk\ to \EZI2C:select_s_wire\
Aliasing \Sleep_Reg:rst\ to \EZI2C:select_s_wire\
Aliasing tmpOE__LED_B_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED_G_net_0 to \EZI2C:tmpOE__sda_net_0\
Aliasing tmpOE__LED_R_net_0 to \EZI2C:tmpOE__sda_net_0\
Removing Lhs of wire \EZI2C:rx_wire\[3] = \EZI2C:select_s_wire\[2]
Removing Lhs of wire \EZI2C:Net_1170\[6] = \EZI2C:Net_847\[1]
Removing Lhs of wire \EZI2C:sclk_s_wire\[7] = \EZI2C:select_s_wire\[2]
Removing Lhs of wire \EZI2C:mosi_s_wire\[8] = \EZI2C:select_s_wire\[2]
Removing Lhs of wire \EZI2C:miso_m_wire\[9] = \EZI2C:select_s_wire\[2]
Removing Rhs of wire zero[12] = \EZI2C:select_s_wire\[2]
Removing Rhs of wire one[16] = \EZI2C:tmpOE__sda_net_0\[11]
Removing Lhs of wire \EZI2C:tmpOE__scl_net_0\[19] = one[16]
Removing Lhs of wire \EZI2C:cts_wire\[28] = zero[12]
Removing Lhs of wire tmpOE__Button1_net_0[53] = one[16]
Removing Lhs of wire tmpOE__Button2_net_0[62] = one[16]
Removing Lhs of wire tmpOE__Button3_net_0[70] = one[16]
Removing Lhs of wire tmpOE__Button4_net_0[78] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[87] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[88] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[89] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[90] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[91] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[92] = one[16]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[93] = one[16]
Removing Rhs of wire Net_99[111] = \LEDreg:control_out_3\[161]
Removing Rhs of wire Net_99[111] = \LEDreg:control_3\[175]
Removing Lhs of wire tmpOE__LED1_net_0[125] = one[16]
Removing Lhs of wire tmpOE__LED2_net_0[132] = one[16]
Removing Lhs of wire tmpOE__LED3_net_0[139] = one[16]
Removing Lhs of wire tmpOE__LED4_net_0[146] = one[16]
Removing Rhs of wire Net_101[153] = \LEDreg:control_out_1\[158]
Removing Rhs of wire Net_101[153] = \LEDreg:control_1\[177]
Removing Lhs of wire \LEDreg:clk\[154] = zero[12]
Removing Lhs of wire \LEDreg:rst\[155] = zero[12]
Removing Rhs of wire Net_102[156] = \LEDreg:control_out_0\[157]
Removing Rhs of wire Net_102[156] = \LEDreg:control_0\[178]
Removing Rhs of wire Net_100[159] = \LEDreg:control_out_2\[160]
Removing Rhs of wire Net_100[159] = \LEDreg:control_2\[176]
Removing Lhs of wire tmpOE__Cheat_net_0[180] = one[16]
Removing Lhs of wire tmpOE__LED_AWAKE_net_0[195] = one[16]
Removing Lhs of wire \ADC:Net_3107\[271] = zero[12]
Removing Lhs of wire \ADC:Net_3106\[272] = zero[12]
Removing Lhs of wire \ADC:Net_3105\[273] = zero[12]
Removing Lhs of wire \ADC:Net_3104\[274] = zero[12]
Removing Lhs of wire \ADC:Net_3103\[275] = zero[12]
Removing Lhs of wire \ADC:Net_17\[317] = \ADC:Net_1845\[202]
Removing Lhs of wire \ADC:Net_3207_1\[339] = zero[12]
Removing Lhs of wire \ADC:Net_3207_0\[340] = zero[12]
Removing Lhs of wire \ADC:Net_3235\[341] = zero[12]
Removing Lhs of wire tmpOE__SpeedPin_net_0[411] = one[16]
Removing Lhs of wire tmpOE__BUZZER_net_0[421] = one[16]
Removing Lhs of wire Net_168[431] = one[16]
Removing Lhs of wire \FreqDiv415Hz:add_vi_vv_MODGEN_1_1\[435] = \FreqDiv415Hz:MODULE_1:g2:a0:s_1\[595]
Removing Lhs of wire \FreqDiv415Hz:add_vi_vv_MODGEN_1_0\[436] = \FreqDiv415Hz:MODULE_1:g2:a0:s_0\[596]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_23\[477] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_22\[478] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_21\[479] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_20\[480] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_19\[481] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_18\[482] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_17\[483] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_16\[484] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_15\[485] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_14\[486] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_13\[487] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_12\[488] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_11\[489] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_10\[490] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_9\[491] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_8\[492] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_7\[493] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_6\[494] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_5\[495] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_4\[496] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_3\[497] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_2\[498] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_1\[499] = \FreqDiv415Hz:MODIN1_1\[500]
Removing Lhs of wire \FreqDiv415Hz:MODIN1_1\[500] = \FreqDiv415Hz:count_1\[433]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:a_0\[501] = \FreqDiv415Hz:MODIN1_0\[502]
Removing Lhs of wire \FreqDiv415Hz:MODIN1_0\[502] = \FreqDiv415Hz:count_0\[434]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[634] = one[16]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[635] = one[16]
Removing Lhs of wire Net_169[638] = one[16]
Removing Lhs of wire \FreqDiv310Hz:add_vi_vv_MODGEN_2_1\[642] = \FreqDiv310Hz:MODULE_2:g2:a0:s_1\[802]
Removing Lhs of wire \FreqDiv310Hz:add_vi_vv_MODGEN_2_0\[643] = \FreqDiv310Hz:MODULE_2:g2:a0:s_0\[803]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_23\[684] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_22\[685] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_21\[686] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_20\[687] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_19\[688] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_18\[689] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_17\[690] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_16\[691] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_15\[692] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_14\[693] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_13\[694] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_12\[695] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_11\[696] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_10\[697] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_9\[698] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_8\[699] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_7\[700] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_6\[701] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_5\[702] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_4\[703] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_3\[704] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_2\[705] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_1\[706] = \FreqDiv310Hz:MODIN2_1\[707]
Removing Lhs of wire \FreqDiv310Hz:MODIN2_1\[707] = \FreqDiv310Hz:count_1\[640]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:a_0\[708] = \FreqDiv310Hz:MODIN2_0\[709]
Removing Lhs of wire \FreqDiv310Hz:MODIN2_0\[709] = \FreqDiv310Hz:count_0\[641]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[841] = one[16]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[842] = one[16]
Removing Lhs of wire Net_170[845] = one[16]
Removing Lhs of wire \FreqDiv252Hz:add_vi_vv_MODGEN_3_2\[850] = \FreqDiv252Hz:MODULE_3:g2:a0:s_2\[1010]
Removing Lhs of wire \FreqDiv252Hz:add_vi_vv_MODGEN_3_1\[851] = \FreqDiv252Hz:MODULE_3:g2:a0:s_1\[1011]
Removing Lhs of wire \FreqDiv252Hz:add_vi_vv_MODGEN_3_0\[852] = \FreqDiv252Hz:MODULE_3:g2:a0:s_0\[1012]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_23\[893] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_22\[894] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_21\[895] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_20\[896] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_19\[897] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_18\[898] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_17\[899] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_16\[900] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_15\[901] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_14\[902] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_13\[903] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_12\[904] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_11\[905] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_10\[906] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_9\[907] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_8\[908] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_7\[909] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_6\[910] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_5\[911] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_4\[912] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_3\[913] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_2\[914] = \FreqDiv252Hz:MODIN3_2\[915]
Removing Lhs of wire \FreqDiv252Hz:MODIN3_2\[915] = \FreqDiv252Hz:count_2\[847]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_1\[916] = \FreqDiv252Hz:MODIN3_1\[917]
Removing Lhs of wire \FreqDiv252Hz:MODIN3_1\[917] = \FreqDiv252Hz:count_1\[848]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:a_0\[918] = \FreqDiv252Hz:MODIN3_0\[919]
Removing Lhs of wire \FreqDiv252Hz:MODIN3_0\[919] = \FreqDiv252Hz:count_0\[849]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1050] = one[16]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1051] = one[16]
Removing Lhs of wire Net_171[1054] = one[16]
Removing Lhs of wire \FreqDiv209Hz:add_vi_vv_MODGEN_4_2\[1059] = \FreqDiv209Hz:MODULE_4:g2:a0:s_2\[1219]
Removing Lhs of wire \FreqDiv209Hz:add_vi_vv_MODGEN_4_1\[1060] = \FreqDiv209Hz:MODULE_4:g2:a0:s_1\[1220]
Removing Lhs of wire \FreqDiv209Hz:add_vi_vv_MODGEN_4_0\[1061] = \FreqDiv209Hz:MODULE_4:g2:a0:s_0\[1221]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_23\[1102] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_22\[1103] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_21\[1104] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_20\[1105] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_19\[1106] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_18\[1107] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_17\[1108] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_16\[1109] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_15\[1110] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_14\[1111] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_13\[1112] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_12\[1113] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_11\[1114] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_10\[1115] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_9\[1116] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_8\[1117] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_7\[1118] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_6\[1119] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_5\[1120] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_4\[1121] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_3\[1122] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_2\[1123] = \FreqDiv209Hz:MODIN4_2\[1124]
Removing Lhs of wire \FreqDiv209Hz:MODIN4_2\[1124] = \FreqDiv209Hz:count_2\[1056]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_1\[1125] = \FreqDiv209Hz:MODIN4_1\[1126]
Removing Lhs of wire \FreqDiv209Hz:MODIN4_1\[1126] = \FreqDiv209Hz:count_1\[1057]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:a_0\[1127] = \FreqDiv209Hz:MODIN4_0\[1128]
Removing Lhs of wire \FreqDiv209Hz:MODIN4_0\[1128] = \FreqDiv209Hz:count_0\[1058]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1259] = one[16]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1260] = one[16]
Removing Lhs of wire \PWM_Fail:Net_81\[1262] = Net_972[428]
Removing Lhs of wire \PWM_Fail:Net_75\[1263] = zero[12]
Removing Lhs of wire \PWM_Fail:Net_69\[1264] = one[16]
Removing Lhs of wire \PWM_Fail:Net_66\[1265] = zero[12]
Removing Lhs of wire \PWM_Fail:Net_82\[1266] = zero[12]
Removing Lhs of wire \PWM_Fail:Net_72\[1267] = zero[12]
Removing Lhs of wire \Button_Reg:status_0\[1284] = B1[54]
Removing Lhs of wire \Button_Reg:status_1\[1285] = B2[63]
Removing Lhs of wire \Button_Reg:status_2\[1286] = B3[71]
Removing Lhs of wire \Button_Reg:status_3\[1287] = B4[79]
Removing Lhs of wire \Button_Reg:status_4\[1288] = zero[12]
Removing Lhs of wire \Button_Reg:status_5\[1289] = zero[12]
Removing Lhs of wire \Button_Reg:status_6\[1290] = zero[12]
Removing Lhs of wire \Button_Reg:status_7\[1291] = zero[12]
Removing Lhs of wire \PWM_Pass:Net_81\[1296] = Net_564[1307]
Removing Lhs of wire \PWM_Pass:Net_75\[1297] = zero[12]
Removing Lhs of wire \PWM_Pass:Net_69\[1298] = one[16]
Removing Lhs of wire \PWM_Pass:Net_66\[1299] = zero[12]
Removing Lhs of wire \PWM_Pass:Net_82\[1300] = zero[12]
Removing Lhs of wire \PWM_Pass:Net_72\[1301] = zero[12]
Removing Rhs of wire Net_762[1310] = \Sleep_Reg:control_out_0\[1319]
Removing Rhs of wire Net_762[1310] = \Sleep_Reg:control_0\[1342]
Removing Rhs of wire Net_686[1312] = \LUT_1:tmp__LUT_1_reg_2\[1348]
Removing Rhs of wire Net_750[1314] = \LUT_1:tmp__LUT_1_reg_1\[1349]
Removing Rhs of wire Net_749[1316] = \LUT_1:tmp__LUT_1_reg_0\[1350]
Removing Lhs of wire \Sleep_Reg:clk\[1317] = zero[12]
Removing Lhs of wire \Sleep_Reg:rst\[1318] = zero[12]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[1345] = Net_686[1312]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[1346] = Net_750[1314]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[1347] = Net_749[1316]
Removing Lhs of wire tmpOE__LED_B_net_0[1360] = one[16]
Removing Lhs of wire tmpOE__LED_G_net_0[1367] = one[16]
Removing Lhs of wire tmpOE__LED_R_net_0[1374] = one[16]

------------------------------------------------------
Aliased 0 equations, 208 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'L4' (cost = 1):
L4 <= (not Net_99
	OR not B4);

Note:  Expanding virtual equation for 'L1' (cost = 1):
L1 <= (not Net_102
	OR not B1);

Note:  Expanding virtual equation for 'L2' (cost = 1):
L2 <= (not Net_101
	OR not B2);

Note:  Expanding virtual equation for 'L3' (cost = 1):
L3 <= (not Net_100
	OR not B3);

Note:  Expanding virtual equation for 'Net_395' (cost = 88):
Net_395 <= ((B4 and Net_99));

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv415Hz:count_0\);

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv415Hz:count_0\);

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv415Hz:count_1\ and \FreqDiv415Hz:count_0\));

Note:  Expanding virtual equation for 'Net_393' (cost = 80):
Net_393 <= ((B3 and Net_100));

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv310Hz:count_0\);

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:s_0\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:s_0\ <= (not \FreqDiv310Hz:count_0\);

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv310Hz:count_1\ and \FreqDiv310Hz:count_0\));

Note:  Virtual signal Net_391 with ( cost: 180 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_391 <= ((B2 and Net_101));

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv252Hz:count_0\);

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:s_0\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:s_0\ <= (not \FreqDiv252Hz:count_0\);

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Virtual signal Net_385 with ( cost: 180 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_385 <= ((B1 and Net_102));

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv209Hz:count_0\);

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:s_0\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:s_0\ <= (not \FreqDiv209Hz:count_0\);

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_729' (cost = 0):
Net_729 <= (not Net_762);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:s_1\' (cost = 8):
\FreqDiv415Hz:MODULE_1:g2:a0:s_1\ <= ((not \FreqDiv415Hz:count_0\ and \FreqDiv415Hz:count_1\)
	OR (not \FreqDiv415Hz:count_1\ and \FreqDiv415Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:s_1\' (cost = 8):
\FreqDiv310Hz:MODULE_2:g2:a0:s_1\ <= ((not \FreqDiv310Hz:count_0\ and \FreqDiv310Hz:count_1\)
	OR (not \FreqDiv310Hz:count_1\ and \FreqDiv310Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv252Hz:count_1\ and \FreqDiv252Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:s_1\' (cost = 6):
\FreqDiv252Hz:MODULE_3:g2:a0:s_1\ <= ((not \FreqDiv252Hz:count_0\ and \FreqDiv252Hz:count_1\)
	OR (not \FreqDiv252Hz:count_1\ and \FreqDiv252Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv252Hz:count_2\ and \FreqDiv252Hz:count_1\ and \FreqDiv252Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv209Hz:count_1\ and \FreqDiv209Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:s_1\' (cost = 6):
\FreqDiv209Hz:MODULE_4:g2:a0:s_1\ <= ((not \FreqDiv209Hz:count_0\ and \FreqDiv209Hz:count_1\)
	OR (not \FreqDiv209Hz:count_1\ and \FreqDiv209Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv209Hz:count_2\ and \FreqDiv209Hz:count_1\ and \FreqDiv209Hz:count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:s_2\' (cost = 9):
\FreqDiv252Hz:MODULE_3:g2:a0:s_2\ <= ((not \FreqDiv252Hz:count_1\ and \FreqDiv252Hz:count_2\)
	OR (not \FreqDiv252Hz:count_0\ and \FreqDiv252Hz:count_2\)
	OR (not \FreqDiv252Hz:count_2\ and \FreqDiv252Hz:count_1\ and \FreqDiv252Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:s_2\' (cost = 9):
\FreqDiv209Hz:MODULE_4:g2:a0:s_2\ <= ((not \FreqDiv209Hz:count_1\ and \FreqDiv209Hz:count_2\)
	OR (not \FreqDiv209Hz:count_0\ and \FreqDiv209Hz:count_2\)
	OR (not \FreqDiv209Hz:count_2\ and \FreqDiv209Hz:count_1\ and \FreqDiv209Hz:count_0\));

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 103 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv415Hz:not_last_reset\\D\ to L4
Aliasing \FreqDiv310Hz:not_last_reset\\D\ to L3
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[605] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[615] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[625] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[812] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[822] = zero[12]
Removing Lhs of wire \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[832] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1021] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1031] = zero[12]
Removing Lhs of wire \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1041] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1230] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1240] = zero[12]
Removing Lhs of wire \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1250] = zero[12]
Removing Lhs of wire \FreqDiv415Hz:not_last_reset\\D\[1383] = L4[110]
Removing Lhs of wire \FreqDiv310Hz:not_last_reset\\D\[1387] = L3[140]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Simon_Slave_Pioneer.cyprj" -dcpsoc3 Simon_Slave_Pioneer.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.349ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 17 July 2018 08:09:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\SVN\apps\trunk\Cypress Academy\PSoC-101\Projects\Team_Project\Simon\Simon_Slave_Pioneer\Simon_Slave_Pioneer.cydsn\Simon_Slave_Pioneer.cyprj -d CY8C4245AXI-483 Simon_Slave_Pioneer.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv415Hz:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv310Hz:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv252Hz:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv209Hz:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
Assigning clock ButtonRegClock to clock HFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'EZI2C_SCBCLK'. Signal=\EZI2C:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff7\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_2'. Signal=Net_564_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_972_ff9
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=18, Signal=Net_972_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=3, Signal=Net_672_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \EZI2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:sda(0)\__PA ,
            fb => Net_785 ,
            pad => \EZI2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:scl(0)\__PA ,
            fb => Net_784 ,
            pad => \EZI2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Button1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button1(0)__PA ,
            fb => B1 ,
            annotation => Net_826 ,
            pad => Button1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button2(0)__PA ,
            fb => B2 ,
            annotation => Net_86 ,
            pad => Button2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button3(0)__PA ,
            fb => B3 ,
            annotation => Net_831 ,
            pad => Button3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button4(0)__PA ,
            fb => B4 ,
            annotation => Net_833 ,
            pad => Button4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pin_input => L1 ,
            annotation => Net_57 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pin_input => L2 ,
            annotation => Net_58 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pin_input => L3 ,
            annotation => Net_59 ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pin_input => L4 ,
            annotation => Net_60 ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cheat(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Cheat(0)__PA ,
            annotation => Net_224 ,
            pad => Cheat(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_AWAKE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_AWAKE(0)__PA ,
            annotation => Net_29 ,
            pad => LED_AWAKE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SpeedPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SpeedPin(0)__PA ,
            analog_term => Net_135 ,
            pad => SpeedPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUZZER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BUZZER(0)__PA ,
            pin_input => Net_578 ,
            annotation => Net_226 ,
            pad => BUZZER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_B(0)__PA ,
            pin_input => Net_694 ,
            annotation => Net_601 ,
            pad => LED_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_G(0)__PA ,
            pin_input => Net_693 ,
            annotation => Net_599 ,
            pad => LED_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_R(0)__PA ,
            pin_input => Net_692 ,
            annotation => Net_597 ,
            pad => LED_R(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=L4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B4 * Net_99
        );
        Output = L4 (fanout=1)

    MacroCell: Name=L2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B2 * Net_101
        );
        Output = L2 (fanout=1)

    MacroCell: Name=L3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B3 * Net_100
        );
        Output = L3 (fanout=1)

    MacroCell: Name=Net_578, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_413 * !Net_405 * !Net_404 * !Net_1049 * !Net_422 * 
              !Net_563
        );
        Output = Net_578 (fanout=1)

    MacroCell: Name=L1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B1 * Net_102
        );
        Output = L1 (fanout=1)

    MacroCell: Name=Net_391, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              B2 * Net_101
        );
        Output = Net_391 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_385, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              B1 * Net_102
        );
        Output = Net_385 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_694, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_762 * Net_686
        );
        Output = Net_694 (fanout=1)

    MacroCell: Name=Net_693, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_762 * Net_750
        );
        Output = Net_693 (fanout=1)

    MacroCell: Name=Net_692, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_762 * Net_749
        );
        Output = Net_692 (fanout=1)

    MacroCell: Name=\FreqDiv415Hz:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B4 * Net_99
        );
        Output = \FreqDiv415Hz:not_last_reset\ (fanout=3)

    MacroCell: Name=Net_413, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              B4 * Net_99
            + \FreqDiv415Hz:not_last_reset\ * !Net_413 * 
              !\FreqDiv415Hz:count_1\
            + \FreqDiv415Hz:not_last_reset\ * !Net_413 * 
              \FreqDiv415Hz:count_0\
            + \FreqDiv415Hz:not_last_reset\ * !\FreqDiv415Hz:count_1\ * 
              \FreqDiv415Hz:count_0\
        );
        Output = Net_413 (fanout=2)

    MacroCell: Name=\FreqDiv415Hz:count_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !B4 * !\FreqDiv415Hz:not_last_reset\ * \FreqDiv415Hz:count_1\
            + !B4 * \FreqDiv415Hz:not_last_reset\ * !\FreqDiv415Hz:count_1\ * 
              \FreqDiv415Hz:count_0\
            + !Net_99 * !\FreqDiv415Hz:not_last_reset\ * 
              \FreqDiv415Hz:count_1\
            + !Net_99 * \FreqDiv415Hz:not_last_reset\ * 
              !\FreqDiv415Hz:count_1\ * \FreqDiv415Hz:count_0\
        );
        Output = \FreqDiv415Hz:count_1\ (fanout=3)

    MacroCell: Name=\FreqDiv415Hz:count_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !B4 * !\FreqDiv415Hz:not_last_reset\ * \FreqDiv415Hz:count_0\
            + !B4 * \FreqDiv415Hz:not_last_reset\ * !\FreqDiv415Hz:count_1\ * 
              !\FreqDiv415Hz:count_0\
            + !Net_99 * !\FreqDiv415Hz:not_last_reset\ * 
              \FreqDiv415Hz:count_0\
            + !Net_99 * \FreqDiv415Hz:not_last_reset\ * 
              !\FreqDiv415Hz:count_1\ * !\FreqDiv415Hz:count_0\
        );
        Output = \FreqDiv415Hz:count_0\ (fanout=3)

    MacroCell: Name=\FreqDiv310Hz:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B3 * Net_100
        );
        Output = \FreqDiv310Hz:not_last_reset\ (fanout=3)

    MacroCell: Name=Net_405, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              B3 * Net_100
            + \FreqDiv310Hz:not_last_reset\ * !Net_405 * 
              !\FreqDiv310Hz:count_0\
            + \FreqDiv310Hz:not_last_reset\ * !\FreqDiv310Hz:count_1\ * 
              \FreqDiv310Hz:count_0\
        );
        Output = Net_405 (fanout=2)

    MacroCell: Name=\FreqDiv310Hz:count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !B3 * \FreqDiv310Hz:not_last_reset\ * \FreqDiv310Hz:count_0\
            + B3 * Net_100 * \FreqDiv310Hz:count_1\
            + !Net_100 * \FreqDiv310Hz:not_last_reset\ * 
              \FreqDiv310Hz:count_0\
        );
        Output = \FreqDiv310Hz:count_1\ (fanout=2)

    MacroCell: Name=\FreqDiv310Hz:count_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              B3 * Net_100
            + !\FreqDiv310Hz:not_last_reset\ * !\FreqDiv310Hz:count_0\
            + \FreqDiv310Hz:not_last_reset\ * \FreqDiv310Hz:count_0\
        );
        Output = \FreqDiv310Hz:count_0\ (fanout=3)

    MacroCell: Name=\FreqDiv252Hz:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B2 * Net_101
        );
        Output = \FreqDiv252Hz:not_last_reset\ (fanout=4)

    MacroCell: Name=Net_404, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FreqDiv252Hz:not_last_reset\ * !Net_391 * !Net_404
            + \FreqDiv252Hz:not_last_reset\ * Net_404 * 
              !\FreqDiv252Hz:count_2\ * \FreqDiv252Hz:count_1\ * 
              !\FreqDiv252Hz:count_0\
            + !Net_391 * !Net_404 * \FreqDiv252Hz:count_2\ * 
              !\FreqDiv252Hz:count_1\ * !\FreqDiv252Hz:count_0\
            + Net_391 * Net_404
        );
        Output = Net_404 (fanout=2)

    MacroCell: Name=\FreqDiv252Hz:count_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              \FreqDiv252Hz:count_1\ * \FreqDiv252Hz:count_0\
            + \FreqDiv252Hz:not_last_reset\ * \FreqDiv252Hz:count_2\ * 
              !\FreqDiv252Hz:count_1\ * !\FreqDiv252Hz:count_0\
            + Net_391 * \FreqDiv252Hz:count_2\
        );
        Output = \FreqDiv252Hz:count_2\ (fanout=3)

    MacroCell: Name=\FreqDiv252Hz:count_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              \FreqDiv252Hz:count_0\
            + Net_391 * \FreqDiv252Hz:count_1\
        );
        Output = \FreqDiv252Hz:count_1\ (fanout=4)

    MacroCell: Name=\FreqDiv252Hz:count_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              \FreqDiv252Hz:count_0\
            + \FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              !\FreqDiv252Hz:count_2\ * !\FreqDiv252Hz:count_0\
            + \FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              \FreqDiv252Hz:count_1\ * !\FreqDiv252Hz:count_0\
        );
        Output = \FreqDiv252Hz:count_0\ (fanout=4)

    MacroCell: Name=\FreqDiv209Hz:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B1 * Net_102
        );
        Output = \FreqDiv209Hz:not_last_reset\ (fanout=4)

    MacroCell: Name=Net_1049, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FreqDiv209Hz:not_last_reset\ * !Net_385 * !Net_1049
            + \FreqDiv209Hz:not_last_reset\ * Net_1049 * 
              !\FreqDiv209Hz:count_2\ * \FreqDiv209Hz:count_1\ * 
              !\FreqDiv209Hz:count_0\
            + !Net_385 * !Net_1049 * \FreqDiv209Hz:count_2\ * 
              !\FreqDiv209Hz:count_1\ * \FreqDiv209Hz:count_0\
            + Net_385 * Net_1049
        );
        Output = Net_1049 (fanout=2)

    MacroCell: Name=\FreqDiv209Hz:count_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              \FreqDiv209Hz:count_2\
            + \FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              !\FreqDiv209Hz:count_2\ * \FreqDiv209Hz:count_1\ * 
              \FreqDiv209Hz:count_0\
            + !Net_385 * \FreqDiv209Hz:count_2\ * !\FreqDiv209Hz:count_0\
        );
        Output = \FreqDiv209Hz:count_2\ (fanout=3)

    MacroCell: Name=\FreqDiv209Hz:count_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              \FreqDiv209Hz:count_1\
            + \FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              !\FreqDiv209Hz:count_2\ * !\FreqDiv209Hz:count_1\ * 
              \FreqDiv209Hz:count_0\
            + !Net_385 * \FreqDiv209Hz:count_1\ * !\FreqDiv209Hz:count_0\
        );
        Output = \FreqDiv209Hz:count_1\ (fanout=3)

    MacroCell: Name=\FreqDiv209Hz:count_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              \FreqDiv209Hz:count_0\
            + \FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              !\FreqDiv209Hz:count_0\
        );
        Output = \FreqDiv209Hz:count_0\ (fanout=4)

    MacroCell: Name=Net_686, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_672_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_686 * Net_750 * !Net_749
        );
        Output = Net_686 (fanout=3)

    MacroCell: Name=Net_750, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_672_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_686 * !Net_750 * Net_749
        );
        Output = Net_750 (fanout=4)

    MacroCell: Name=Net_749, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_672_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_750 * !Net_749
        );
        Output = Net_749 (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Button_Reg:sts:sts_reg\
        PORT MAP (
            status_3 => B4 ,
            status_2 => B3 ,
            status_1 => B2 ,
            status_0 => B1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LEDreg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LEDreg:control_7\ ,
            control_6 => \LEDreg:control_6\ ,
            control_5 => \LEDreg:control_5\ ,
            control_4 => \LEDreg:control_4\ ,
            control_3 => Net_99 ,
            control_2 => Net_100 ,
            control_1 => Net_101 ,
            control_0 => Net_102 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00001111"
        }
        Clock Enable: True

    controlcell: Name =\Sleep_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Sleep_Reg:control_7\ ,
            control_6 => \Sleep_Reg:control_6\ ,
            control_5 => \Sleep_Reg:control_5\ ,
            control_4 => \Sleep_Reg:control_4\ ,
            control_3 => \Sleep_Reg:control_3\ ,
            control_2 => \Sleep_Reg:control_2\ ,
            control_1 => \Sleep_Reg:control_1\ ,
            control_0 => Net_762 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_767 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_sleep
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_fail
        PORT MAP (
            interrupt => Net_317 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   24 :   12 :   36 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   31 :    1 :   32 : 96.88 %
  Unique P-terms              :   53 :   11 :   64 : 82.81 %
  Total P-terms               :   62 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.252ms
Tech Mapping phase: Elapsed time ==> 0s.277ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\EZI2C:sda(0)\                      : [IOP=(3)][IoId=(1)]                
\EZI2C:scl(0)\                      : [IOP=(3)][IoId=(0)]                
Button1(0)                          : [IOP=(0)][IoId=(6)]                
Button2(0)                          : [IOP=(3)][IoId=(4)]                
Button3(0)                          : [IOP=(3)][IoId=(6)]                
Button4(0)                          : [IOP=(0)][IoId=(4)]                
\LCD:LCDPort(0)\                    : [IOP=(2)][IoId=(1)]                
\LCD:LCDPort(1)\                    : [IOP=(2)][IoId=(2)]                
\LCD:LCDPort(2)\                    : [IOP=(2)][IoId=(3)]                
\LCD:LCDPort(3)\                    : [IOP=(2)][IoId=(4)]                
\LCD:LCDPort(4)\                    : [IOP=(2)][IoId=(5)]                
\LCD:LCDPort(5)\                    : [IOP=(2)][IoId=(6)]                
\LCD:LCDPort(6)\                    : [IOP=(2)][IoId=(7)]                
LED1(0)                             : [IOP=(1)][IoId=(0)]                
LED2(0)                             : [IOP=(0)][IoId=(0)]                
LED3(0)                             : [IOP=(3)][IoId=(7)]                
LED4(0)                             : [IOP=(0)][IoId=(5)]                
Cheat(0)                            : [IOP=(0)][IoId=(7)]                
LED_AWAKE(0)                        : [IOP=(0)][IoId=(1)]                
SpeedPin(0)                         : [IOP=(2)][IoId=(0)]                
BUZZER(0)                           : [IOP=(3)][IoId=(5)]                
LED_B(0)                            : [IOP=(0)][IoId=(3)]                
LED_G(0)                            : [IOP=(0)][IoId=(2)]                
LED_R(0)                            : [IOP=(1)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\EZI2C:SCB\                         : SCB_[FFB(SCB,1)]                   
\ADC:cy_psoc4_sar\                  : SARADC_[FFB(SARADC,0)]             
SRSS                                : SRSS_[FFB(SRSS,0)]                 
\PWM_Fail:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,0)]               
\PWM_Pass:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1652630s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.485ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0050871 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_135 {
    p2_0
    SARMUX0_sw0
    sarmux_vplus
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p2_0                                             -> Net_135
  SARMUX0_sw0                                      -> Net_135
  sarmux_vplus                                     -> Net_135
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.63
                   Pterms :            7.00
               Macrocells :            3.88
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      12.75 :       7.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_404, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FreqDiv252Hz:not_last_reset\ * !Net_391 * !Net_404
            + \FreqDiv252Hz:not_last_reset\ * Net_404 * 
              !\FreqDiv252Hz:count_2\ * \FreqDiv252Hz:count_1\ * 
              !\FreqDiv252Hz:count_0\
            + !Net_391 * !Net_404 * \FreqDiv252Hz:count_2\ * 
              !\FreqDiv252Hz:count_1\ * !\FreqDiv252Hz:count_0\
            + Net_391 * Net_404
        );
        Output = Net_404 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv252Hz:count_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              \FreqDiv252Hz:count_0\
            + Net_391 * \FreqDiv252Hz:count_1\
        );
        Output = \FreqDiv252Hz:count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_578, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_413 * !Net_405 * !Net_404 * !Net_1049 * !Net_422 * 
              !Net_563
        );
        Output = Net_578 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_692, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_762 * Net_749
        );
        Output = Net_692 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_686, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_672_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_686 * Net_750 * !Net_749
        );
        Output = Net_686 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_750, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_672_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_686 * !Net_750 * Net_749
        );
        Output = Net_750 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_749, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_672_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_750 * !Net_749
        );
        Output = Net_749 (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1049, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FreqDiv209Hz:not_last_reset\ * !Net_385 * !Net_1049
            + \FreqDiv209Hz:not_last_reset\ * Net_1049 * 
              !\FreqDiv209Hz:count_2\ * \FreqDiv209Hz:count_1\ * 
              !\FreqDiv209Hz:count_0\
            + !Net_385 * !Net_1049 * \FreqDiv209Hz:count_2\ * 
              !\FreqDiv209Hz:count_1\ * \FreqDiv209Hz:count_0\
            + Net_385 * Net_1049
        );
        Output = Net_1049 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv209Hz:count_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              \FreqDiv209Hz:count_1\
            + \FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              !\FreqDiv209Hz:count_2\ * !\FreqDiv209Hz:count_1\ * 
              \FreqDiv209Hz:count_0\
            + !Net_385 * \FreqDiv209Hz:count_1\ * !\FreqDiv209Hz:count_0\
        );
        Output = \FreqDiv209Hz:count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_385, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              B1 * Net_102
        );
        Output = Net_385 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv209Hz:not_last_reset\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B1 * Net_102
        );
        Output = \FreqDiv209Hz:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv209Hz:count_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              \FreqDiv209Hz:count_2\
            + \FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              !\FreqDiv209Hz:count_2\ * \FreqDiv209Hz:count_1\ * 
              \FreqDiv209Hz:count_0\
            + !Net_385 * \FreqDiv209Hz:count_2\ * !\FreqDiv209Hz:count_0\
        );
        Output = \FreqDiv209Hz:count_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv209Hz:count_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              \FreqDiv209Hz:count_0\
            + \FreqDiv209Hz:not_last_reset\ * !Net_385 * 
              !\FreqDiv209Hz:count_0\
        );
        Output = \FreqDiv209Hz:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_694, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_762 * Net_686
        );
        Output = Net_694 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_693, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_762 * Net_750
        );
        Output = Net_693 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Sleep_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Sleep_Reg:control_7\ ,
        control_6 => \Sleep_Reg:control_6\ ,
        control_5 => \Sleep_Reg:control_5\ ,
        control_4 => \Sleep_Reg:control_4\ ,
        control_3 => \Sleep_Reg:control_3\ ,
        control_2 => \Sleep_Reg:control_2\ ,
        control_1 => \Sleep_Reg:control_1\ ,
        control_0 => Net_762 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv252Hz:count_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              \FreqDiv252Hz:count_0\
            + \FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              !\FreqDiv252Hz:count_2\ * !\FreqDiv252Hz:count_0\
            + \FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              \FreqDiv252Hz:count_1\ * !\FreqDiv252Hz:count_0\
        );
        Output = \FreqDiv252Hz:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv252Hz:count_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FreqDiv252Hz:not_last_reset\ * !Net_391 * 
              \FreqDiv252Hz:count_1\ * \FreqDiv252Hz:count_0\
            + \FreqDiv252Hz:not_last_reset\ * \FreqDiv252Hz:count_2\ * 
              !\FreqDiv252Hz:count_1\ * !\FreqDiv252Hz:count_0\
            + Net_391 * \FreqDiv252Hz:count_2\
        );
        Output = \FreqDiv252Hz:count_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_391, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              B2 * Net_101
        );
        Output = Net_391 (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv252Hz:not_last_reset\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B2 * Net_101
        );
        Output = \FreqDiv252Hz:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_405, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              B3 * Net_100
            + \FreqDiv310Hz:not_last_reset\ * !Net_405 * 
              !\FreqDiv310Hz:count_0\
            + \FreqDiv310Hz:not_last_reset\ * !\FreqDiv310Hz:count_1\ * 
              \FreqDiv310Hz:count_0\
        );
        Output = Net_405 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv310Hz:count_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !B3 * \FreqDiv310Hz:not_last_reset\ * \FreqDiv310Hz:count_0\
            + B3 * Net_100 * \FreqDiv310Hz:count_1\
            + !Net_100 * \FreqDiv310Hz:not_last_reset\ * 
              \FreqDiv310Hz:count_0\
        );
        Output = \FreqDiv310Hz:count_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv310Hz:count_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              B3 * Net_100
            + !\FreqDiv310Hz:not_last_reset\ * !\FreqDiv310Hz:count_0\
            + \FreqDiv310Hz:not_last_reset\ * \FreqDiv310Hz:count_0\
        );
        Output = \FreqDiv310Hz:count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=L3, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B3 * Net_100
        );
        Output = L3 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Button_Reg:sts:sts_reg\
    PORT MAP (
        status_3 => B4 ,
        status_2 => B3 ,
        status_1 => B2 ,
        status_0 => B1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\LEDreg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LEDreg:control_7\ ,
        control_6 => \LEDreg:control_6\ ,
        control_5 => \LEDreg:control_5\ ,
        control_4 => \LEDreg:control_4\ ,
        control_3 => Net_99 ,
        control_2 => Net_100 ,
        control_1 => Net_101 ,
        control_0 => Net_102 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00001111"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_413, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              B4 * Net_99
            + \FreqDiv415Hz:not_last_reset\ * !Net_413 * 
              !\FreqDiv415Hz:count_1\
            + \FreqDiv415Hz:not_last_reset\ * !Net_413 * 
              \FreqDiv415Hz:count_0\
            + \FreqDiv415Hz:not_last_reset\ * !\FreqDiv415Hz:count_1\ * 
              \FreqDiv415Hz:count_0\
        );
        Output = Net_413 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv415Hz:count_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !B4 * !\FreqDiv415Hz:not_last_reset\ * \FreqDiv415Hz:count_0\
            + !B4 * \FreqDiv415Hz:not_last_reset\ * !\FreqDiv415Hz:count_1\ * 
              !\FreqDiv415Hz:count_0\
            + !Net_99 * !\FreqDiv415Hz:not_last_reset\ * 
              \FreqDiv415Hz:count_0\
            + !Net_99 * \FreqDiv415Hz:not_last_reset\ * 
              !\FreqDiv415Hz:count_1\ * !\FreqDiv415Hz:count_0\
        );
        Output = \FreqDiv415Hz:count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv415Hz:not_last_reset\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B4 * Net_99
        );
        Output = \FreqDiv415Hz:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=L4, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B4 * Net_99
        );
        Output = L4 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv415Hz:count_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !B4 * !\FreqDiv415Hz:not_last_reset\ * \FreqDiv415Hz:count_1\
            + !B4 * \FreqDiv415Hz:not_last_reset\ * !\FreqDiv415Hz:count_1\ * 
              \FreqDiv415Hz:count_0\
            + !Net_99 * !\FreqDiv415Hz:not_last_reset\ * 
              \FreqDiv415Hz:count_1\
            + !Net_99 * \FreqDiv415Hz:not_last_reset\ * 
              !\FreqDiv415Hz:count_1\ * \FreqDiv415Hz:count_0\
        );
        Output = \FreqDiv415Hz:count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=L2, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B2 * Net_101
        );
        Output = L2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=L1, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B1 * Net_102
        );
        Output = L1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv310Hz:not_last_reset\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_972_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              B3 * Net_100
        );
        Output = \FreqDiv310Hz:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_sleep
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_767 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_fail
        PORT MAP (
            interrupt => Net_317 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pin_input => L2 ,
        annotation => Net_58 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_AWAKE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_AWAKE(0)__PA ,
        annotation => Net_29 ,
        pad => LED_AWAKE(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_G(0)__PA ,
        pin_input => Net_693 ,
        annotation => Net_599 ,
        pad => LED_G(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_B(0)__PA ,
        pin_input => Net_694 ,
        annotation => Net_601 ,
        pad => LED_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button4(0)__PA ,
        fb => B4 ,
        annotation => Net_833 ,
        pad => Button4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pin_input => L4 ,
        annotation => Net_60 ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button1(0)__PA ,
        fb => B1 ,
        annotation => Net_826 ,
        pad => Button1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Cheat(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Cheat(0)__PA ,
        annotation => Net_224 ,
        pad => Cheat(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pin_input => L1 ,
        annotation => Net_57 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_R(0)__PA ,
        pin_input => Net_692 ,
        annotation => Net_597 ,
        pad => LED_R(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SpeedPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SpeedPin(0)__PA ,
        analog_term => Net_135 ,
        pad => SpeedPin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:scl(0)\__PA ,
        fb => Net_784 ,
        pad => \EZI2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:sda(0)\__PA ,
        fb => Net_785 ,
        pad => \EZI2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button2(0)__PA ,
        fb => B2 ,
        annotation => Net_86 ,
        pad => Button2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BUZZER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BUZZER(0)__PA ,
        pin_input => Net_578 ,
        annotation => Net_226 ,
        pad => BUZZER(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button3(0)__PA ,
        fb => B3 ,
        annotation => Net_831 ,
        pad => Button3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pin_input => L3 ,
        annotation => Net_59 ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \EZI2C:Net_847_ff2\ ,
            ff_div_7 => \ADC:Net_1845_ff7\ ,
            ff_div_8 => Net_564_ff8 ,
            ff_div_9 => Net_972_ff9 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\EZI2C:SCB\
        PORT MAP (
            clock => \EZI2C:Net_847_ff2\ ,
            interrupt => Net_767 ,
            uart_tx => \EZI2C:tx_wire\ ,
            uart_rts => \EZI2C:rts_wire\ ,
            mosi_m => \EZI2C:mosi_m_wire\ ,
            select_m_3 => \EZI2C:select_m_wire_3\ ,
            select_m_2 => \EZI2C:select_m_wire_2\ ,
            select_m_1 => \EZI2C:select_m_wire_1\ ,
            select_m_0 => \EZI2C:select_m_wire_0\ ,
            sclk_m => \EZI2C:sclk_m_wire\ ,
            miso_s => \EZI2C:miso_s_wire\ ,
            i2c_scl => Net_784 ,
            i2c_sda => Net_785 ,
            tr_tx_req => Net_770 ,
            tr_rx_req => Net_769 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Pass:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_564_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_592 ,
            tr_overflow => Net_591 ,
            tr_compare_match => Net_593 ,
            line => Net_594 ,
            line_compl => Net_563 ,
            interrupt => Net_590 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_Fail:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_972_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_319 ,
            tr_overflow => Net_318 ,
            tr_compare_match => Net_320 ,
            line => Net_312 ,
            line_compl => Net_422 ,
            interrupt => Net_317 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_135 ,
            vminus => \ADC:mux_bus_minus_0\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff7\ ,
            sample_done => Net_794 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            eos_intr => Net_795 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_972_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_672_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: 
    SRSS Block @ F(SRSS,0): 
    m0s8srsscell: Name =SRSS
        PORT MAP (
            interrupt_wdt => WDT_INT_OUT );
        Properties:
        {
        }
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          LED2(0) | In(L2)
     |   1 |     * |      NONE |         CMOS_OUT |     LED_AWAKE(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |         LED_G(0) | In(Net_693)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |         LED_B(0) | In(Net_694)
     |   4 |     * |      NONE |      RES_PULL_UP |       Button4(0) | FB(B4)
     |   5 |     * |      NONE |         CMOS_OUT |          LED4(0) | In(L4)
     |   6 |     * |      NONE |      RES_PULL_UP |       Button1(0) | FB(B1)
     |   7 |     * |      NONE |      RES_PULL_UP |         Cheat(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   0 |     * |      NONE |         CMOS_OUT |          LED1(0) | In(L1)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |         LED_R(0) | In(Net_692)
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |      SpeedPin(0) | Analog(Net_135)
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   7 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+----------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |   \EZI2C:scl(0)\ | FB(Net_784)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |   \EZI2C:sda(0)\ | FB(Net_785)
     |   4 |     * |      NONE |      RES_PULL_UP |       Button2(0) | FB(B2)
     |   5 |     * |      NONE |         CMOS_OUT |        BUZZER(0) | In(Net_578)
     |   6 |     * |      NONE |      RES_PULL_UP |       Button3(0) | FB(B3)
     |   7 |     * |      NONE |         CMOS_OUT |          LED3(0) | In(L3)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.149ms
Digital Placement phase: Elapsed time ==> 1s.544ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\gjl\Documents\PSoC Creator\4.2\Devices\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Simon_Slave_Pioneer_r.vh2" --pcf-path "Simon_Slave_Pioneer.pco" --des-name "Simon_Slave_Pioneer" --dsf-path "Simon_Slave_Pioneer.dsf" --sdc-path "Simon_Slave_Pioneer.sdc" --lib-path "Simon_Slave_Pioneer_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.317ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Simon_Slave_Pioneer_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.666ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.973ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.974ms
API generation phase: Elapsed time ==> 4s.636ms
Dependency generation phase: Elapsed time ==> 0s.058ms
Cleanup phase: Elapsed time ==> 0s.011ms
