// Seed: 372792522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic   id_4;
  supply0 id_5;
  assign id_3 = id_5[1'b0 : 1];
  type_0 id_6 (
      .id_0(1),
      .id_1(id_5),
      .id_2(id_1 == 1'd0),
      .id_3(1 ^ id_4)
  );
  logic
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40;
  logic id_41 = id_22;
  assign id_4 = 1;
endmodule
