$date
	Wed Oct 26 18:09:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module lsr $end
$var wire 1 " nq $end
$var wire 1 ! q $end
$var wire 1 # r $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
1"
0!
$end
#1
0#
#2
1!
0"
1$
#3
0$
#5
1"
0!
1#
#6
0"
1$
#8
