// Seed: 938471252
module module_0 (
    input  wire  id_0,
    output tri0  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    output wor   id_5,
    input  tri0  id_6,
    input  uwire id_7,
    input  wor   id_8,
    output wire  id_9,
    output tri1  id_10
);
  assign id_9 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri1  id_1,
    input  tri   id_2,
    output logic id_3
);
  wire id_5;
  always @(1 or id_0) begin
    id_3 <= 1 ^ 1'b0;
  end
  module_0(
      id_0, id_1, id_2, id_0, id_1, id_1, id_0, id_0, id_0, id_1, id_1
  );
endmodule
