INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/tag_ram/sim/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/ip/bank_ram/sim/bank_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bank_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v" into library xil_defaultlib
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:21]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:21]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:22]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:22]
INFO: [VRFC 10-311] analyzing module DCache
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dirty' is not allowed [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:148]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:65]
WARNING: [VRFC 10-3380] identifier 'hit_way0' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:140]
WARNING: [VRFC 10-3380] identifier 'current_state' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:152]
WARNING: [VRFC 10-3380] identifier 'hit_way1_reg' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:153]
WARNING: [VRFC 10-3380] identifier 'read_success' is used before its declaration [C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/DCache.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sources_1/new/TLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/NSCSCC/Project/ICache/ICache.srcs/sim_1/new/DCache_sim_dirty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCache_sim_dirty
