<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Arad_Roozbeh_Final_9434005_9531424.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="AC.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="AR.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CPU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CPU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CPU.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CR.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CR.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Control_Unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Control_Unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Control_Unit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Control_Unit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_Unit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control_Unit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Control_Unit.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Control_Unit.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Control_Unit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Control_Unit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Control_Unit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Control_Unit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DECODER_2to4.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECODER_3to8.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DECODER_3to8.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DECODER_3to8.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DECODER_3to8.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DECODER_4to16.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="E.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="FF.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="INP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="INP.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="INP.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="INP.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="INVERTER_8bit.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MAR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MAR.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MAR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MAR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MBR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MBR.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MBR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MBR.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX_2to1_10bit.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2to1_16bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_2to1_16bit.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX_2to1_16bit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_2to1_16bit.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX_4to1_8bit.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MUX_8to1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MUX_8to1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MUX_8to1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MUX_8to1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_8to1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_8to1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MUX_8to1.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX_8to1.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MUX_8to1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MUX_8to1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MUX_8to1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OPR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="OPR.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="OPR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="OPR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OUTR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="OUTR.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="OUTR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="OUTR.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PC.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="alu.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="common_bus.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="common_bus.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="common_bus.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="common_bus.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="common_bus.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="common_bus.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="common_bus.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="common_bus.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="common_bus_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="common_bus_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memory.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="memory.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memory.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Control_Unit_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/Control_Unit_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/MUX_8to1_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/MUX_8to1_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/alu_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/alu_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/common_bus_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/common_bus_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequence_counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sequence_counter.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="sequence_counter.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sequence_counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1531450667" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1531450667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531476464" xil_pn:in_ck="736261294073415207" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1531476464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AC.vhd"/>
      <outfile xil_pn:name="AR.vhd"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="CR.vhd"/>
      <outfile xil_pn:name="Control_Unit.vhd"/>
      <outfile xil_pn:name="DECODER_2to4.vhd"/>
      <outfile xil_pn:name="DECODER_3to8.vhd"/>
      <outfile xil_pn:name="DECODER_4to16.vhd"/>
      <outfile xil_pn:name="FF.vhd"/>
      <outfile xil_pn:name="INP.vhd"/>
      <outfile xil_pn:name="INVERTER_8bit.vhd"/>
      <outfile xil_pn:name="MAR.vhd"/>
      <outfile xil_pn:name="MBR.vhd"/>
      <outfile xil_pn:name="MUX_2to1_10bit.vhd"/>
      <outfile xil_pn:name="MUX_2to1_16bit.vhd"/>
      <outfile xil_pn:name="MUX_4to1_8bit.vhd"/>
      <outfile xil_pn:name="MUX_8to1.vhd"/>
      <outfile xil_pn:name="OPR.vhd"/>
      <outfile xil_pn:name="OUTR.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="cpu_test.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="sequence_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1531450671" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4434870115928851094" xil_pn:start_ts="1531450671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531450671" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5791985556160388430" xil_pn:start_ts="1531450671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531450671" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4615830493827027565" xil_pn:start_ts="1531450671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531476464" xil_pn:in_ck="736261294073415207" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1531476464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AC.vhd"/>
      <outfile xil_pn:name="AR.vhd"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="CR.vhd"/>
      <outfile xil_pn:name="Control_Unit.vhd"/>
      <outfile xil_pn:name="DECODER_2to4.vhd"/>
      <outfile xil_pn:name="DECODER_3to8.vhd"/>
      <outfile xil_pn:name="DECODER_4to16.vhd"/>
      <outfile xil_pn:name="FF.vhd"/>
      <outfile xil_pn:name="INP.vhd"/>
      <outfile xil_pn:name="INVERTER_8bit.vhd"/>
      <outfile xil_pn:name="MAR.vhd"/>
      <outfile xil_pn:name="MBR.vhd"/>
      <outfile xil_pn:name="MUX_2to1_10bit.vhd"/>
      <outfile xil_pn:name="MUX_2to1_16bit.vhd"/>
      <outfile xil_pn:name="MUX_4to1_8bit.vhd"/>
      <outfile xil_pn:name="MUX_8to1.vhd"/>
      <outfile xil_pn:name="OPR.vhd"/>
      <outfile xil_pn:name="OUTR.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="cpu_test.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="sequence_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1531476469" xil_pn:in_ck="736261294073415207" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2805029009167249705" xil_pn:start_ts="1531476464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1531476470" xil_pn:in_ck="7233179109484916581" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4925071806236459146" xil_pn:start_ts="1531476469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1531450700" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1531450700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531450700" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3583108040868881597" xil_pn:start_ts="1531450700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531450700" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4615830493827027565" xil_pn:start_ts="1531450700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531450700" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1531450700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531450700" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7140285439900407413" xil_pn:start_ts="1531450700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531450700" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1531450700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531450700" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7131270406715971043" xil_pn:start_ts="1531450700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531477782" xil_pn:in_ck="-4781123910770541840" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="1391456281649049981" xil_pn:start_ts="1531476552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="CPU.lso"/>
      <outfile xil_pn:name="CPU.ngc"/>
      <outfile xil_pn:name="CPU.ngr"/>
      <outfile xil_pn:name="CPU.prj"/>
      <outfile xil_pn:name="CPU.stx"/>
      <outfile xil_pn:name="CPU.syr"/>
      <outfile xil_pn:name="CPU.xst"/>
      <outfile xil_pn:name="CPU_vhdl.prj"/>
      <outfile xil_pn:name="CPU_xst.xrpt"/>
      <outfile xil_pn:name="Control_Unit.ngr"/>
      <outfile xil_pn:name="MUX_8to1.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu.ngr"/>
      <outfile xil_pn:name="cpu_test_beh.prj"/>
      <outfile xil_pn:name="cpu_test_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1531450704" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5212145339489411936" xil_pn:start_ts="1531450704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531477787" xil_pn:in_ck="-375094131367066465" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7495083727796527067" xil_pn:start_ts="1531477782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.bld"/>
      <outfile xil_pn:name="CPU.ngd"/>
      <outfile xil_pn:name="CPU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1531477790" xil_pn:in_ck="89761765039" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1531477787">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_map.map"/>
      <outfile xil_pn:name="CPU_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
