Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Fri Nov 16 12:20:39 2018
| Host         : SIRAWIT-DELL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_test_control_sets_placed.rpt
| Design       : display_test
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             124 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------+------------------+------------------+----------------+
|   Clock Signal   |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-----------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG | i1              | data[6]_i_1_n_0  |                1 |              2 |
|  clock_IBUF_BUFG | select4_out     | select2_out      |                1 |              2 |
|  clock_IBUF_BUFG | data[6]_i_1_n_0 |                  |                1 |              4 |
|  clock_IBUF_BUFG | data[6]_i_1_n_0 | data[5]_i_1_n_0  |                1 |             10 |
|  clock_IBUF_BUFG | i[0]_i_1_n_0    |                  |                7 |             56 |
|  clock_IBUF_BUFG | select4_out     |                  |                8 |             64 |
+------------------+-----------------+------------------+------------------+----------------+


