<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver trafgen v3_2: XTrafGen_PRamCmd Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XTrafGen_PRamCmd Struct Reference</h1><!-- doxytag: class="XTrafGen_PRamCmd" -->
<p><code>#include &lt;xtrafgen.h&gt;</code></p>

<p><a href="struct_x_traf_gen___p_ram_cmd-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a7280f3150d2489ac8e243999d598a615">OpCntl0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a7a2a616de2b96ebb0f7cd26ea547790d">OpCntl1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a8b77d85f3ace7b81c2fea480573ad818">OpCntl2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a8a767b1c623f144b914c00745829d6c4">AddrMode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a136c084bd4f0aa1a701b861cd8c21056">IntervalMode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a56036b5629d83c70ae9381590eeb47c5">IdMode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a1bc73bc28457bc97a12fcbcce88fa077">Opcode</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Parameter Ram word fields </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a8a767b1c623f144b914c00745829d6c4"></a><!-- doxytag: member="XTrafGen_PRamCmd::AddrMode" ref="a8a767b1c623f144b914c00745829d6c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a8a767b1c623f144b914c00745829d6c4">XTrafGen_PRamCmd::AddrMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address mode </p>

</div>
</div>
<a class="anchor" id="a56036b5629d83c70ae9381590eeb47c5"></a><!-- doxytag: member="XTrafGen_PRamCmd::IdMode" ref="a56036b5629d83c70ae9381590eeb47c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a56036b5629d83c70ae9381590eeb47c5">XTrafGen_PRamCmd::IdMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Id mode </p>

</div>
</div>
<a class="anchor" id="a136c084bd4f0aa1a701b861cd8c21056"></a><!-- doxytag: member="XTrafGen_PRamCmd::IntervalMode" ref="a136c084bd4f0aa1a701b861cd8c21056" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a136c084bd4f0aa1a701b861cd8c21056">XTrafGen_PRamCmd::IntervalMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interval mode </p>

</div>
</div>
<a class="anchor" id="a7280f3150d2489ac8e243999d598a615"></a><!-- doxytag: member="XTrafGen_PRamCmd::OpCntl0" ref="a7280f3150d2489ac8e243999d598a615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a7280f3150d2489ac8e243999d598a615">XTrafGen_PRamCmd::OpCntl0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control field 0 </p>

</div>
</div>
<a class="anchor" id="a7a2a616de2b96ebb0f7cd26ea547790d"></a><!-- doxytag: member="XTrafGen_PRamCmd::OpCntl1" ref="a7a2a616de2b96ebb0f7cd26ea547790d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a7a2a616de2b96ebb0f7cd26ea547790d">XTrafGen_PRamCmd::OpCntl1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control field 1 </p>

</div>
</div>
<a class="anchor" id="a8b77d85f3ace7b81c2fea480573ad818"></a><!-- doxytag: member="XTrafGen_PRamCmd::OpCntl2" ref="a8b77d85f3ace7b81c2fea480573ad818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a8b77d85f3ace7b81c2fea480573ad818">XTrafGen_PRamCmd::OpCntl2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control field 2 </p>

</div>
</div>
<a class="anchor" id="a1bc73bc28457bc97a12fcbcce88fa077"></a><!-- doxytag: member="XTrafGen_PRamCmd::Opcode" ref="a1bc73bc28457bc97a12fcbcce88fa077" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#a1bc73bc28457bc97a12fcbcce88fa077">XTrafGen_PRamCmd::Opcode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Opcode </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xtrafgen_8h.html">xtrafgen.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

