# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lic_noqueue -l base_test.log -do "run -all; exit" "+UVM_VERBOSITY=UVM_HIGH" "+TEST_NAME=base_test" -voptargs="+acc" tb_top 
# Start time: 15:34:20 on Jun 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.apb_if(fast)
# Loading work.apb_register_block(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_if(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /tb_top_sv_unit File: ../tb/apb_monitor.sv Line: 22
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /tb_top_sv_unit::apb_driver File: ../tb/apb_driver.sv Line: 17
# Loading /cadtools/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test...
# REGMODEL type: apb_reg_block
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# Before write method
# after drive
# UVM_INFO @ 10065: reporter [RegModel] Wrote register via map regmodel.reg_map: regmodel.config_m=0x707
# after drive
# UVM_INFO @ 20085: reporter [RegModel] Read  register via map regmodel.reg_map: regmodel.config_m=707
# UVM_INFO ../tb/apb_test.sv(33) @ 20085: uvm_test_top [debug] mirror_value = 0000000000000707, read value = 0707
# After write method
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 120085: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [RegModel]     2
# [TEST_DONE]     1
# [debug]     1
# ** Note: $finish    : /cadtools/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 120085 ns  Iteration: 54  Instance: /tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /cadtools/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  exit
add wave -position insertpoint  \
sim:/tb_top/dut/PCLK \
sim:/tb_top/dut/PRESETn \
sim:/tb_top/dut/PWRITE \
sim:/tb_top/dut/PADDR \
sim:/tb_top/dut/PWDATA \
sim:/tb_top/dut/PRDATA \
sim:/tb_top/dut/config_reg
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading mtiUvm.uvm_pkg
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.apb_if(fast)
# Loading work.apb_register_block(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_if(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /tb_top_sv_unit File: ../tb/apb_monitor.sv Line: 22
# ** Warning: (vsim-3764) Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /tb_top_sv_unit::apb_driver File: ../tb/apb_driver.sv Line: 17
# Loading /cadtools/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test...
# REGMODEL type: apb_reg_block
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# Before write method
# after drive
# UVM_INFO @ 10065: reporter [RegModel] Wrote register via map regmodel.reg_map: regmodel.config_m=0x707
# after drive
# UVM_INFO @ 20085: reporter [RegModel] Read  register via map regmodel.reg_map: regmodel.config_m=707
# UVM_INFO ../tb/apb_test.sv(33) @ 20085: uvm_test_top [debug] mirror_value = 0000000000000707, read value = 0707
# After write method
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 120085: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [RegModel]     2
# [TEST_DONE]     1
# [debug]     1
# ** Note: $finish    : /cadtools/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 120085 ns  Iteration: 54  Instance: /tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /cadtools/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 15:36:32 on Jun 19,2025, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
