[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADM3061EARMZ production of ANALOG DEVICES from the text:Data Sheet\nADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\n3.0 V to 5.5 V, ±12 kV IEC ESD Protected, 500 kbps/50 Mbps RS-485 Transceivers\nRev. H\nDOCUMENT FEEDBACK\n \nTECHNICAL SUPPORTInformation furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog\nDevices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to\nchange without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and\nregistered trademarks are the property of their respective owners.FEATURES\n►TIA/EIA RS-485 compliant over full supply range\n►3.0 V to 5.5 V operating voltage range on VCC\n►1.62 V to 5.5 V VIO logic supply option available\n►ESD protection on the bus pins\n►IEC 61000-4-2 ≥ ±12 kV contact discharge\n►IEC 61000-4-2 ≥ ±12 kV air discharge\n►HBM ≥ ±30 kV\n►Full hot swap support (glitch free power-up/power-down)\n►High speed 50 Mbps data rate (ADM3065E/ADM3066E/\nADM3067E/ADM3068E)\n►Low speed 500 kbps data rate for long cables (ADM3061E/\nADM3062E/ADM3063E/ADM3064E)\n►Full receiver short-circuit, open circuit, and bus idle fail-safe\n►Extended temperature range up to 125°C\n►PROFIBUS compliant at VCC ≥ 4.5 V\n►Half-duplex and full duplex models available\n►Allows connection of up to 128 transceivers onto the bus\n►Space-saving package options\n►10-lead, 3 mm × 3 mm LFCSP\n►8-lead and 10-lead, 3 mm × 3 mm MSOP\n►8-lead and 14-lead, narrow-body SOIC\nAPPLICATIONS\n►Industrial fieldbuses\n►Process control\n►Building automation\n►PROFIBUS networks\n►Motor control servo drives and encodersFUNCTIONAL BLOCK DIAGRAMS\nFigure 1. ADM3061E/ADM3065E Functional Block Diagram\nFigure 2. ADM3063E/ADM3067E Functional Block Diagram\nFigure 3. ADM3062E/ADM3066E Functional Block Diagram\nFigure 4. ADM3064E/ADM3068E Functional Block Diagram\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nTABLE OF CONTENTS\nanalog.com Rev. H | 2 of 25Features................................................................ 1\nApplications........................................................... 1\nFunctional Block Diagrams....................................1\nGeneral Description...............................................3\nSpecifications........................................................ 4\nTiming Specifications......................................... 5\nAbsolute Maximum Ratings...................................8\nThermal Resistance........................................... 8\nESD Caution.......................................................8\nPin Configurations and Function Descriptions.......9\nTypical Performance Characteristics...................13\nTest Circuits.........................................................17\nTheory of Operation.............................................18IEC ESD Protected RS-485............................. 18\nHigh Driver Differential Output Voltage............ 18\nIEC 61000-4-2 ESD Protection........................ 18\nTruth Tables......................................................18\nReceiver Fail-Safe............................................19\nHot Swap Capability.........................................19\n128 Transceivers on the Bus............................19\nDriver Output Protection...................................19\nApplications Information...................................... 20\nIsolated High Speed RS-485 Node.................. 21\nOutline Dimensions............................................. 22\nOrdering Guide.................................................23\nEvaluation Boards............................................ 24\nREVISION HISTORY\n3/2022—Rev. G to Rev. H\nChanges to Figure 4........................................................................................................................................ 1\nChanges to Isolated High Speed RS-485 Node Section and Figure 48........................................................ 21\nUpdated Outline Dimensions......................................................................................................................... 23\nChanges to Ordering Guide...........................................................................................................................23\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nGENERAL DESCRIPTION\nanalog.com Rev. H | 3 of 25The ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/\nADM3066E/ADM3067E/ADM3068E  are 3.0 V to 5.5 V, IEC electro-\nstatic discharge (ESD) protected RS-485 transceivers, allowing the\ndevices to withstand ±12 kV contact discharges on the transceiver\nbus pins without latch-up or damage. The ADM3062E/ADM3064E/\nADM3066E/ADM3068E feature a VIO logic supply pin that allows a\nflexible digital interface capable of operating as low as 1.62 V.\nThe ADM3065E/ADM3066E/ADM3067E/ADM3068E are suitable\nfor high speed, 50 Mbps, bidirectional data communication on mul-\ntipoint bus transmission lines. ADM3061E/ADM3062E/ADM3063E/\nADM3064E/ADM3065E/ADM3066E/ADM3067E/ADM3068E  fea-\nture a 1/4 unit load input impedance that allows up to 128\ntransceivers on a bus. The ADM3061E/ADM3062E/ADM3063E/\nADM3064E models offer all of the same features as the\nADM3065E/ADM3066E/ ADM3067E/ADM3068E models at a low\n500 kbps data rate that is suitable for operation over long cable\nruns.\nThe ADM3061E/ADM3062E/ADM3065E/ADM3066E are half-du-\nplex RS-485 transceivers, fully compliant to the PROFIBUS® stand-\nard with increased 2.1 V bus differential voltage at VCC ≥ 4.5 V.\nThe ADM3063E/ADM3064E/ADM3067E/ADM3068E are full duplex\nRS-485 transceiver options.The RS-485 transceivers are available in a number of space-sav-\ning packages, including the 10-lead, 3 mm × 3 mm lead frame\nchip-scale package (LFCSP); the 8 ‑lead or 10-lead, 3 mm × 3 mm\nmini small outline package (MSOP); and the 8-lead or 14-lead,\nnarrow-body standard small outline packages (SOIC_N). Models\nwith operating temperature ranges of −40°C to +125°C and −40°C\nto +85°C are available.\nExcessive power dissipation caused by bus contention or by output\nshorting is prevented by a thermal shutdown circuit. If a significant\ntemperature increase is detected in the internal driver circuitry\nduring fault conditions, this feature forces the driver output into a\nhigh impedance state.\nThe ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/\nADM3066E/ADM3067E/ADM3068E  guarantee a logic high receiver\noutput when the receiver inputs are shorted, open, or connected to\na terminated transmission line with all drivers disabled.\nTable 2  presents an overview of\nthe ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/\nADM3066E/ADM3067E/ADM3068E  data rate capability across\ntemperature, power supply, and package options. Refer to the\nEvaluation Boards  section for model numbering.\nTable 1. Generic Description Table\nDevice No. Duplex Maximum Data Rate VIO Logic Supply Available Temperature Range Packages Available\nADM3061E Half 500 kbps1No\nA grade: −40°C to +85°C\nB grade: −40°C to +125°C8 ‑lead SOIC_N, 8-lead MSOP\nADM3062E Half 500 kbps1Yes 10 ‑lead MSOP, 10-lead LFCSP\nADM3063E Full 500 kbps1No 14-lead SOIC_N\nADM3064E Full 500 kbps1Yes 14-lead SOIC_N\nADM3065E Half 50 Mbps No 8 ‑lead SOIC_N, 8-lead MSOP\nADM3066E Half 50 Mbps Yes 10 ‑lead MSOP, 10-lead LFCSP\nADM3067E Full 50 Mbps No 14-lead SOIC_N\nADM3068E Full 50 Mbps Yes 14-lead SOIC_N\n1Driver outputs are slew rate limited to minimize common-mode emissions over long cable runs.\nTable 2. Summary of the ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/ADM3066E/ADM3067E/ADM3068E  Operating Conditions—Data Rate Capability\nAcross Temperature, Power Supply, and Package\nMaximum Data Rate1Maximum VCC (V) Maximum Temperature Package Description\n50 Mbps 5.5 −40°C to +125°C 10-lead LFCSP\n50 Mbps 5.5 −40°C to +105°C 8-lead SOIC_N, 8 ‑lead MSOP, 10 ‑lead MSOP, and 14-lead SOIC_N\n50 Mbps 3.6 −40°C to +125°C 8-lead SOIC_N, 8 ‑lead MSOP, 10 ‑lead MSOP, and 14-lead SOIC_N\n500 kbps 5.5 −40°C to +125°C 8-lead SOIC_N, 8 ‑lead MSOP, 10 ‑lead MSOP, 10-lead LFCSP, and 14-lead\nSOIC_N\n1The ADM3065E/ADM3066E/ADM3067E/ADM3068E data input (DI) transmits 50 Mbps (or 500 kbps for the ADM3061E/ADM3062E/ADM3063E/ADM3064E) clock data,\nand the ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/ADM3066E/ADM3067E/ADM3068E  driver enable (DE) is enabled for 50% of the DI transmit time.\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nSPECIFICATIONS\nanalog.com Rev. H | 4 of 25VCC = 3.0 V to 5.5 V, VIO = 1.62 V to VCC (ADM3062E/ADM3064E/ADM3066E/ADM3068E), TA = TMIN (−40°C) to TMAX (+125°C), unless\notherwise noted. All typical specifications are at TA = 25°C, VIO = VCC = 3.3 V, unless otherwise noted.\nTable 3.\nParameter Symbol Min Typ Max Unit Test Conditions/Comments\nPOWER SUPPLY\nNo Load Supply Current ICC 3.5 7.5 mA DE = VIO1, RE = 0 V\n3.5 7.5 mA DE = VIO, RE = VIO\n3 4.5 mA DE = 0 V, RE = 0 V\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nSupply Current, Data Rate = 50 MbpsICC 107 172 mA Load resistance (RL) = 54 Ω , DE = VIO, RE = 0 V (VCC ≥\n4.5 V)\n67 75 mA RL = 54 Ω , DE = VIO, RE = 0 V (VCC = 3.0 V)\nADM3061E/ADM3062E/ADM3063E/ADM3064E\nSupply Current, Data Rate = 500 kbpsICC 100 165 mA RL = 54 Ω , DE = VIO, RE = 0 V (VCC ≥ 4.5 V)\n56 74 mA RL = 54 Ω , DE = VIO, RE = 0 V (VCC = 3.0 V)\nSupply Current in Shutdown Mode ISHDN 210 450 µA DE = 0 V, RE = VIO\nVIO Shutdown Current2IIOSHDN 1 50 µA DE = 0 V, RE = VIO\nDRIVER\nDifferential Outputs\nOutput Voltage, Loaded |VOD2| 2.0 2.5 VCC V VCC ≥ 3.0 V, RL = 50 Ω , see Figure 38\n|VOD2| 1.5 2.1 VCC V VCC ≥ 3.0 V, RL = 27 Ω ( RS-485), see Figure 38\n|VOD2| 2.1 3.5 VCC V VCC ≥ 4.5 V, RL = 50 Ω , see Figure 38\n|VOD2| 2.1 3 VCC V VCC ≥ 4.5 V, RL = 27 Ω ( RS-485), see Figure 38\n|VOD3| 1.5 2.1 VCC V VCC ≥ 3.0 V, −7 V ≤ common-mode voltage (VCM) ≤ +12 V,\nsee Figure 39\n|VOD3| 2.1 3 VCC V VCC ≥ 4.5 V, −7 V ≤ VCM ≤ +12 V, see Figure 39\nChange in Differential Input Voltage for ∆|VOD| 0.2 V RL = 27 Ω  or 50 Ω, see Figure 38\nComplementary Output States\nCommon-Mode Output Voltage VOC 1.6 3.0 V RL = 27 Ω  or 50 Ω, see Figure 38\nChange in Common-Mode Voltage for ∆|VOC| 0.2 V RL = 27 Ω  or 50 Ω, see Figure 38\nComplementary Output States\nOutput Short-Circuit Current IOS −250 +250 mA −7 V < output voltage (VOUT) < +12 V\nOutput Leakage (Y, Z)3IO +100 µA DE = 0 V, RE = 0 V, VCC = 0 V or 3.6 V, input voltage (VIN)\n= 12 V\n−100 µA DE = 0 V, RE = 0 V, VCC = 0 V or 3.6 V, VIN = −7 V\nLogic Inputs (DE, RE, DI)\nInput Voltage\nLow VIL 0.33 × VIOV DE, RE, DI, 1.62 V ≤ VIO ≤ 5.5 V\nHigh VIH 0.67 × VIO V DE, RE, DI, 1.62 V ≤ VIO ≤ 5.5 V\nInput Current II −2 +2 µA DE, RE, DI, 1.62 V ≤ VIO ≤ 5.5 V, 0 V ≤ VIN ≤ VIO\nRECEIVER\nDifferential Inputs\nDifferential Input Threshold Voltage VTH −200 −125 −30 mV −7 V < VCM < +12 V\nInput Voltage Hysteresis VHYS 30 mV −7 V < VCM < +12 V\nInput Current (A, B) II 0.1 0.25 mA DE = 0 V, VCC = powered/unpowered, VIN = 12 V\n−0.20 −0.1 mA DE = 0 V, VCC = powered/unpowered, VIN = −7 V\nLine Input Resistance RIN 48 96 kΩ −7 V ≤ VCM ≤ +12 V\nLogic Outputs\nOutput Voltage\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nSPECIFICATIONS\nanalog.com Rev. H | 5 of 25Table 3.\nParameter Symbol Min Typ Max Unit Test Conditions/Comments\nLow VOL 0.4 V VIO = 3.6 V, output current (IOUT) = 2 mA,\nVID4 ≤ −0.2 V\n0.4 V VIO = 2.7 V, IOUT = 1 mA, VID ≤ −0.2 V2\n0.2 V VIO = 1.95 V, IOUT = +500 µA, VID ≤ −0.2 V2\nHigh VOH 2.4 V VIO = 3.0 V, IOUT = −2 mA, VID ≥ −0.03 V\n2.0 V VIO = 2.3 V, IOUT = −1 mA, VID ≥ −0.03 V2\nVIO − 0.2 V VIO = 1.65 V, IOUT = −500 µA, VID ≥ −0.03 V2\nShort-Circuit Current 85 mA VOUT = GND or VIO\nThree-State Output Leakage IOZR ±2 µA RO pin = 0 V or VIO\n1VIO = VCC for ADM3061E/ADM3063E/ADM3065E/ADM3067E.\n2ADM3062E/ADM3064E/ADM3066E/ADM3068E only.\n3ADM3063E/ADM3064E/ADM3067E/ADM3068E only.\n4VID is the receiver input differential voltage.\nTIMING SPECIFICATIONS\nADM3061E/ADM3062E/ADM3063E/ADM3064E\nVCC = 3.0 V to 5.5 V, VIO = 1.62 V to VCC (ADM3062E/ADM3064E), TA = TMIN (−40°C) to TMAX (+125°C), unless otherwise noted. All typical\nspecifications are at TA = 25°C, VIO = VCC = 3.3 V, unless otherwise noted.\nTable 4.\nParameter Symbol Min Typ Max Unit Test Conditions/Comments\nDRIVER\nMaximum Data Rate1500 kbps\nPropagation Delay tDPLH, tDPHL 220 800 ns RLDIFF capacitor = 54 Ω, CL1 capacitor = CL2 capacitor = 100 pF,\nsee Figure 5  and Figure 40\nSkew tDSKEW 5 100 ns RLDIFF = 54 Ω , CL1 = CL2 = 100 pF, see Figure 5  and Figure 40\nRise/Fall Times tDR, tDF 120 300 800 ns RLDIFF = 54 Ω , CL1 = CL2 = 100 pF, see Figure 5  and Figure 40\nEnable to Output High tDZH 100 1000 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nEnable to Output Low tDZL 100 1000 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nDisable Time from Low tDLZ 350 2000 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nDisable Time from High tDHZ 600 2000 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nEnable Time from Shutdown to High tDZH(SHDN)2550 2000 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nEnable Time from Shutdown to Low tDZL(SHDN)2550 2000 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nRECEIVER\nMaximum Data Rate 500 kbps\nPropagation Delay tRPLH, tRPHL 200 ns CL = 15 pF, |VID| ≥ 1.5 V, VCM = 1.5 V, see Figure 7  and Figure 42\nSkew/Pulse Width Distortion tRSKEW 50 ns CL = 15 pF, |VID| ≥ 1.5 V, VCM = 1.5 V, see Figure 7  and Figure 42\nEnable to Output High tRZH 10 50 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, DE high, see Figure 8  and\nFigure 44\nEnable to Output Low tRZL 10 50 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, DE high, see Figure 8  and\nFigure 44\nDisable Time from Low tRLZ 10 50 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, see Figure 8  and Figure 44\nDisable Time from High tRHZ 10 50 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, see Figure 8  and Figure 44\nEnable from Shutdown to High tRZH(SHDN)32000 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, see Figure 8  and Figure 43\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nSPECIFICATIONS\nanalog.com Rev. H | 6 of 25Table 4.\nParameter Symbol Min Typ Max Unit Test Conditions/Comments\nEnable from Shutdown to Low tRZL(SHDN)32000 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, see Figure 8  and Figure 43\nTIME TO SHUTDOWN tSHDN440 ns\n1Maximum data rate assumes a ratio of tDR:tBIT:tDF equal to 1:0.5:1.\n2tDZH(SHDN)  and tDZL(SHDN)  refer to the time for the device to enable when DE changes from 0 V to VCC. RE = VCC for this condition.\n3tRZH(SHDN)  and tRZL(SHDN)  refer to the time for the device to enable when RE changes from VCC to 0 V. DE = 0 V for this condition.\n4Minimum time required to put the device into shutdown: DE and RE must be disabled for more than 40 ns for the device to go into shutdown.\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nVCC = 3.0 V to 5.5 V, VIO = 1.62 V to VCC (ADM3066E/ADM3068E), TA = TMIN (−40°C) to TMAX (+125°C), unless otherwise noted. All typical\nspecifications are at TA = 25°C, VIO = VCC = 3.3 V, unless otherwise noted.\nTable 5.\nParameter Symbol Min Typ Max Unit Test Conditions/Comments\nDRIVER\nMaximum Data Rate150 Mbps\nPropagation Delay tDPLH, tDPHL 9 15 ns RLDIFF = 54 Ω , CL1 = CL2 = 100 pF, see Figure 5  and Figure 40\nSkew tDSKEW 1 2 ns RLDIFF = 54 Ω , CL1 = CL2 = 100 pF, see Figure 5  and Figure 40\nRise/Fall Times tDR, tDF 4 6.7 ns RLDIFF = 54 Ω , CL1 = CL2 = 100 pF, see Figure 5  and Figure 40\nEnable to Output High tDZH 10 30 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nEnable to Output Low tDZL 10 30 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nDisable Time from Low tDLZ 10 30 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nDisable Time from High tDHZ 10 30 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nEnable Time from Shutdown to High tDZH(SHDN)2550 2000 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nEnable Time from Shutdown to Low tDZL(SHDN)2550 2000 ns RL = 110 Ω , CL = 50 pF, see Figure 6  and Figure 41\nRECEIVER\nMaximum Data Rate 50 Mbps\nPropagation Delay tRPLH, tRPHL 20 35 ns CL = 15 pF, |VID| ≥ 1.5 V, VCM = 1.5 V, see Figure 7  and Figure 42\nSkew/Pulse Width Distortion tRSKEW 1 3 ns CL = 15 pF, |VID| ≥ 1.5 V, VCM = 1.5 V, see Figure 7  and Figure 42\nEnable to Output High tRZH 10 35 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, DE high, see Figure 8  and\nFigure 44\nEnable to Output Low tRZL 10 35 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, DE high, see Figure 8  and\nFigure 44\nDisable Time from Low tRLZ 10 35 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, see Figure 8  and Figure 44\nDisable Time from High tRHZ 10 35 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, see Figure 8  and Figure 44\nEnable from Shutdown to High tRZH(SHDN)3450 2000 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, see Figure 8  and Figure 43\nEnable from Shutdown to Low tRZL(SHDN)3450 2000 ns RL = 1 kΩ, CL = 15 pF, |VID| ≥ 1.5 V, see Figure 8  and Figure 43\nTIME TO SHUTDOWN tSHDN440 ns\n1Maximum data rate assumes a ratio of tDR:tBIT:tDF equal to 1:1:1.\n2tDZH(SHDN) and tDZL(SHDN)  refer to the time for the device to enable when DE changes from 0 V to VCC. RE = VCC for this condition.\n3tRZH(SHDN) and tRZL(SHDN)  refer to the time for the device to enable when RE changes from VCC to 0 V. DE = 0 V for this condition.\n4Minimum time required to put the device into shutdown: DE and RE must be disabled for more than 40 ns for the device to go into shutdown.\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nSPECIFICATIONS\nanalog.com Rev. H | 7 of 25Timing Diagrams\nFigure 5. Driver Propagation Delay Rise and Fall Timing Diagram\nFigure 6. Driver Enable and Disable Timing Diagram\nFigure 7. Receiver Propagation Delay Timing Diagram\nFigure 8. Receiver Enable and Disable Timing Diagram\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nABSOLUTE MAXIMUM RATINGS\nanalog.com Rev. H | 8 of 25Table 6.\nParameter Rating\nVCC to GND 6 V\nVIO to GND −0.3 V to +6 V\nDigital Input and Output Voltage (DE, RE, DI, and RO) −0.3 V to VIO1 + 0.3 V\nDriver Output and Receiver Input Voltage −9 V to +14 V\nOperating Temperature Ranges −40°C to +85°C\n−40°C to +125°C\nStorage Temperature Range −65°C to +150°C\nContinuous Total Power Dissipation\n8-Lead SOIC_N 0.225 W\n8-Lead MSOP 0.151 W\n10-Lead MSOP 0.151 W\n10-Lead LFCSP 0.450 W\n14-Lead SOIC_N 0.239 W\nMaximum Junction Temperature (TJ) 150°C\nLead Temperature\nSoldering (10 sec) 300°C\nVapor Phase (60 sec) 215°C\nInfrared (15 sec) 220°C\nESD on the Bus Pins (A, B, Y, Z)\nIEC 61000-4-2 Contact Discharge ±12 kV\nIEC 61000-4-2 Air Discharge\n10 Positive and 10 Negative Discharges ≥±12 kV\nThree Positive or Three Negative Discharges ±15 kV\nESD Human Body Model (HBM)\nOn the Bus Pins (A, B, Y, Z) ≥±30 kV\nAll Other Pins ±8 kV\n1VIO = VCC on the ADM3061E/ADM3063E/ADM3065E/ADM3067E.\nStresses at or above those listed under Absolute Maximum Ratings\nmay cause permanent damage to the product. This is a stress\nrating only; functional operation of the product at these or any other\nconditions above those indicated in the operational section of this\nspecification is not implied. Operation beyond the maximum operat-\ning conditions for extended periods may affect product reliability.THERMAL RESISTANCE\nThermal performance is directly linked to printed circuit board\n(PCB) design and operating environment. Careful attention to PCB\nthermal design is required.\nθJA is the natural convection junction to ambient thermal resistance\nmeasured in a one cubic foot sealed enclosure.\nθJC is the junction to case thermal resistance.\nTable 7. Thermal Resistance\nPackage Type θJA1θJC1Unit\nR-8 110.88 58.63 °C/W\nRM-8 165.69 49.61 °C/W\nRM-10 165.69 49.61 °C/W\nR-14 104.5 42.90 °C/W\nCP-10-9 55.65 33.22 °C/W\n1Thermal impedance simulated values are based on JEDEC 2S2P thermal test\nboard with no bias. See JEDEC JESD-51.\nESD CAUTION\nESD (electrostatic discharge) sensitive device . Charged devi-\nces and circuit boards can discharge without detection. Although\nthis product features patented or proprietary protection circuitry,\ndamage may occur on devices subjected to high energy ESD.\nTherefore, proper ESD precautions should be taken to avoid\nperformance degradation or loss of functionality.\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nPIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS\nanalog.com Rev. H | 9 of 25Figure 9. ADM3061E/ADM3065E 8-Lead Narrow Body SOIC_N Pin\nConfigurationFigure 10. ADM3061E/ADM3065E 8-Lead MSOP Pin Configuration\nTable 8. ADM3061E/ADM3065E Pin Function Descriptions\nPin No. Mnemonic Description\n1 RO Receiver Output Data. This output is high when (A − B) ≥ −30 mV and low when (A − B) ≤ −200 mV. This output is tristated when the receiver\nis disabled, that is, when RE is driven high.\n2 RE Receiver Enable Input. This is an active low input. Driving this input low enables the receiver and driving it high disables the receiver.\n3 DE Driver Enable. A high level on this pin enables the driver differential outputs, A and B. A low level places the driver output into a high\nimpedance state.\n4 DI Transmit Data Input. Data to be transmitted by the driver is applied to this input.\n5 GND Ground.\n6 A Noninverting Driver Output and Receiver Input. When the driver is disabled, or when VCC is powered down, Pin A is put into a high impedance\nstate to avoid overloading the bus.\n7 B Inverting Driver Output and Receiver Input. When the driver is disabled, or when VCC is powered down, Pin B is put into a high impedance\nstate to avoid overloading the bus.\n8 VCC 3.0 V to 5.5 V Power Supply. Adding a 0.1 µF decoupling capacitor between the VCC pin and the GND pin is recommended.\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nPIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS\nanalog.com Rev. H | 10 of 25Figure 11. ADM3062E/ADM3066E 10-Lead LFCSP Pin ConfigurationFigure 12. ADM3062E/ADM3066E 10-Lead MSOP Pin Configuration\nTable 9. ADM3062E/ADM3066E Pin Function Descriptions\nPin No. Mnemonic Description\n1 VIO 1.62 V to 5.5 V Logic Supply. Adding a 0.1 µF decoupling capacitor between the VIO pin and the GND pin is recommended.\n2 RO Receiver Output Data. This output is high when (A − B) ≥ −30 mV and low when (A − B) ≤ −200 mV. This output is tristated when the receiver\nis disabled; that is, when RE is driven high.\n3 DE Driver Enable. A high level on this pin enables the driver differential outputs, A and B. A low level places the driver output into a high\nimpedance state.\n4 RE Receiver Enable Input. This is an active low input. Driving this input low enables the receiver, and driving it high disables the receiver.\n5 DI Transmit Data Input. Data to be transmitted by the driver is applied to this input.\n6 GND Ground.\n7 NIC No Internal Connection. This pin is not internally connected.\n8 A Noninverting Driver Output and Receiver Input. When the driver is disabled, or when VCC is powered down, Pin A is put into a high impedance\nstate to avoid overloading the bus.\n9 B Inverting Driver Output and Receiver Input. When the driver is disabled, or when VCC is powered down, Pin B is put into a high impedance\nstate to avoid overloading the bus.\n10 VCC 3.0 V to 5.5 V Power Supply. Adding a 0.1 µF decoupling capacitor between the VCC pin and the GND pin is recommended.\nEPAD Exposed Pad. The exposed pad must be connected to ground.\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nPIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS\nanalog.com Rev. H | 11 of 25Figure 13. ADM3063E/ADM3067E 14-Lead SOIC_N Pin Configuration\nTable 10. ADM3063E/ADM3067E Pin Function Descriptions\nPin No. Mnemonic Description\n1, 8 NIC No Internal Connection. This pin is not internally connected.\n2 RO Receiver Output Data. This output is high when (A − B) ≥ −30 mV and low when (A − B) ≤ −200 mV. This output is tristated when the receiver\nis disabled, that is, when RE is driven high.\n3 RE Receiver Enable Input. This is an active low input. Driving this input low enables the receiver and driving it high disables the receiver.\n4 DE Driver Enable. A high level on this pin enables the driver differential outputs, Y and Z. A low level places the driver output into a high\nimpedance state.\n5 DI Transmit Data Input. Data to be transmitted by the driver is applied to this input.\n6, 7 GND Ground.\n9 Y Driver Noninverting Output. When the driver is disabled, or when VCC is powered down, Pin Y is put into a high impedance state to avoid\noverloading the bus.\n10 Z Driver Inverting Output. When the driver is disabled, or when VCC is powered down, Pin Z is put into a high impedance state to avoid\noverloading the bus.\n11 B Inverting Receiver Input.\n12 A Noninverting Receiver Input.\n13, 14 VCC 3.0 V to 5.5 V Power Supply. Adding a 0.1 µF decoupling capacitor between the VCC pin and the GND pin is recommended.\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nPIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS\nanalog.com Rev. H | 12 of 25Figure 14. ADM3064E/ADM3068E 14-Lead SOIC_N Pin Configuration\nTable 11. ADM3064E/ADM3068E Pin Function Descriptions\nPin No. Mnemonic Description\n1 VIO 1.62 V to 5.5 V Logic Supply. Adding a 0.1 µF decoupling capacitor between the VIO pin and the GND pin is recommended.\n2 RO Receiver Output Data. This output is high when (A − B) ≥ −30 mV and low when (A − B) ≤ −200 mV. This output is tristated when the receiver\nis disabled, that is, when RE is driven high.\n3 DE Driver Enable. A high level on this pin enables the driver differential outputs, Y and Z. A low level places the driver output into a high\nimpedance state.\n4 RE Receiver Enable Input. This is an active low input. Driving this input low enables the receiver and driving it high disables the receiver.\n5 DI Transmit Data Input. Data to be transmitted by the driver is applied to this input.\n6, 8 GND Ground.\n7, 13 NIC No Internal Connection. This pin is not internally connected.\n9 Y Driver Noninverting Output. When the driver is disabled, or when VCC is powered down, Pin Y is put into a high impedance state to avoid\noverloading the bus.\n10 Z Driver Inverting Output. When the driver is disabled, or when VCC is powered down, Pin Z is put into a high impedance state to avoid\noverloading the bus.\n11 B Inverting Receiver Input.\n12 A Noninverting Receiver Input.\n14 VCC 3.0 V to 5.5 V Power Supply. Adding a 0.1 µF decoupling capacitor between the VCC pin and the GND pin is recommended.\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. H | 13 of 25Figure 15. Shutdown Current (ISHDN) vs. Temperature\nFigure 16. Supply Current (ICC) vs. Temperature, Data Rate = 50 Mbps, 50\nMbps Models, VCC = 3.3 V\nFigure 17. Supply Current (ICC) vs. Temperature, Data Rate = 50 Mbps, 50\nMbps Models, VCC = 5.0 VFigure 18. Supply Current (ICC) vs. Data Rate with 54 Ω Load Resistance, 50\nMbps Models\nFigure 19. Supply Current (ICC) vs. Data Rate with No Load Resistance,\n50 Mbps Models\nFigure 20. Supply Current (ICC) vs. Data Rate with 54 Ω Load Resistance and\nNo Load Resistance, 500 kbps Models\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. H | 14 of 25Figure 21. Supply Current (ICC) vs. Temperature, Data Rate = 500 kbps, 500\nkbps Models, VCC = 3.0 V\nFigure 22. Supply Current (ICC) vs. Temperature, Data Rate = 500 kbps, 500\nkbps Models, VCC = 5.5 V\nFigure 23. Driver Differential Propagation Delay vs. Temperature, 500 kbps\nModelsFigure 24. Receiver Propagation Delay (Oscilloscope Plot), Data Rate = 500\nkbps, VID ≥ 1.5 V\nFigure 25. Driver Propagation Delay (Oscilloscope Plot), Data Rate = 500\nkbps, 500 kbps Models\nFigure 26. Driver Differential Propagation Delay vs. Temperature, 50 Mbps\nModels\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. H | 15 of 25Figure 27. Driver Propagation Delay (Oscilloscope Plot), Data Rate = 50\nMbps, 50 Mbps Models\nFigure 28. Driver Output Current vs. Driver Differential Output Voltage\nFigure 29. Driver Differential Output Voltage vs. TemperatureFigure 30. Driver Output Current vs. Driver Output High Voltage\nFigure 31. Driver Output Current vs. Driver Output Low Voltage\nFigure 32. Receiver Propagation Delay (Oscilloscope Plot) at 50 Mbps, |VID| ≥\n1.5 V\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nTYPICAL PERFORMANCE CHARACTERISTICS\nanalog.com Rev. H | 16 of 25Figure 33. Receiver Propagation Delay vs. Temperature, 50 Mbps\nFigure 34. Receiver Output Current vs. Receiver Output Low Voltage (VCC =\n3.3 V)\nFigure 35. Receiver Output Current vs. Receiver Output High Voltage (VCC =\n3.3 V)Figure 36. Receiver Output High Voltage vs. Temperature\nFigure 37. Receiver Output Low Voltage vs. Temperature\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nTEST CIRCUITS\nanalog.com Rev. H | 17 of 25Figure 38. Driver Voltage Measurements\nFigure 39. Driver Voltage Measurements over Common-Mode Range\nFigure 40. Driver Propagation Delay\nFigure 41. Driver Enable/DisableFigure 42. Receiver Propagation Delay/Skew\nFigure 43. Receiver Enable/Disable from Shutdown\nFigure 44. Receiver Enable/Disable\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nTHEORY OF OPERATION\nanalog.com Rev. H | 18 of 25IEC ESD PROTECTED RS-485\nThe ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/\nADM3066E/ADM3067E/ADM3068E  are 3.0 V to 5.5 V, 50 Mbps\nRS-485 transceivers with IEC 61000-4-2 Level 4 ESD protection\non the bus pins. These devices can withstand up to ±12 kV\ncontact discharge on transceiver bus pins (A, B, Y, and Z) with-\nout latch-up or damage. The ADM3061E/ADM3062E/ADM3063E/\nADM3064E have the same robust IEC 61000-4-2 ESD protection\nas the ADM3065E/ADM3066E/ADM3067E/ADM3068E models, and\noperate at a lower, 500 kbps data rate.\nHIGH DRIVER DIFFERENTIAL OUTPUT\nVOLTAGE\nThe ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/\nADM3066E/ADM3067E/ADM3068E  have characteristics that are\noptimized for use in PROFIBUS applications. When powered at\nVCC ≥ 4.5 V, the ADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E  driver output differ-\nential voltage meets or exceeds the PROFIBUS requirements of 2.1\nV with a 54 Ω load.\nIEC 61000-4-2 ESD PROTECTION\nESD is the sudden transfer of electrostatic charge between bodies\nat different potentials either caused by near contact or induced by\nan electric field. It has the characteristics of high current in a short\ntime period. The primary purpose of the IEC 61000-4-2 test is to\ndetermine the immunity of systems to external ESD events outside\nthe system during operation. IEC 61000-4-2 describes testing using\ntwo coupling methods: contact discharge and air discharge. Contact\ndischarge implies a direct contact between the discharge gun and\nthe equipment under test (EUT). During air discharge testing, the\ncharged electrode of the discharge gun is moved toward the EUT\nuntil a discharge occurs as an arc across the air gap. The discharge\ngun does not make direct contact with the EUT. A number of\nfactors affect the results and repeatability of the air discharge test,\nincluding humidity, temperature, barometric pressure, distance, and\nrate of approach to the EUT. This method is a more accurate\nrepresentation of an actual ESD event but is not as repeatable.\nTherefore, contact discharge is the preferred test method.\nDuring testing, the data port is subjected to at least 10 positive\nand 10 negative single discharges. Selection of the test voltage is\ndependent on the system end environment.\nFigure 45  shows the 8 kV contact discharge current waveform as\ndescribed in the IEC 61000-4-2 specification. Some of the key\nwaveform parameters are rise times of less than 1 ns and pulse\nwidths of approximately 60 ns.Figure 45. IEC 61000-4-2 ESD Waveform (8 kV)\nFigure 46  shows the 8 kV contact discharge current waveform\nfrom the IEC 61000-4-2 standard compared to the HBM ESD\n8 kV waveform. Figure 46 shows that the two standards specify\na different waveform shape and peak current. The peak current\nassociated with an IEC 61000-4-2 8 kV pulse is 30 A, whereas\nthe corresponding peak current for HBM ESD is more than five\ntimes less at 5.33 A. The other difference is the rise time of the\ninitial voltage spike, with the IEC 61000-4-2 ESD waveform having\na much faster rise time of 1 ns, compared to the 10 ns associated\nwith the HBM ESD waveform. The amount of power associated with\nan IEC ESD waveform is much greater than that of an HBM ESD\nwaveform. The HBM ESD standard requires the EUT to be subject-\ned to three positive and three negative discharges, whereas the\nIEC ESD standard requires 10 positive and 10 negative discharge\ntests.\nThe ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/\nADM3066E/ADM3067E/ADM3068E  with IEC 61000-4-2 ESD rat-\nings is better suited for operation in harsh environments compared\nto other RS-485 transceivers that state varying levels of HBM ESD\nprotection.\nFigure 46. IEC 61000-4-2 ESD Waveform (8 kV) Compared to HBM ESD\nWaveform (8 kV)\nTRUTH TABLES\nTable 13  and Table 14  use the abbreviations shown in Table 12 .\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nTHEORY OF OPERATION\nanalog.com Rev. H | 19 of 25Table 12. Truth Table Abbreviations\nLetter Description\nH High level\nI Indeterminate\nL Low level\nX Any state\nZ High impedance (off)\nTable 13. Transmitting Truth Table\nSupply Status Inputs Outputs\nVIO1VCC RE DE DI A/Y B/Z\nOn On X H H H L\nOn On X H L L H\nOn On X L X Z Z\nOff On X X X I I\nOn Off X X X Z Z\nOff Off X X X Z Z\n1The VIO pin is not applicable for the ADM3061E/ADM3063E/ADM3065E/\nADM3067E.\nTable 14. Receiving Truth Table\nSupply Status Inputs Outputs\nVIO1VCC A − B RE DE RO\nOn On >−0.03 V L X H\nOn On <−0.2 V L X L\nOn On −0.2 V ≤ A – B ≤ −0.03 V L X I\nOn On Inputs open/shorted L X H\nOn On X H X Z\nOn Off X L X I\nOn Off X H X Z\nOff On X L X I\nOff Off X X X I\n1The VIO pin is not applicable for the ADM3061E/ADM3063E/ADM3065E/\nADM3067E.\nRECEIVER FAIL-SAFE\nThe ADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/\nADM3066E/ADM3067E/ADM3068E  guarantee a logic high receiver\noutput when the receiver inputs are shorted, open, or connected\nto a terminated transmission line with all drivers disabled. This\nreceiver output is achieved by setting the receiver input threshold\nbetween −30 mV and −200 mV. If the differential receiver input\nvoltage (A − B) is greater than or equal to −30 mV, the RO pin is\nlogic high.\nIf the (A − B) input is less than or equal to −200 mV, the RO pin is\nlogic low. In the case of a shorted, open circuit or terminated bus\nwith all transmitters disabled, the receiver differential input voltageis pulled to 0 V, resulting in a logic high with a 30 mV minimum\nnoise margin.\nHOT SWAP CAPABILITY\nWhen a circuit board is inserted into a powered (or hot) backplane,\ndifferential disturbances to the data bus can lead to data errors.\nDuring this period, processor logic output drivers are high impe-\ndance and are unable to drive the DE and RE inputs of the RS-485\ntransceivers to a defined logic level. Leakage currents up to ±10\nµA from the high impedance state of the processor logic drivers\ncan cause standard complementary metal-oxide semiconductor\n(CMOS) enable inputs of a transceiver to drift to an incorrect logic\nlevel. Additionally, parasitic circuit board capacitance can cause\ncoupling of VCC or GND to the enable inputs. Without the hot swap\ncapability, these factors can improperly enable the driver or receiver\nof the transceiver. When VCC or VIO rises, an internal pull-down cir-\ncuit holds DE low and RE high. After the initial power-up sequence,\nthe pull-down circuit becomes transparent, resetting the hot swap\ntolerable input.\n128 TRANSCEIVERS ON THE BUS\nThe standard RS-485 receiver input impedance is 12 k Ω\n(one unit load), and the standard driver can drive up to\n32 unit loads. The ADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E  transceivers have\na 1/4 unit load receiver input impedance (48 k Ω), allowing up to 128\ntransceivers to be connected in parallel on one communication line.\nAny combination of these devices and other RS-485 transceivers\nwith a total of 32 unit loads or fewer can be connected to the line.\nDRIVER OUTPUT PROTECTION\nTheADM3061E/ADM3062E/ADM3063E/ADM3064E/ADM3065E/\nADM3066E/ADM3067E/ADM3068E  feature two methods to\nprevent excessive output current and power dissipation\ncaused by faults or by bus contention. Current-limit pro-\ntection on the output stage provides immediate protection\nagainst short circuits over the whole common-mode volt-\nage range. In addition, a thermal shutdown circuit forces\nthe driver outputs into a high impedance state if the die tem-\nperature rises excessively. This circuitry is designed to disable the\ndriver outputs when a die temperature of 150°C is reached. As the\ndevice cools, the drivers are reenabled at a temperature of 140°C.\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nAPPLICATIONS INFORMATION\nanalog.com Rev. H | 20 of 25The ADM3061E/ADM3065E transceiver is designed for bidirection-\nal data communications on multipoint bus transmission lines. Figure\n47 shows a typical network applications circuit.\nTo minimize reflections, terminate the line at both ends with a\ntermination resistor (the value of the termination resistor must beequal to the characteristic impedance of the cable used) and keep\nstub lengths off the main line as short as possible.\nFigure 47. ADM3061E/ADM3065E Typical Half-Duplex RS-485 Communications Network\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nAPPLICATIONS INFORMATION\nanalog.com Rev. H | 21 of 25ISOLATED HIGH SPEED RS-485 NODE\nGalvanic isolation, with reinforced insulation and 5 kV rms transi-\nent withstand voltage, can be added to the ADM3065E using\nAnalog Devices, Inc., iCoupler® and isoPower® technology. The\nADuM6421A  provides the required quad channels of 5 kV rms\nsignal isolation, operating at rates up to 100 Mbps, together with\nan integrated dc-to-dc converter. The ADuM6421A combines with\nthe ADM3065E (shown in Figure 48 ) with the VISO pin configured\nfor 3.3 V by connecting the VSEL pin to GNDISO and a 5 V supply\nconnected to VDDP and VDD1. Operation at 3.3 V ensures the\nADM3065E remains within the load capability of the ADuM6421A.\nThe dc-to-dc converter in the ADuM6421A isoPower device\nprovides regulated, isolated power to the ADM3065E. The AD-uM6421A is designed to meet Class B radiated emissions require-\nments on a 2-layer PCB. See the ADuM6421A  data sheet for PCB\nlayout recommendations.\nGalvanic isolation of the ADM3065E at the full data rate, up to\n50 Mbps, can be implemented using the ADuM241D  quad-channel\ndigital isolator and the ADuM6028  isolated dc-to-dc converter, as\nshown in Figure 49 . The ADuM6028 is an 8-pin device that contains\na 300 mW dc-to-dc converter optimized to meet emissions stand-\nards on a 2-layer PCB using two ferrite beads. The ADuM241D\noperates at a data rate up to 150 Mbps, and offers the precise\ntiming required to fully support the ADM3065E at 50 Mbps.\nFigure 48. Signal and Power Isolated 25 Mbps RS-485 Solution (Simplified Diagram—All Connections Not Shown)\nFigure 49. Signal and Power Isolated 50 Mbps RS-485 Solution (Simplified Diagram—All Connections Not Shown)\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nOUTLINE DIMENSIONS\nanalog.com Rev. H | 22 of 25Figure 50. 8-Lead Standard Small Outline Package [SOIC_N]\nNarrow Body\n(R-8)\nDimensions shown in millimeters and (inches)\nFigure 51. 8-Lead Mini Small Outline Package [MSOP]\n(RM-8)\nDimensions shown in millimeters\nFigure 52. 10-Lead Mini Small Outline Package [MSOP]\n(RM-10)\nDimensions shown in millimeters\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nOUTLINE DIMENSIONS\nanalog.com Rev. H | 23 of 25Figure 53. 10-Lead Lead Frame Chip Scale Package [LFCSP]\n3 mm × 3 mm Body and 0.75 mm Package Height\n(CP-10-9)\nDimensions shown in millimeters\nFigure 54. 14-Lead Standard Small Outline Package [SOIC_N]\nNarrow Body\n(R-14)\nDimensions shown in millimeters and (inches)\nUpdated: January 18, 2022\nORDERING GUIDE\nModel1Temperature Range Package Description Packing QuantityPackage\nOption Marking Code\nADM3061EARMZ -40°C to +85°C 8-Lead MSOP Tube, 50 RM-8 MBY\nADM3061EARMZ-R7 -40°C to +85°C 8-Lead MSOP Reel, 1000 RM-8 MBY\nADM3061EARZ -40°C to +85°C 8-Lead SOIC Tube, 98 R-8\nADM3061EARZ-R7 -40°C to +85°C 8-Lead SOIC Reel, 1000 R-8\nADM3061EBRMZ -40°C to +125°C 8-Lead MSOP Tube, 50 RM-8 MCX\nADM3061EBRMZ-R7 -40°C to +125°C 8-Lead MSOP Reel, 1000 RM-8 MCX\nADM3061EBRZ -40°C to +125°C 8-Lead SOIC Tube, 98 R-8\nADM3061EBRZ-R7 -40°C to +125°C 8-Lead SOIC Reel, 1000 R-8\nADM3062EACPZ -40°C to +85°C 10-Lead LFCSP (3mm x 3mm) Tray, 714 CP-10-9 MCC\nADM3062EACPZ-R7 -40°C to +85°C 10-Lead LFCSP (3mm x 3mm) Reel, 1500 CP-10-9 MCC\nADM3062EARMZ -40°C to +85°C 10-Lead MSOP Tube, 50 RM-10 MC7\nADM3062EARMZ-R7 -40°C to +85°C 10-Lead MSOP Reel, 1000 RM-10 MC7\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nOUTLINE DIMENSIONS\nanalog.com Rev. H | 24 of 25Model1Temperature Range Package Description Packing QuantityPackage\nOption Marking Code\nADM3062EBCPZ -40°C to +125°C 10-Lead LFCSP (3mm x 3mm) Tray, 714 CP-10-9 MCL\nADM3062EBCPZ-R7 -40°C to +125°C 10-Lead LFCSP (3mm x 3mm) Reel, 1500 CP-10-9 MCL\nADM3062EBRMZ -40°C to +125°C 10-Lead MSOP Tube, 50 RM-10 MC8\nADM3062EBRMZ-R7 -40°C to +125°C 10-Lead MSOP Reel, 1000 RM-10 MC8\nADM3063EARZ -40°C to +85°C 14-Lead SOIC Tube, 56 R-14\nADM3063EARZ-R7 -40°C to +85°C 14-Lead SOIC Reel, 1000 R-14\nADM3063EBRZ -40°C to +125°C 14-Lead SOIC Tube, 56 R-14\nADM3063EBRZ-R7 -40°C to +125°C 14-Lead SOIC Reel, 1000 R-14\nADM3064EARZ -40°C to +85°C 14-Lead SOIC Tube, 56 R-14\nADM3064EARZ-R7 -40°C to +85°C 14-Lead SOIC Reel, 1000 R-14\nADM3064EBRZ -40°C to +125°C 14-Lead SOIC Tube, 56 R-14\nADM3064EBRZ-R7 -40°C to +125°C 14-Lead SOIC Reel, 1000 R-14\nADM3065EARMZ -40°C to +85°C 8-Lead MSOP Tube, 50 RM-8 MC1\nADM3065EARMZ-R7 -40°C to +85°C 8-Lead MSOP Reel, 1000 RM-8 MC1\nADM3065EARZ -40°C to +85°C 8-Lead SOIC Tube, 98 R-8\nADM3065EARZ-R7 -40°C to +85°C 8-Lead SOIC Reel, 1000 R-8\nADM3065EBRMZ -40°C to +125°C 8-Lead MSOP Tube, 50 RM-8 MCQ\nADM3065EBRMZ-R7 -40°C to +125°C 8-Lead MSOP Reel, 1000 RM-8 MCQ\nADM3065EBRZ -40°C to +125°C 8-Lead SOIC Tube, 98 R-8\nADM3065EBRZ-R7 -40°C to +125°C 8-Lead SOIC Reel, 1000 R-8\nADM3066EACPZ -40°C to +85°C 10-Lead LFCSP (3mm x 3mm) Tray, 714 CP-10-9 MC9\nADM3066EACPZ-R7 -40°C to +85°C 10-Lead LFCSP (3mm x 3mm) Reel, 1500 CP-10-9 MC9\nADM3066EARMZ -40°C to +85°C 10-Lead MSOP Tube, 50 RM-10 MC4\nADM3066EARMZ-R7 -40°C to +85°C 10-Lead MSOP Reel, 1000 RM-10 MC4\nADM3066EBCPZ -40°C to +125°C 10-Lead LFCSP (3mm x 3mm) Tray, 714 CP-10-9 MCY\nADM3066EBCPZ-R7 -40°C to +125°C 10-Lead LFCSP (3mm x 3mm) Reel, 1500 CP-10-9 MCY\nADM3066EBRMZ -40°C to +125°C 10-Lead MSOP Tube, 50 RM-10 MCR\nADM3066EBRMZ-R7 -40°C to +125°C 10-Lead MSOP Reel, 1000 RM-10 MCR\nADM3067EARZ -40°C to +85°C 14-Lead SOIC Tube, 56 R-14\nADM3067EARZ-R7 -40°C to +85°C 14-Lead SOIC Reel, 1000 R-14\nADM3067EBRZ -40°C to +125°C 14-Lead SOIC Tube, 56 R-14\nADM3067EBRZ-R7 -40°C to +125°C 14-Lead SOIC Reel, 1000 R-14\nADM3068EARZ -40°C to +85°C 14-Lead SOIC Tube, 56 R-14\nADM3068EARZ-R7 -40°C to +85°C 14-Lead SOIC Reel, 1000 R-14\nADM3068EBRZ -40°C to +125°C 14-Lead SOIC Tube, 56 R-14\nADM3068EBRZ-R7 -40°C to +125°C 14-Lead SOIC Reel, 1000 R-14\n1Z = RoHS Compliant Part.\nEVALUATION BOARDS\nModel1Package Description\nEVAL-ADM3061EEBZ 8-Lead SOIC Evaluation Board\nEVAL-ADM3061EEB1Z 8-Lead MSOP Evaluation Board\nEVAL-ADM3062EEBZ 10-Lead MSOP Evaluation Board\nEVAL-ADM3062EEB1Z 10-Lead LFCSP Evaluation Board\nEVAL-ADM3063EEBZ 14-Lead SOIC Evaluation Board\nData SheetADM3061E/ADM3062E/ADM3063E/ADM3064E/\nADM3065E/ADM3066E/ADM3067E/ADM3068E\nOUTLINE DIMENSIONS\n©2017-2022 Analog Devices, Inc. All rights reserved. Trademarks and\nregistered trademarks are the property of their respective owners.\nOne Analog Way, Wilmington, MA 01887-2356, U.S.A.Rev. H | 25 of 25Model1Package Description\nEVAL-ADM3064EEBZ 14-Lead SOIC Evaluation Board\nEVAL-ADM3065EEBZ 8-Lead SOIC Evaluation Board\nEVAL-ADM3065EEB1Z 8-Lead MSOP Evaluation Board\nEVAL-ADM3066EEBZ 10-Lead MSOP Evaluation Board\nEVAL-ADM3066EEB1Z 10-Lead LFCSP Evaluation Board\nEVAL-ADM3067EEBZ 14-Lead SOIC Evaluation Board\nEVAL-ADM3068EEBZ 14-Lead SOIC Evaluation Board\n1Z = RoHS Compliant Part.\n'}]
!==============================================================================!
### Component Summary: ADM3061EARMZ

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage (VCC): 3.0 V to 5.5 V
  - Logic Supply Voltage (VIO): 1.62 V to 5.5 V (for models with VIO pin)

- **Current Ratings:**
  - No Load Supply Current (ICC): 3.5 mA to 7.5 mA (varies with conditions)
  - Supply Current at 500 kbps: 56 mA to 165 mA (depending on VCC)
  - Supply Current in Shutdown Mode: 210 µA to 450 µA

- **Power Consumption:**
  - Varies based on data rate and load conditions, with maximum values reaching up to 172 mA at 50 Mbps.

- **Operating Temperature Range:**
  - Available grades: 
    - A grade: -40°C to +85°C
    - B grade: -40°C to +125°C

- **Package Type:**
  - 8-lead MSOP, 8-lead SOIC, 10-lead LFCSP, and 14-lead SOIC.

- **Special Features or Notes:**
  - IEC ESD protection: ±12 kV contact discharge and ±12 kV air discharge.
  - Supports up to 128 transceivers on the bus due to low input impedance (1/4 unit load).
  - Full hot swap support for glitch-free power-up/power-down.
  - Receiver fail-safe feature guarantees a logic high output under certain fault conditions.

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided text, but typically, these components are moisture sensitive.

**Description of the Component:**
The ADM3061EARMZ is a half-duplex RS-485 transceiver designed for robust data communication in multipoint bus systems. It operates within a voltage range of 3.0 V to 5.5 V and is equipped with advanced ESD protection, making it suitable for industrial applications where electrical noise and surges are common. The device supports data rates of up to 500 kbps, making it ideal for long-distance communication.

**Typical Applications:**
The ADM3061E is commonly used in:
- Industrial fieldbuses
- Process control systems
- Building automation
- PROFIBUS networks
- Motor control systems, servo drives, and encoders

This transceiver is particularly valuable in environments where high reliability and protection against electrical disturbances are critical, such as in industrial automation and control systems.