ACM/SIGDA benchmarks.1993. LGSynth Benchmarks. http://www.cbl.ncsu.edu/benchmarks/LGSynth93/.
László Babai , Eugene M. Luks, Canonical labeling of graphs, Proceedings of the fifteenth annual ACM symposium on Theory of computing, p.171-183, December 1983[doi>10.1145/800061.808746]
Bachtold, A., Harley, P., Nakanishi, T., and Dekker, C.2001. Logic circuits with carbon nanotube transistors.Science 294, 1317--1320.
Beckman, R. Johnston-Halperin, E., Luo, Y., Green, J. E., and Heath, J. R.2005. Bridging dimensions: Demultiplexing ultrahigh-density nanowire circuits.Science 310, 465--468.
Debayan Bhaduri , Sandeep K. Shukla, Design and analysis of defect- and fault-tolerant nano-computing systems, Virginia Polytechnic Institute & State University, Blacksburg, VA, 2007
Collier, C. P., Wong, E. W., Belohradsky, M., Raymo, F. M., Soddart, J. F., Kuekes, P. J., William, R. S., and Heath, J. R.1999. Electronically configurable molecular-based logic gates.Science 285, 391--394.
Cui, Y. and Lieber, C. M.2001. Functional nanoscale electronic devices assembled using silicon nanowire building blocks.Science 291, 851--853.
A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]
A. DeHon , K. K. Likharev, Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.375-382, November 06-10, 2005, San Jose, CA
Green, J. E., Choi, J. W., Boukai, A., Bunimovich, Y., Johnston-Halperin, E., Delonno, E., Luo, Y., Sheriff, B. A., Xu, K., Young, S. S., Tseng, H., Fraser, S. J., and Heath, R. J.2007. A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimeter.Nature 445, 414.
Ettinger, M.2002. The complexity of comparing reaction systems.Bioinformatics 18, 3, 465--469.
Chen He , M. F. Jacome, Defect-Aware High-Level Synthesis Targeted at Reconfigurable Nanofabrics, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.5, p.817-833, May 2007[doi>10.1109/TCAD.2006.884401]
Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S.1998. A defect-tolerant computer architecture: opportunities for nanotechnology.Science 280, 1716--1721.
Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K. H., and Lieber, C. M.2001. Logic gates and computation from assembled nanowire building blocks.Science 294, 1313--1317.
Jung, G. Y., Johnston-Halperin, E., Wu, W., Yu, Z., Wang, S. Y., Tong, W. M., Li, Z., Green, J. E., Sheriff, B. A., Boukai, A, Bunimovich, Y., Heath, J. R., and Williams, R. S.2006. Circuit fabrication at 17 nm half-pitch by nanoimprint lithography.Nano Lett. 6, 351--354.
Li, Z., Pickett, M. D., Stewart, D., Ohlberg, D. A. A., Li, X., Wu, W., Robinett, W., and Williams, R. S.2008. Experimental demonstration of a defect-tolerant nanocrossbar demultiplexer.Nanotechnology 19, 1--5.
Lu, W. and Lieber, C. M.2007. Nanoelectronics from the bottom up.Nature Materials 6, 841--850.
Naeimi, H.2005. A greedy algorithm for tolerating defective crosspoints in NanoPLA design. M.S. thesis, California Institute of Technology.
Papadimitriou, C. H.1994.Computational Complexity. Addison-Wesley.
Wenjing Rao , Alex Orailoglu , Ramesh Karri, Logic Mapping in Crossbar-Based Nanoarchitectures, IEEE Design & Test, v.26 n.1, p.68-77, January 2009[doi>10.1109/MDT.2009.14]
Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C. L., and Lieber, C. M.2000. Carbon nanotube-based nonvolatile random access memory for molecular computing.Science 289, 94--97.
M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA
Mehdi B. Tahoori, Application-independent defect tolerance of reconfigurable nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.197-218, July 2006[doi>10.1145/1167943.1167945]
J. R. Ullmann, An Algorithm for Subgraph Isomorphism, Journal of the ACM (JACM), v.23 n.1, p.31-42, Jan. 1976[doi>10.1145/321921.321925]
Wang, Z. and Chakrabarty, K.2005. Using built-in self-test and adaptive recovery for defect tolerance in molecular electronics-based nanofabrics. InProceedings of the International Test Conference.
Whang, D., Jin, S., and Lieber, C. M.2003. Nanolithography using hierarchically assembled nanowire masks.Nano Lett. 3, 951--954.
Yexin Zheng , Chao Huang, Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Ziegler, M. M. and Stan, M. R.2002. Design and analysis of crossbar circuits for molecular nanoelectronics. InProceedings of the IEEE International Conference on Nanotechnology. 323--327.
