xpm_cdc.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/c:/Users/DrewSolomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"incdir="../../../../RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"
xpm_memory.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/c:/Users/DrewSolomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"incdir="../../../../RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/c:/Users/DrewSolomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"incdir="../../../../RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/c:/Users/DrewSolomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"incdir="../../../../RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="$ref_dir/c:/Users/DrewSolomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"incdir="../../../../RISCV_dmsolomon.gen/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
