// Copyright (C) 1991-2005 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic       
// functions, and any output files any of the foregoing           
// (including device programming or simulation files), and any    
// associated documentation or information are expressly subject  
// to the terms and conditions of the Altera Program License      
// Subscription Agreement, Altera MegaCore Function License       
// Agreement, or other applicable license agreement, including,   
// without limitation, that your use is for the sole purpose of   
// programming logic devices manufactured by Altera and sold by   
// Altera or its authorized distributors.  Please refer to the    
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 5.0 Build 148 04/26/2005 SJ Full Version"

// DATE "04/10/2021 20:39:05"

// 
// Device: Altera EP1S10F484C5 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module 	insertion_sort (
	clk,
	rst,
	start,
	data_in,
	data_out,
	done,
	state);
input 	clk;
input 	rst;
input 	start;
input 	[63:0] data_in;
output 	[63:0] data_out;
output 	done;
output 	[2:0] state;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri0 devoe;
// synopsys translate_off
initial $sdf_annotate("insertion_sort_v.sdo");
// synopsys translate_on

wire \LessThan~160 ;
wire \LessThan~165 ;
wire \LessThan~170 ;
wire \LessThan~175 ;
wire \LessThan~180 ;
wire \LessThan~185 ;
wire \LessThan~190 ;
wire \clk~combout ;
wire \add~706 ;
wire \add~706COUT1_711 ;
wire \add~698 ;
wire \rst~combout ;
wire \state[2]~reg0 ;
wire \Select~1617 ;
wire \i[1] ;
wire \add~700 ;
wire \add~700COUT1 ;
wire \add~692 ;
wire \i[2] ;
wire \add~694 ;
wire \add~694COUT1_712 ;
wire \add~682 ;
wire \i[3] ;
wire \start~combout ;
wire \Select~1557 ;
wire \state[0]~reg0 ;
wire \state[1]~reg0 ;
wire \add~704 ;
wire \i[0] ;
wire \data_in[7]~combout ;
wire \array[0][3]~1490 ;
wire \Decoder~58 ;
wire \Decoder~59 ;
wire \j[0]~90 ;
wire \j[0] ;
wire \add~688 ;
wire \j[1] ;
wire \add~690 ;
wire \j[2] ;
wire \array[0][3]~1489 ;
wire \array[7][7]~1491 ;
wire \array[0][3]~1488 ;
wire \array[0][3]~1492 ;
wire \array[0][7]~COMBOUT ;
wire \data_in[39]~combout ;
wire \add~681 ;
wire \array[4][7]~1498 ;
wire \array[4][7]~1499 ;
wire \array[4][7] ;
wire \data_in[23]~combout ;
wire \array[2][3]~1495 ;
wire \array[2][3]~1496 ;
wire \array[2][7] ;
wire \Mux~621 ;
wire \data_in[55]~combout ;
wire \array[6][7]~1502 ;
wire \array[6][7] ;
wire \Mux~622 ;
wire \data_in[15]~combout ;
wire \array[1][0]~1493 ;
wire \array[1][0]~1494 ;
wire \array[1][7] ;
wire \data_in[47]~combout ;
wire \array[7][7]~1500 ;
wire \array[5][0]~1501 ;
wire \array[5][7] ;
wire \Mux~619 ;
wire \data_in[31]~combout ;
wire \array[3][0]~1497 ;
wire \array[3][7] ;
wire \data_in[63]~combout ;
wire \array[7][7]~1503 ;
wire \array[7][7] ;
wire \Mux~620 ;
wire \Mux~623 ;
wire \array[0][7] ;
wire \Mux~661 ;
wire \Mux~662 ;
wire \Mux~659 ;
wire \Mux~660 ;
wire \key[7]~58 ;
wire \key[7] ;
wire \data_in[4]~combout ;
wire \data_in[12]~combout ;
wire \array[1][4] ;
wire \data_in[28]~combout ;
wire \array[3][4] ;
wire \Mux~644 ;
wire \data_in[44]~combout ;
wire \array[5][4] ;
wire \data_in[60]~combout ;
wire \array[7][4] ;
wire \Mux~645 ;
wire \data_in[52]~combout ;
wire \array[6][4] ;
wire \data_in[20]~combout ;
wire \array[2][4] ;
wire \array[0][4] ;
wire \Mux~646 ;
wire \Mux~647 ;
wire \key[4] ;
wire \array[0][4]~COMBOUT ;
wire \data_in[36]~combout ;
wire \array[4][4] ;
wire \Mux~606 ;
wire \Mux~607 ;
wire \Mux~604 ;
wire \Mux~605 ;
wire \Mux~608 ;
wire \data_in[43]~combout ;
wire \data_in[3]~combout ;
wire \data_in[11]~combout ;
wire \array[1][3] ;
wire \Mux~599 ;
wire \data_in[59]~combout ;
wire \array[7][3] ;
wire \data_in[27]~combout ;
wire \array[3][3] ;
wire \Mux~600 ;
wire \data_in[35]~combout ;
wire \array[4][3] ;
wire \data_in[51]~combout ;
wire \array[6][3] ;
wire \array[0][3] ;
wire \data_in[19]~combout ;
wire \array[2][3] ;
wire \Mux~601 ;
wire \Mux~602 ;
wire \Mux~603 ;
wire \array[0][3]~COMBOUT ;
wire \array[5][3] ;
wire \Mux~639 ;
wire \Mux~640 ;
wire \Mux~641 ;
wire \Mux~642 ;
wire \key[3] ;
wire \data_in[58]~combout ;
wire \data_in[2]~combout ;
wire \data_in[26]~combout ;
wire \array[3][2] ;
wire \data_in[42]~combout ;
wire \array[5][2] ;
wire \data_in[10]~combout ;
wire \array[1][2] ;
wire \Mux~594 ;
wire \Mux~595 ;
wire \data_in[34]~combout ;
wire \array[4][2] ;
wire \data_in[50]~combout ;
wire \array[6][2] ;
wire \array[0][2] ;
wire \data_in[18]~combout ;
wire \array[2][2] ;
wire \Mux~596 ;
wire \Mux~597 ;
wire \Mux~598 ;
wire \array[0][2]~COMBOUT ;
wire \array[7][2] ;
wire \Mux~634 ;
wire \Mux~635 ;
wire \Mux~636 ;
wire \Mux~637 ;
wire \key[2] ;
wire \data_in[49]~combout ;
wire \data_in[1]~combout ;
wire \data_in[33]~combout ;
wire \array[4][1] ;
wire \array[0][1] ;
wire \data_in[17]~combout ;
wire \array[2][1] ;
wire \Mux~591 ;
wire \Mux~592 ;
wire \data_in[25]~combout ;
wire \array[3][1] ;
wire \data_in[57]~combout ;
wire \array[7][1] ;
wire \data_in[41]~combout ;
wire \array[5][1] ;
wire \data_in[9]~combout ;
wire \array[1][1] ;
wire \Mux~589 ;
wire \Mux~590 ;
wire \Mux~593 ;
wire \array[0][1]~COMBOUT ;
wire \array[6][1] ;
wire \Mux~631 ;
wire \Mux~632 ;
wire \Mux~629 ;
wire \Mux~630 ;
wire \key[1] ;
wire \data_in[48]~combout ;
wire \data_in[0]~combout ;
wire \data_in[56]~combout ;
wire \array[7][0] ;
wire \data_in[24]~combout ;
wire \array[3][0] ;
wire \data_in[8]~combout ;
wire \array[1][0] ;
wire \data_in[40]~combout ;
wire \array[5][0] ;
wire \Mux~584 ;
wire \Mux~585 ;
wire \data_in[32]~combout ;
wire \array[4][0] ;
wire \data_in[16]~combout ;
wire \array[2][0] ;
wire \Mux~586 ;
wire \Mux~587 ;
wire \Mux~588 ;
wire \array[0][0]~COMBOUT ;
wire \array[6][0] ;
wire \Mux~626 ;
wire \Mux~627 ;
wire \Mux~624 ;
wire \Mux~625 ;
wire \key[0] ;
wire \LessThan~192 ;
wire \LessThan~192COUT1_196 ;
wire \LessThan~187 ;
wire \LessThan~187COUT1_197 ;
wire \LessThan~182 ;
wire \LessThan~182COUT1_198 ;
wire \LessThan~177 ;
wire \LessThan~177COUT1 ;
wire \LessThan~172 ;
wire \data_in[62]~combout ;
wire \data_in[30]~combout ;
wire \array[3][6] ;
wire \data_in[14]~combout ;
wire \array[1][6] ;
wire \data_in[46]~combout ;
wire \array[5][6] ;
wire \Mux~614 ;
wire \Mux~615 ;
wire \data_in[38]~combout ;
wire \array[4][6] ;
wire \data_in[6]~combout ;
wire \array[0][6] ;
wire \data_in[22]~combout ;
wire \array[2][6] ;
wire \Mux~616 ;
wire \data_in[54]~combout ;
wire \array[6][6] ;
wire \Mux~617 ;
wire \Mux~618 ;
wire \array[0][6]~COMBOUT ;
wire \array[7][6] ;
wire \Mux~654 ;
wire \Mux~655 ;
wire \Mux~656 ;
wire \Mux~657 ;
wire \key[6] ;
wire \data_in[53]~combout ;
wire \data_in[45]~combout ;
wire \array[5][5] ;
wire \data_in[13]~combout ;
wire \array[1][5] ;
wire \Mux~609 ;
wire \data_in[29]~combout ;
wire \array[3][5] ;
wire \data_in[61]~combout ;
wire \array[7][5] ;
wire \Mux~610 ;
wire \data_in[37]~combout ;
wire \array[4][5] ;
wire \data_in[5]~combout ;
wire \array[0][5] ;
wire \data_in[21]~combout ;
wire \array[2][5] ;
wire \Mux~611 ;
wire \Mux~612 ;
wire \Mux~613 ;
wire \array[0][5]~COMBOUT ;
wire \array[6][5] ;
wire \Mux~651 ;
wire \Mux~652 ;
wire \Mux~649 ;
wire \Mux~650 ;
wire \key[5] ;
wire \LessThan~167 ;
wire \LessThan~167COUT1_199 ;
wire \LessThan~162 ;
wire \LessThan~162COUT1_200 ;
wire \LessThan~155 ;
wire \array[0][0] ;
wire \reduce_nor~0 ;
wire \data_out[0]~reg0 ;
wire \data_out[1]~reg0 ;
wire \data_out[2]~reg0 ;
wire \data_out[3]~reg0 ;
wire \data_out[4]~reg0 ;
wire \data_out[5]~reg0 ;
wire \data_out[6]~reg0 ;
wire \data_out[7]~reg0 ;
wire \data_out[8]~reg0 ;
wire \data_out[9]~reg0 ;
wire \data_out[10]~reg0 ;
wire \data_out[11]~reg0 ;
wire \data_out[12]~reg0 ;
wire \data_out[13]~reg0 ;
wire \data_out[14]~reg0 ;
wire \data_out[15]~reg0 ;
wire \data_out[16]~reg0 ;
wire \data_out[17]~reg0 ;
wire \data_out[18]~reg0 ;
wire \data_out[19]~reg0 ;
wire \data_out[20]~reg0 ;
wire \data_out[21]~reg0 ;
wire \data_out[22]~reg0 ;
wire \data_out[23]~reg0 ;
wire \data_out[24]~reg0 ;
wire \data_out[25]~reg0 ;
wire \data_out[26]~reg0 ;
wire \data_out[27]~reg0 ;
wire \data_out[28]~reg0 ;
wire \data_out[29]~reg0 ;
wire \data_out[30]~reg0 ;
wire \data_out[31]~reg0 ;
wire \data_out[32]~reg0 ;
wire \data_out[33]~reg0 ;
wire \data_out[34]~reg0 ;
wire \data_out[35]~reg0 ;
wire \data_out[36]~reg0 ;
wire \data_out[37]~reg0 ;
wire \data_out[38]~reg0 ;
wire \data_out[39]~reg0 ;
wire \data_out[40]~reg0 ;
wire \data_out[41]~reg0 ;
wire \data_out[42]~reg0 ;
wire \data_out[43]~reg0 ;
wire \data_out[44]~reg0 ;
wire \data_out[45]~reg0 ;
wire \data_out[46]~reg0 ;
wire \data_out[47]~reg0 ;
wire \data_out[48]~reg0 ;
wire \data_out[49]~reg0 ;
wire \data_out[50]~reg0 ;
wire \data_out[51]~reg0 ;
wire \data_out[52]~reg0 ;
wire \data_out[53]~reg0 ;
wire \data_out[54]~reg0 ;
wire \data_out[55]~reg0 ;
wire \data_out[56]~reg0 ;
wire \data_out[57]~reg0 ;
wire \data_out[58]~reg0 ;
wire \data_out[59]~reg0 ;
wire \data_out[60]~reg0 ;
wire \data_out[61]~reg0 ;
wire \data_out[62]~reg0 ;
wire \data_out[63]~reg0 ;
wire \done~reg0 ;


// atom is at PIN_L2
stratix_io \clk~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.ddioregout(),
	.padio(clk),
	.dqsundelayedout());
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
defparam \clk~I .ddio_mode = "none";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .output_sync_reset = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y13_N6
stratix_lcell \add~704_I (
// Equation(s):
// \add~704  = \LessThan~155  $ !\i[0] 
// \add~706  = CARRY(!\LessThan~155  & \i[0] )
// \add~706COUT1_711  = CARRY(!\LessThan~155  & \i[0] )

	.clk(gnd),
	.dataa(\LessThan~155 ),
	.datab(\i[0] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~704 ),
	.regout(),
	.cout(),
	.cout0(\add~706 ),
	.cout1(\add~706COUT1_711 ));
// synopsys translate_off
defparam \add~704_I .operation_mode = "arithmetic";
defparam \add~704_I .synch_mode = "off";
defparam \add~704_I .register_cascade_mode = "off";
defparam \add~704_I .sum_lutc_input = "datac";
defparam \add~704_I .lut_mask = "9944";
defparam \add~704_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N7
stratix_lcell \add~698_I (
// Equation(s):
// \add~698  = \i[1]  $ \add~706 
// \add~700  = CARRY(!\add~706  # !\i[1] )
// \add~700COUT1  = CARRY(!\add~706COUT1_711  # !\i[1] )

	.clk(gnd),
	.dataa(vcc),
	.datab(\i[1] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~706 ),
	.cin1(\add~706COUT1_711 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~698 ),
	.regout(),
	.cout(),
	.cout0(\add~700 ),
	.cout1(\add~700COUT1 ));
// synopsys translate_off
defparam \add~698_I .operation_mode = "arithmetic";
defparam \add~698_I .synch_mode = "off";
defparam \add~698_I .register_cascade_mode = "off";
defparam \add~698_I .sum_lutc_input = "cin";
defparam \add~698_I .lut_mask = "3C3F";
defparam \add~698_I .cin0_used = "true";
defparam \add~698_I .cin1_used = "true";
defparam \add~698_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_L3
stratix_io \rst~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.ddioregout(),
	.padio(rst),
	.dqsundelayedout());
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
defparam \rst~I .ddio_mode = "none";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .output_sync_reset = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y13_N9
stratix_lcell \state[2]~reg0_I (
// Equation(s):
// \state[2]~reg0  = DFFEAS(\state[0]~reg0  & (\state[2]~reg0 ) # !\state[0]~reg0  & \state[1]~reg0  & (\i[3]  # \state[2]~reg0 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\state[1]~reg0 ),
	.datab(\state[0]~reg0 ),
	.datac(\i[3] ),
	.datad(\state[2]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state[2]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state[2]~reg0_I .operation_mode = "normal";
defparam \state[2]~reg0_I .synch_mode = "off";
defparam \state[2]~reg0_I .register_cascade_mode = "off";
defparam \state[2]~reg0_I .sum_lutc_input = "datac";
defparam \state[2]~reg0_I .lut_mask = "EE20";
defparam \state[2]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N3
stratix_lcell \Select~1617_I (
// Equation(s):
// \Select~1617  = \state[0]~reg0  & !\state[2]~reg0 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state[0]~reg0 ),
	.datad(\state[2]~reg0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Select~1617 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Select~1617_I .operation_mode = "normal";
defparam \Select~1617_I .synch_mode = "off";
defparam \Select~1617_I .register_cascade_mode = "off";
defparam \Select~1617_I .sum_lutc_input = "datac";
defparam \Select~1617_I .lut_mask = "00F0";
defparam \Select~1617_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N5
stratix_lcell \i[1]~I (
// Equation(s):
// \i[1]  = DFFEAS(\add~698  & (\state[1]~reg0 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \Select~1617 , , , , )

	.clk(\clk~combout ),
	.dataa(\add~698 ),
	.datab(vcc),
	.datac(\state[1]~reg0 ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Select~1617 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i[1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[1]~I .operation_mode = "normal";
defparam \i[1]~I .synch_mode = "off";
defparam \i[1]~I .register_cascade_mode = "off";
defparam \i[1]~I .sum_lutc_input = "datac";
defparam \i[1]~I .lut_mask = "A0A0";
defparam \i[1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N8
stratix_lcell \add~692_I (
// Equation(s):
// \add~692  = \i[2]  $ !\add~700 
// \add~694  = CARRY(\i[2]  & !\add~700 )
// \add~694COUT1_712  = CARRY(\i[2]  & !\add~700COUT1 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\i[2] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~700 ),
	.cin1(\add~700COUT1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~692 ),
	.regout(),
	.cout(),
	.cout0(\add~694 ),
	.cout1(\add~694COUT1_712 ));
// synopsys translate_off
defparam \add~692_I .operation_mode = "arithmetic";
defparam \add~692_I .synch_mode = "off";
defparam \add~692_I .register_cascade_mode = "off";
defparam \add~692_I .sum_lutc_input = "cin";
defparam \add~692_I .lut_mask = "C30C";
defparam \add~692_I .cin0_used = "true";
defparam \add~692_I .cin1_used = "true";
defparam \add~692_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N0
stratix_lcell \i[2]~I (
// Equation(s):
// \i[2]  = DFFEAS(\state[1]~reg0  & \add~692 , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \Select~1617 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state[1]~reg0 ),
	.datad(\add~692 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Select~1617 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i[2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[2]~I .operation_mode = "normal";
defparam \i[2]~I .synch_mode = "off";
defparam \i[2]~I .register_cascade_mode = "off";
defparam \i[2]~I .sum_lutc_input = "datac";
defparam \i[2]~I .lut_mask = "F000";
defparam \i[2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N9
stratix_lcell \add~682_I (
// Equation(s):
// \add~682  = \add~694  $ \i[3] 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i[3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~694 ),
	.cin1(\add~694COUT1_712 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~682 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~682_I .operation_mode = "normal";
defparam \add~682_I .synch_mode = "off";
defparam \add~682_I .register_cascade_mode = "off";
defparam \add~682_I .sum_lutc_input = "cin";
defparam \add~682_I .lut_mask = "0FF0";
defparam \add~682_I .cin0_used = "true";
defparam \add~682_I .cin1_used = "true";
defparam \add~682_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N2
stratix_lcell \i[3]~I (
// Equation(s):
// \i[3]  = DFFEAS(\state[1]~reg0  & \add~682 , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \Select~1617 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state[1]~reg0 ),
	.datad(\add~682 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Select~1617 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i[3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[3]~I .operation_mode = "normal";
defparam \i[3]~I .synch_mode = "off";
defparam \i[3]~I .register_cascade_mode = "off";
defparam \i[3]~I .sum_lutc_input = "datac";
defparam \i[3]~I .lut_mask = "F000";
defparam \i[3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V9
stratix_io \start~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.ddioregout(),
	.padio(start),
	.dqsundelayedout());
// synopsys translate_off
defparam \start~I .operation_mode = "input";
defparam \start~I .ddio_mode = "none";
defparam \start~I .input_register_mode = "none";
defparam \start~I .output_register_mode = "none";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .input_async_reset = "none";
defparam \start~I .output_async_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .output_sync_reset = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .output_power_up = "low";
defparam \start~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y14_N9
stratix_lcell \Select~1557_I (
// Equation(s):
// \Select~1557  = \state[0]~reg0  & (\state[1]~reg0 ) # !\state[0]~reg0  & (\state[1]~reg0  & !\i[3]  # !\state[1]~reg0  & (\start~combout ))

	.clk(gnd),
	.dataa(\state[0]~reg0 ),
	.datab(\i[3] ),
	.datac(\state[1]~reg0 ),
	.datad(\start~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Select~1557 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Select~1557_I .operation_mode = "normal";
defparam \Select~1557_I .synch_mode = "off";
defparam \Select~1557_I .register_cascade_mode = "off";
defparam \Select~1557_I .sum_lutc_input = "datac";
defparam \Select~1557_I .lut_mask = "B5B0";
defparam \Select~1557_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y13_N7
stratix_lcell \state[0]~reg0_I (
// Equation(s):
// \state[0]~reg0  = DFFEAS(\state[2]~reg0  & (\state[0]~reg0 ) # !\state[2]~reg0  & \Select~1557  & (\LessThan~155  # !\state[0]~reg0 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan~155 ),
	.datab(\state[0]~reg0 ),
	.datac(\Select~1557 ),
	.datad(\state[2]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state[0]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state[0]~reg0_I .operation_mode = "normal";
defparam \state[0]~reg0_I .synch_mode = "off";
defparam \state[0]~reg0_I .register_cascade_mode = "off";
defparam \state[0]~reg0_I .sum_lutc_input = "datac";
defparam \state[0]~reg0_I .lut_mask = "CCB0";
defparam \state[0]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y12_N2
stratix_lcell \state[1]~reg0_I (
// Equation(s):
// \state[1]~reg0  = DFFEAS(\state[0]~reg0  # !\i[3]  & \state[1]~reg0 , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , !\state[2]~reg0 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\i[3] ),
	.datad(\state[1]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state[2]~reg0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state[1]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state[1]~reg0_I .operation_mode = "normal";
defparam \state[1]~reg0_I .synch_mode = "off";
defparam \state[1]~reg0_I .register_cascade_mode = "off";
defparam \state[1]~reg0_I .sum_lutc_input = "datac";
defparam \state[1]~reg0_I .lut_mask = "AFAA";
defparam \state[1]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N1
stratix_lcell \i[0]~I (
// Equation(s):
// \i[0]  = DFFEAS(\add~704  # !\state[1]~reg0 , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \Select~1617 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state[1]~reg0 ),
	.datad(\add~704 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Select~1617 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i[0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i[0]~I .operation_mode = "normal";
defparam \i[0]~I .synch_mode = "off";
defparam \i[0]~I .register_cascade_mode = "off";
defparam \i[0]~I .sum_lutc_input = "datac";
defparam \i[0]~I .lut_mask = "FF0F";
defparam \i[0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_Y6
stratix_io \data_in[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[7]~I .operation_mode = "input";
defparam \data_in[7]~I .ddio_mode = "none";
defparam \data_in[7]~I .input_register_mode = "none";
defparam \data_in[7]~I .output_register_mode = "none";
defparam \data_in[7]~I .oe_register_mode = "none";
defparam \data_in[7]~I .input_async_reset = "none";
defparam \data_in[7]~I .output_async_reset = "none";
defparam \data_in[7]~I .oe_async_reset = "none";
defparam \data_in[7]~I .input_sync_reset = "none";
defparam \data_in[7]~I .output_sync_reset = "none";
defparam \data_in[7]~I .oe_sync_reset = "none";
defparam \data_in[7]~I .input_power_up = "low";
defparam \data_in[7]~I .output_power_up = "low";
defparam \data_in[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y13_N2
stratix_lcell \array[0][3]~1490_I (
// Equation(s):
// \array[0][3]~1490  = \start~combout  & (!\state[0]~reg0 )

	.clk(gnd),
	.dataa(\start~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\state[0]~reg0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][3]~1490 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][3]~1490_I .operation_mode = "normal";
defparam \array[0][3]~1490_I .synch_mode = "off";
defparam \array[0][3]~1490_I .register_cascade_mode = "off";
defparam \array[0][3]~1490_I .sum_lutc_input = "datac";
defparam \array[0][3]~1490_I .lut_mask = "00AA";
defparam \array[0][3]~1490_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y14_N8
stratix_lcell \Decoder~58_I (
// Equation(s):
// \Decoder~58  = \state[0]~reg0  & !\state[2]~reg0  & \state[1]~reg0 

	.clk(gnd),
	.dataa(\state[0]~reg0 ),
	.datab(\state[2]~reg0 ),
	.datac(\state[1]~reg0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder~58 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder~58_I .operation_mode = "normal";
defparam \Decoder~58_I .synch_mode = "off";
defparam \Decoder~58_I .register_cascade_mode = "off";
defparam \Decoder~58_I .sum_lutc_input = "datac";
defparam \Decoder~58_I .lut_mask = "2020";
defparam \Decoder~58_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y14_N5
stratix_lcell \Decoder~59_I (
// Equation(s):
// \Decoder~59  = !\state[2]~reg0  & (\state[1]~reg0 )

	.clk(gnd),
	.dataa(\state[2]~reg0 ),
	.datab(vcc),
	.datac(\state[1]~reg0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Decoder~59 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Decoder~59_I .operation_mode = "normal";
defparam \Decoder~59_I .synch_mode = "off";
defparam \Decoder~59_I .register_cascade_mode = "off";
defparam \Decoder~59_I .sum_lutc_input = "datac";
defparam \Decoder~59_I .lut_mask = "5050";
defparam \Decoder~59_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N1
stratix_lcell \j[0]~90_I (
// Equation(s):
// \j[0]~90  = \Decoder~59  & (\state[0]~reg0  & (\LessThan~155 ) # !\state[0]~reg0  & !\i[3] )

	.clk(gnd),
	.dataa(\state[0]~reg0 ),
	.datab(\Decoder~59 ),
	.datac(\i[3] ),
	.datad(\LessThan~155 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\j[0]~90 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \j[0]~90_I .operation_mode = "normal";
defparam \j[0]~90_I .synch_mode = "off";
defparam \j[0]~90_I .register_cascade_mode = "off";
defparam \j[0]~90_I .sum_lutc_input = "datac";
defparam \j[0]~90_I .lut_mask = "8C04";
defparam \j[0]~90_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N5
stratix_lcell \j[0]~I (
// Equation(s):
// \j[0]  = DFFEAS(!\add~688 , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \j[0]~90 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\add~688 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[0]~90 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\j[0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \j[0]~I .operation_mode = "normal";
defparam \j[0]~I .synch_mode = "off";
defparam \j[0]~I .register_cascade_mode = "off";
defparam \j[0]~I .sum_lutc_input = "datac";
defparam \j[0]~I .lut_mask = "00FF";
defparam \j[0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y14_N6
stratix_lcell \add~688_I (
// Equation(s):
// \add~688  = \Decoder~58  & (\j[0] ) # !\Decoder~58  & \i[0] 

	.clk(gnd),
	.dataa(vcc),
	.datab(\i[0] ),
	.datac(\j[0] ),
	.datad(\Decoder~58 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~688 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~688_I .operation_mode = "normal";
defparam \add~688_I .synch_mode = "off";
defparam \add~688_I .register_cascade_mode = "off";
defparam \add~688_I .sum_lutc_input = "datac";
defparam \add~688_I .lut_mask = "F0CC";
defparam \add~688_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N7
stratix_lcell \j[1]~I (
// Equation(s):
// \j[1]  = DFFEAS(\add~688  $ (\Decoder~58  & !\j[1]  # !\Decoder~58  & (!\i[1] )), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \j[0]~90 , , , , )

	.clk(\clk~combout ),
	.dataa(\j[1] ),
	.datab(\Decoder~58 ),
	.datac(\i[1] ),
	.datad(\add~688 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[0]~90 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\j[1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \j[1]~I .operation_mode = "normal";
defparam \j[1]~I .synch_mode = "off";
defparam \j[1]~I .register_cascade_mode = "off";
defparam \j[1]~I .sum_lutc_input = "datac";
defparam \j[1]~I .lut_mask = "B847";
defparam \j[1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y14_N4
stratix_lcell \add~690_I (
// Equation(s):
// \add~690  = \add~688  # \Decoder~58  & (\j[1] ) # !\Decoder~58  & \i[1] 

	.clk(gnd),
	.dataa(\Decoder~58 ),
	.datab(\i[1] ),
	.datac(\add~688 ),
	.datad(\j[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~690 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~690_I .operation_mode = "normal";
defparam \add~690_I .synch_mode = "off";
defparam \add~690_I .register_cascade_mode = "off";
defparam \add~690_I .sum_lutc_input = "datac";
defparam \add~690_I .lut_mask = "FEF4";
defparam \add~690_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N6
stratix_lcell \j[2]~I (
// Equation(s):
// \j[2]  = DFFEAS(\add~690  $ (\Decoder~58  & (!\j[2] ) # !\Decoder~58  & !\i[2] ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \j[0]~90 , , , , )

	.clk(\clk~combout ),
	.dataa(\add~690 ),
	.datab(\i[2] ),
	.datac(\Decoder~58 ),
	.datad(\j[2] ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\j[0]~90 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\j[2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \j[2]~I .operation_mode = "normal";
defparam \j[2]~I .synch_mode = "off";
defparam \j[2]~I .register_cascade_mode = "off";
defparam \j[2]~I .sum_lutc_input = "datac";
defparam \j[2]~I .lut_mask = "A959";
defparam \j[2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y13_N0
stratix_lcell \array[0][3]~1489_I (
// Equation(s):
// \array[0][3]~1489  = \j[2]  & \j[1]  & (\j[0] ) # !\j[2]  & !\j[1]  & (!\j[0] )

	.clk(gnd),
	.dataa(\j[2] ),
	.datab(\j[1] ),
	.datac(vcc),
	.datad(\j[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][3]~1489 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][3]~1489_I .operation_mode = "normal";
defparam \array[0][3]~1489_I .synch_mode = "off";
defparam \array[0][3]~1489_I .register_cascade_mode = "off";
defparam \array[0][3]~1489_I .sum_lutc_input = "datac";
defparam \array[0][3]~1489_I .lut_mask = "8811";
defparam \array[0][3]~1489_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y13_N8
stratix_lcell \array[7][7]~1491_I (
// Equation(s):
// \array[7][7]~1491  = !\state[2]~reg0  & (\state[1]~reg0  $ (!\state[0]~reg0 ))

	.clk(gnd),
	.dataa(\state[1]~reg0 ),
	.datab(\state[2]~reg0 ),
	.datac(vcc),
	.datad(\state[0]~reg0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[7][7]~1491 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][7]~1491_I .operation_mode = "normal";
defparam \array[7][7]~1491_I .synch_mode = "off";
defparam \array[7][7]~1491_I .register_cascade_mode = "off";
defparam \array[7][7]~1491_I .sum_lutc_input = "datac";
defparam \array[7][7]~1491_I .lut_mask = "2211";
defparam \array[7][7]~1491_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y13_N5
stratix_lcell \array[0][3]~1488_I (
// Equation(s):
// \array[0][3]~1488  = \state[0]~reg0  & (\j[0] )

	.clk(gnd),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\j[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][3]~1488 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][3]~1488_I .operation_mode = "normal";
defparam \array[0][3]~1488_I .synch_mode = "off";
defparam \array[0][3]~1488_I .register_cascade_mode = "off";
defparam \array[0][3]~1488_I .sum_lutc_input = "datac";
defparam \array[0][3]~1488_I .lut_mask = "AA00";
defparam \array[0][3]~1488_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y13_N5
stratix_lcell \array[0][3]~1492_I (
// Equation(s):
// \array[0][3]~1492  = \array[7][7]~1491  & (\array[0][3]~1490  # \array[0][3]~1489  & \array[0][3]~1488 )

	.clk(gnd),
	.dataa(\array[0][3]~1490 ),
	.datab(\array[0][3]~1489 ),
	.datac(\array[7][7]~1491 ),
	.datad(\array[0][3]~1488 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][3]~1492 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][3]~1492_I .operation_mode = "normal";
defparam \array[0][3]~1492_I .synch_mode = "off";
defparam \array[0][3]~1492_I .register_cascade_mode = "off";
defparam \array[0][3]~1492_I .sum_lutc_input = "datac";
defparam \array[0][3]~1492_I .lut_mask = "E0A0";
defparam \array[0][3]~1492_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y14_N3
stratix_lcell \array[0][7]~I (
// Equation(s):
// \array[0][7]~COMBOUT  = \LessThan~155  & (\Mux~623 ) # !\LessThan~155  & \key[7] 
// \array[0][7]  = DFFEAS(\array[0][7]~COMBOUT , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[0][3]~1492 , \data_in[7]~combout , , , !\state[0]~reg0 )

	.clk(\clk~combout ),
	.dataa(\LessThan~155 ),
	.datab(\key[7] ),
	.datac(\data_in[7]~combout ),
	.datad(\Mux~623 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state[0]~reg0 ),
	.ena(\array[0][3]~1492 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][7]~COMBOUT ),
	.regout(\array[0][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][7]~I .operation_mode = "normal";
defparam \array[0][7]~I .synch_mode = "on";
defparam \array[0][7]~I .register_cascade_mode = "off";
defparam \array[0][7]~I .sum_lutc_input = "datac";
defparam \array[0][7]~I .lut_mask = "EE44";
defparam \array[0][7]~I .output_mode = "reg_and_comb";
// synopsys translate_on

// atom is at PIN_N10
stratix_io \data_in[39]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[39]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[39]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[39]~I .operation_mode = "input";
defparam \data_in[39]~I .ddio_mode = "none";
defparam \data_in[39]~I .input_register_mode = "none";
defparam \data_in[39]~I .output_register_mode = "none";
defparam \data_in[39]~I .oe_register_mode = "none";
defparam \data_in[39]~I .input_async_reset = "none";
defparam \data_in[39]~I .output_async_reset = "none";
defparam \data_in[39]~I .oe_async_reset = "none";
defparam \data_in[39]~I .input_sync_reset = "none";
defparam \data_in[39]~I .output_sync_reset = "none";
defparam \data_in[39]~I .oe_sync_reset = "none";
defparam \data_in[39]~I .input_power_up = "low";
defparam \data_in[39]~I .output_power_up = "low";
defparam \data_in[39]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y14_N5
stratix_lcell \add~681_I (
// Equation(s):
// \add~681  = \j[1]  $ \j[0] 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\j[1] ),
	.datad(\j[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~681 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~681_I .operation_mode = "normal";
defparam \add~681_I .synch_mode = "off";
defparam \add~681_I .register_cascade_mode = "off";
defparam \add~681_I .sum_lutc_input = "datac";
defparam \add~681_I .lut_mask = "0FF0";
defparam \add~681_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y14_N0
stratix_lcell \array[4][7]~1498_I (
// Equation(s):
// \array[4][7]~1498  = \state[0]~reg0  & \j[0]  & (\j[2]  $ \j[1] )

	.clk(gnd),
	.dataa(\state[0]~reg0 ),
	.datab(\j[2] ),
	.datac(\j[1] ),
	.datad(\j[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[4][7]~1498 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][7]~1498_I .operation_mode = "normal";
defparam \array[4][7]~1498_I .synch_mode = "off";
defparam \array[4][7]~1498_I .register_cascade_mode = "off";
defparam \array[4][7]~1498_I .sum_lutc_input = "datac";
defparam \array[4][7]~1498_I .lut_mask = "2800";
defparam \array[4][7]~1498_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y14_N3
stratix_lcell \array[4][7]~1499_I (
// Equation(s):
// \array[4][7]~1499  = \array[7][7]~1491  & (\array[0][3]~1490  # !\add~681  & \array[4][7]~1498 )

	.clk(gnd),
	.dataa(\array[0][3]~1490 ),
	.datab(\array[7][7]~1491 ),
	.datac(\add~681 ),
	.datad(\array[4][7]~1498 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[4][7]~1499 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][7]~1499_I .operation_mode = "normal";
defparam \array[4][7]~1499_I .synch_mode = "off";
defparam \array[4][7]~1499_I .register_cascade_mode = "off";
defparam \array[4][7]~1499_I .sum_lutc_input = "datac";
defparam \array[4][7]~1499_I .lut_mask = "8C88";
defparam \array[4][7]~1499_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y14_N0
stratix_lcell \array[4][7]~I (
// Equation(s):
// \array[4][7]  = DFFEAS(\state[0]~reg0  & \array[0][7]~COMBOUT  # !\state[0]~reg0  & (\data_in[39]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[4][7]~1499 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\array[0][7]~COMBOUT ),
	.datac(\data_in[39]~combout ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[4][7]~1499 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[4][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][7]~I .operation_mode = "normal";
defparam \array[4][7]~I .synch_mode = "off";
defparam \array[4][7]~I .register_cascade_mode = "off";
defparam \array[4][7]~I .sum_lutc_input = "datac";
defparam \array[4][7]~I .lut_mask = "CCF0";
defparam \array[4][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA12
stratix_io \data_in[23]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[23]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[23]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[23]~I .operation_mode = "input";
defparam \data_in[23]~I .ddio_mode = "none";
defparam \data_in[23]~I .input_register_mode = "none";
defparam \data_in[23]~I .output_register_mode = "none";
defparam \data_in[23]~I .oe_register_mode = "none";
defparam \data_in[23]~I .input_async_reset = "none";
defparam \data_in[23]~I .output_async_reset = "none";
defparam \data_in[23]~I .oe_async_reset = "none";
defparam \data_in[23]~I .input_sync_reset = "none";
defparam \data_in[23]~I .output_sync_reset = "none";
defparam \data_in[23]~I .oe_sync_reset = "none";
defparam \data_in[23]~I .input_power_up = "low";
defparam \data_in[23]~I .output_power_up = "low";
defparam \data_in[23]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y13_N2
stratix_lcell \array[2][3]~1495_I (
// Equation(s):
// \array[2][3]~1495  = !\j[2]  & (\j[1]  $ (\j[0] ))

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\j[2] ),
	.datac(vcc),
	.datad(\j[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[2][3]~1495 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][3]~1495_I .operation_mode = "normal";
defparam \array[2][3]~1495_I .synch_mode = "off";
defparam \array[2][3]~1495_I .register_cascade_mode = "off";
defparam \array[2][3]~1495_I .sum_lutc_input = "datac";
defparam \array[2][3]~1495_I .lut_mask = "1122";
defparam \array[2][3]~1495_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y13_N3
stratix_lcell \array[2][3]~1496_I (
// Equation(s):
// \array[2][3]~1496  = \array[7][7]~1491  & (\array[0][3]~1490  # \array[2][3]~1495  & \array[0][3]~1488 )

	.clk(gnd),
	.dataa(\array[2][3]~1495 ),
	.datab(\array[7][7]~1491 ),
	.datac(\array[0][3]~1488 ),
	.datad(\array[0][3]~1490 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[2][3]~1496 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][3]~1496_I .operation_mode = "normal";
defparam \array[2][3]~1496_I .synch_mode = "off";
defparam \array[2][3]~1496_I .register_cascade_mode = "off";
defparam \array[2][3]~1496_I .sum_lutc_input = "datac";
defparam \array[2][3]~1496_I .lut_mask = "CC80";
defparam \array[2][3]~1496_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y17_N0
stratix_lcell \array[2][7]~I (
// Equation(s):
// \array[2][7]  = DFFEAS(\state[0]~reg0  & (\array[0][7]~COMBOUT ) # !\state[0]~reg0  & (\data_in[23]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[2][3]~1496 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[23]~combout ),
	.datad(\array[0][7]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[2][3]~1496 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[2][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][7]~I .operation_mode = "normal";
defparam \array[2][7]~I .synch_mode = "off";
defparam \array[2][7]~I .register_cascade_mode = "off";
defparam \array[2][7]~I .sum_lutc_input = "datac";
defparam \array[2][7]~I .lut_mask = "FA50";
defparam \array[2][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y17_N2
stratix_lcell \Mux~621_I (
// Equation(s):
// \Mux~621  = \j[1]  & (\j[2]  # \array[2][7] ) # !\j[1]  & !\j[2]  & (\array[0][7] )

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\j[2] ),
	.datac(\array[2][7] ),
	.datad(\array[0][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~621 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~621_I .operation_mode = "normal";
defparam \Mux~621_I .synch_mode = "off";
defparam \Mux~621_I .register_cascade_mode = "off";
defparam \Mux~621_I .sum_lutc_input = "datac";
defparam \Mux~621_I .lut_mask = "B9A8";
defparam \Mux~621_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_AB8
stratix_io \data_in[55]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[55]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[55]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[55]~I .operation_mode = "input";
defparam \data_in[55]~I .ddio_mode = "none";
defparam \data_in[55]~I .input_register_mode = "none";
defparam \data_in[55]~I .output_register_mode = "none";
defparam \data_in[55]~I .oe_register_mode = "none";
defparam \data_in[55]~I .input_async_reset = "none";
defparam \data_in[55]~I .output_async_reset = "none";
defparam \data_in[55]~I .oe_async_reset = "none";
defparam \data_in[55]~I .input_sync_reset = "none";
defparam \data_in[55]~I .output_sync_reset = "none";
defparam \data_in[55]~I .oe_sync_reset = "none";
defparam \data_in[55]~I .input_power_up = "low";
defparam \data_in[55]~I .output_power_up = "low";
defparam \data_in[55]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y14_N7
stratix_lcell \array[6][7]~1502_I (
// Equation(s):
// \array[6][7]~1502  = \array[7][7]~1491  & (\array[0][3]~1490  # \add~681  & \array[4][7]~1498 )

	.clk(gnd),
	.dataa(\array[0][3]~1490 ),
	.datab(\array[7][7]~1491 ),
	.datac(\add~681 ),
	.datad(\array[4][7]~1498 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[6][7]~1502 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][7]~1502_I .operation_mode = "normal";
defparam \array[6][7]~1502_I .synch_mode = "off";
defparam \array[6][7]~1502_I .register_cascade_mode = "off";
defparam \array[6][7]~1502_I .sum_lutc_input = "datac";
defparam \array[6][7]~1502_I .lut_mask = "C888";
defparam \array[6][7]~1502_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y16_N5
stratix_lcell \array[6][7]~I (
// Equation(s):
// \array[6][7]  = DFFEAS(\state[0]~reg0  & \array[0][7]~COMBOUT  # !\state[0]~reg0  & (\data_in[55]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[6][7]~1502 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][7]~COMBOUT ),
	.datab(\state[0]~reg0 ),
	.datac(vcc),
	.datad(\data_in[55]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[6][7]~1502 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[6][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][7]~I .operation_mode = "normal";
defparam \array[6][7]~I .synch_mode = "off";
defparam \array[6][7]~I .register_cascade_mode = "off";
defparam \array[6][7]~I .sum_lutc_input = "datac";
defparam \array[6][7]~I .lut_mask = "BB88";
defparam \array[6][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y17_N8
stratix_lcell \Mux~622_I (
// Equation(s):
// \Mux~622  = \j[2]  & (\Mux~621  & (\array[6][7] ) # !\Mux~621  & \array[4][7] ) # !\j[2]  & (\Mux~621 )

	.clk(gnd),
	.dataa(\array[4][7] ),
	.datab(\j[2] ),
	.datac(\Mux~621 ),
	.datad(\array[6][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~622 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~622_I .operation_mode = "normal";
defparam \Mux~622_I .synch_mode = "off";
defparam \Mux~622_I .register_cascade_mode = "off";
defparam \Mux~622_I .sum_lutc_input = "datac";
defparam \Mux~622_I .lut_mask = "F838";
defparam \Mux~622_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_K10
stratix_io \data_in[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[15]~I .operation_mode = "input";
defparam \data_in[15]~I .ddio_mode = "none";
defparam \data_in[15]~I .input_register_mode = "none";
defparam \data_in[15]~I .output_register_mode = "none";
defparam \data_in[15]~I .oe_register_mode = "none";
defparam \data_in[15]~I .input_async_reset = "none";
defparam \data_in[15]~I .output_async_reset = "none";
defparam \data_in[15]~I .oe_async_reset = "none";
defparam \data_in[15]~I .input_sync_reset = "none";
defparam \data_in[15]~I .output_sync_reset = "none";
defparam \data_in[15]~I .oe_sync_reset = "none";
defparam \data_in[15]~I .input_power_up = "low";
defparam \data_in[15]~I .output_power_up = "low";
defparam \data_in[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y13_N4
stratix_lcell \array[1][0]~1493_I (
// Equation(s):
// \array[1][0]~1493  = \state[0]~reg0  & (!\j[0] )

	.clk(gnd),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\j[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[1][0]~1493 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][0]~1493_I .operation_mode = "normal";
defparam \array[1][0]~1493_I .synch_mode = "off";
defparam \array[1][0]~1493_I .register_cascade_mode = "off";
defparam \array[1][0]~1493_I .sum_lutc_input = "datac";
defparam \array[1][0]~1493_I .lut_mask = "00AA";
defparam \array[1][0]~1493_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y13_N1
stratix_lcell \array[1][0]~1494_I (
// Equation(s):
// \array[1][0]~1494  = \array[7][7]~1491  & (\array[0][3]~1490  # \array[1][0]~1493  & \array[0][3]~1489 )

	.clk(gnd),
	.dataa(\array[0][3]~1490 ),
	.datab(\array[7][7]~1491 ),
	.datac(\array[1][0]~1493 ),
	.datad(\array[0][3]~1489 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[1][0]~1494 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][0]~1494_I .operation_mode = "normal";
defparam \array[1][0]~1494_I .synch_mode = "off";
defparam \array[1][0]~1494_I .register_cascade_mode = "off";
defparam \array[1][0]~1494_I .sum_lutc_input = "datac";
defparam \array[1][0]~1494_I .lut_mask = "C888";
defparam \array[1][0]~1494_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y18_N8
stratix_lcell \array[1][7]~I (
// Equation(s):
// \array[1][7]  = DFFEAS(\state[0]~reg0  & (\array[0][7]~COMBOUT ) # !\state[0]~reg0  & (\data_in[15]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[1][0]~1494 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[15]~combout ),
	.datad(\array[0][7]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[1][0]~1494 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[1][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][7]~I .operation_mode = "normal";
defparam \array[1][7]~I .synch_mode = "off";
defparam \array[1][7]~I .register_cascade_mode = "off";
defparam \array[1][7]~I .sum_lutc_input = "datac";
defparam \array[1][7]~I .lut_mask = "FA50";
defparam \array[1][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F7
stratix_io \data_in[47]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[47]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[47]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[47]~I .operation_mode = "input";
defparam \data_in[47]~I .ddio_mode = "none";
defparam \data_in[47]~I .input_register_mode = "none";
defparam \data_in[47]~I .output_register_mode = "none";
defparam \data_in[47]~I .oe_register_mode = "none";
defparam \data_in[47]~I .input_async_reset = "none";
defparam \data_in[47]~I .output_async_reset = "none";
defparam \data_in[47]~I .oe_async_reset = "none";
defparam \data_in[47]~I .input_sync_reset = "none";
defparam \data_in[47]~I .output_sync_reset = "none";
defparam \data_in[47]~I .oe_sync_reset = "none";
defparam \data_in[47]~I .input_power_up = "low";
defparam \data_in[47]~I .output_power_up = "low";
defparam \data_in[47]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y14_N2
stratix_lcell \array[7][7]~1500_I (
// Equation(s):
// \array[7][7]~1500  = \state[0]~reg0  & \j[2]  & (!\j[0] )

	.clk(gnd),
	.dataa(\state[0]~reg0 ),
	.datab(\j[2] ),
	.datac(vcc),
	.datad(\j[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[7][7]~1500 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][7]~1500_I .operation_mode = "normal";
defparam \array[7][7]~1500_I .synch_mode = "off";
defparam \array[7][7]~1500_I .register_cascade_mode = "off";
defparam \array[7][7]~1500_I .sum_lutc_input = "datac";
defparam \array[7][7]~1500_I .lut_mask = "0088";
defparam \array[7][7]~1500_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y14_N9
stratix_lcell \array[5][0]~1501_I (
// Equation(s):
// \array[5][0]~1501  = \array[7][7]~1491  & (\array[0][3]~1490  # !\add~681  & \array[7][7]~1500 )

	.clk(gnd),
	.dataa(\array[0][3]~1490 ),
	.datab(\array[7][7]~1491 ),
	.datac(\add~681 ),
	.datad(\array[7][7]~1500 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[5][0]~1501 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][0]~1501_I .operation_mode = "normal";
defparam \array[5][0]~1501_I .synch_mode = "off";
defparam \array[5][0]~1501_I .register_cascade_mode = "off";
defparam \array[5][0]~1501_I .sum_lutc_input = "datac";
defparam \array[5][0]~1501_I .lut_mask = "8C88";
defparam \array[5][0]~1501_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y18_N0
stratix_lcell \array[5][7]~I (
// Equation(s):
// \array[5][7]  = DFFEAS(\state[0]~reg0  & \array[0][7]~COMBOUT  # !\state[0]~reg0  & (\data_in[47]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[5][0]~1501 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\array[0][7]~COMBOUT ),
	.datac(\data_in[47]~combout ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[5][0]~1501 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[5][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][7]~I .operation_mode = "normal";
defparam \array[5][7]~I .synch_mode = "off";
defparam \array[5][7]~I .register_cascade_mode = "off";
defparam \array[5][7]~I .sum_lutc_input = "datac";
defparam \array[5][7]~I .lut_mask = "CCF0";
defparam \array[5][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y18_N2
stratix_lcell \Mux~619_I (
// Equation(s):
// \Mux~619  = \j[1]  & (\j[2] ) # !\j[1]  & (\j[2]  & (\array[5][7] ) # !\j[2]  & \array[1][7] )

	.clk(gnd),
	.dataa(\array[1][7] ),
	.datab(\array[5][7] ),
	.datac(\j[1] ),
	.datad(\j[2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~619 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~619_I .operation_mode = "normal";
defparam \Mux~619_I .synch_mode = "off";
defparam \Mux~619_I .register_cascade_mode = "off";
defparam \Mux~619_I .sum_lutc_input = "datac";
defparam \Mux~619_I .lut_mask = "FC0A";
defparam \Mux~619_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_AB12
stratix_io \data_in[31]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[31]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[31]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[31]~I .operation_mode = "input";
defparam \data_in[31]~I .ddio_mode = "none";
defparam \data_in[31]~I .input_register_mode = "none";
defparam \data_in[31]~I .output_register_mode = "none";
defparam \data_in[31]~I .oe_register_mode = "none";
defparam \data_in[31]~I .input_async_reset = "none";
defparam \data_in[31]~I .output_async_reset = "none";
defparam \data_in[31]~I .oe_async_reset = "none";
defparam \data_in[31]~I .input_sync_reset = "none";
defparam \data_in[31]~I .output_sync_reset = "none";
defparam \data_in[31]~I .oe_sync_reset = "none";
defparam \data_in[31]~I .input_power_up = "low";
defparam \data_in[31]~I .output_power_up = "low";
defparam \data_in[31]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y13_N7
stratix_lcell \array[3][0]~1497_I (
// Equation(s):
// \array[3][0]~1497  = \array[7][7]~1491  & (\array[0][3]~1490  # \array[1][0]~1493  & \array[2][3]~1495 )

	.clk(gnd),
	.dataa(\array[1][0]~1493 ),
	.datab(\array[7][7]~1491 ),
	.datac(\array[0][3]~1490 ),
	.datad(\array[2][3]~1495 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[3][0]~1497 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][0]~1497_I .operation_mode = "normal";
defparam \array[3][0]~1497_I .synch_mode = "off";
defparam \array[3][0]~1497_I .register_cascade_mode = "off";
defparam \array[3][0]~1497_I .sum_lutc_input = "datac";
defparam \array[3][0]~1497_I .lut_mask = "C8C0";
defparam \array[3][0]~1497_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y17_N8
stratix_lcell \array[3][7]~I (
// Equation(s):
// \array[3][7]  = DFFEAS(\state[0]~reg0  & (\array[0][7]~COMBOUT ) # !\state[0]~reg0  & \data_in[31]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[3][0]~1497 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in[31]~combout ),
	.datac(\array[0][7]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[3][0]~1497 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[3][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][7]~I .operation_mode = "normal";
defparam \array[3][7]~I .synch_mode = "off";
defparam \array[3][7]~I .register_cascade_mode = "off";
defparam \array[3][7]~I .sum_lutc_input = "datac";
defparam \array[3][7]~I .lut_mask = "F0CC";
defparam \array[3][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_T10
stratix_io \data_in[63]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[63]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[63]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[63]~I .operation_mode = "input";
defparam \data_in[63]~I .ddio_mode = "none";
defparam \data_in[63]~I .input_register_mode = "none";
defparam \data_in[63]~I .output_register_mode = "none";
defparam \data_in[63]~I .oe_register_mode = "none";
defparam \data_in[63]~I .input_async_reset = "none";
defparam \data_in[63]~I .output_async_reset = "none";
defparam \data_in[63]~I .oe_async_reset = "none";
defparam \data_in[63]~I .input_sync_reset = "none";
defparam \data_in[63]~I .output_sync_reset = "none";
defparam \data_in[63]~I .oe_sync_reset = "none";
defparam \data_in[63]~I .input_power_up = "low";
defparam \data_in[63]~I .output_power_up = "low";
defparam \data_in[63]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y14_N4
stratix_lcell \array[7][7]~1503_I (
// Equation(s):
// \array[7][7]~1503  = \array[7][7]~1491  & (\array[0][3]~1490  # \add~681  & \array[7][7]~1500 )

	.clk(gnd),
	.dataa(\array[0][3]~1490 ),
	.datab(\array[7][7]~1491 ),
	.datac(\add~681 ),
	.datad(\array[7][7]~1500 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[7][7]~1503 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][7]~1503_I .operation_mode = "normal";
defparam \array[7][7]~1503_I .synch_mode = "off";
defparam \array[7][7]~1503_I .register_cascade_mode = "off";
defparam \array[7][7]~1503_I .sum_lutc_input = "datac";
defparam \array[7][7]~1503_I .lut_mask = "C888";
defparam \array[7][7]~1503_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y18_N4
stratix_lcell \array[7][7]~I (
// Equation(s):
// \array[7][7]  = DFFEAS(\state[0]~reg0  & \array[0][7]~COMBOUT  # !\state[0]~reg0  & (\data_in[63]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[7][7]~1503 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][7]~COMBOUT ),
	.datab(vcc),
	.datac(\state[0]~reg0 ),
	.datad(\data_in[63]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[7][7]~1503 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[7][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][7]~I .operation_mode = "normal";
defparam \array[7][7]~I .synch_mode = "off";
defparam \array[7][7]~I .register_cascade_mode = "off";
defparam \array[7][7]~I .sum_lutc_input = "datac";
defparam \array[7][7]~I .lut_mask = "AFA0";
defparam \array[7][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y18_N7
stratix_lcell \Mux~620_I (
// Equation(s):
// \Mux~620  = \Mux~619  & (\array[7][7]  # !\j[1] ) # !\Mux~619  & \array[3][7]  & \j[1] 

	.clk(gnd),
	.dataa(\Mux~619 ),
	.datab(\array[3][7] ),
	.datac(\j[1] ),
	.datad(\array[7][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~620 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~620_I .operation_mode = "normal";
defparam \Mux~620_I .synch_mode = "off";
defparam \Mux~620_I .register_cascade_mode = "off";
defparam \Mux~620_I .sum_lutc_input = "datac";
defparam \Mux~620_I .lut_mask = "EA4A";
defparam \Mux~620_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y18_N6
stratix_lcell \Mux~623_I (
// Equation(s):
// \Mux~623  = \j[0]  & (\Mux~620 ) # !\j[0]  & \Mux~622 

	.clk(gnd),
	.dataa(\Mux~622 ),
	.datab(vcc),
	.datac(\Mux~620 ),
	.datad(\j[0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~623 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~623_I .operation_mode = "normal";
defparam \Mux~623_I .synch_mode = "off";
defparam \Mux~623_I .register_cascade_mode = "off";
defparam \Mux~623_I .sum_lutc_input = "datac";
defparam \Mux~623_I .lut_mask = "F0AA";
defparam \Mux~623_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y17_N7
stratix_lcell \Mux~661_I (
// Equation(s):
// \Mux~661  = \i[1]  & (\i[2] ) # !\i[1]  & (\i[2]  & (\array[4][7] ) # !\i[2]  & \array[0][7] )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[0][7] ),
	.datac(\i[2] ),
	.datad(\array[4][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~661 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~661_I .operation_mode = "normal";
defparam \Mux~661_I .synch_mode = "off";
defparam \Mux~661_I .register_cascade_mode = "off";
defparam \Mux~661_I .sum_lutc_input = "datac";
defparam \Mux~661_I .lut_mask = "F4A4";
defparam \Mux~661_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y17_N4
stratix_lcell \Mux~662_I (
// Equation(s):
// \Mux~662  = \Mux~661  & (\array[6][7]  # !\i[1] ) # !\Mux~661  & \array[2][7]  & \i[1] 

	.clk(gnd),
	.dataa(\Mux~661 ),
	.datab(\array[2][7] ),
	.datac(\i[1] ),
	.datad(\array[6][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~662 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~662_I .operation_mode = "normal";
defparam \Mux~662_I .synch_mode = "off";
defparam \Mux~662_I .register_cascade_mode = "off";
defparam \Mux~662_I .sum_lutc_input = "datac";
defparam \Mux~662_I .lut_mask = "EA4A";
defparam \Mux~662_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y14_N1
stratix_lcell \Mux~659_I (
// Equation(s):
// \Mux~659  = \i[1]  & (\i[2]  # \array[3][7] ) # !\i[1]  & \array[1][7]  & !\i[2] 

	.clk(gnd),
	.dataa(\array[1][7] ),
	.datab(\i[1] ),
	.datac(\i[2] ),
	.datad(\array[3][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~659 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~659_I .operation_mode = "normal";
defparam \Mux~659_I .synch_mode = "off";
defparam \Mux~659_I .register_cascade_mode = "off";
defparam \Mux~659_I .sum_lutc_input = "datac";
defparam \Mux~659_I .lut_mask = "CEC2";
defparam \Mux~659_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y14_N2
stratix_lcell \Mux~660_I (
// Equation(s):
// \Mux~660  = \i[2]  & (\Mux~659  & (\array[7][7] ) # !\Mux~659  & \array[5][7] ) # !\i[2]  & (\Mux~659 )

	.clk(gnd),
	.dataa(\array[5][7] ),
	.datab(\array[7][7] ),
	.datac(\i[2] ),
	.datad(\Mux~659 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~660 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~660_I .operation_mode = "normal";
defparam \Mux~660_I .synch_mode = "off";
defparam \Mux~660_I .register_cascade_mode = "off";
defparam \Mux~660_I .sum_lutc_input = "datac";
defparam \Mux~660_I .lut_mask = "CFA0";
defparam \Mux~660_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y13_N4
stratix_lcell \key[7]~58_I (
// Equation(s):
// \key[7]~58  = !\state[2]~reg0  & \state[1]~reg0  & !\state[0]~reg0  & !\i[3] 

	.clk(gnd),
	.dataa(\state[2]~reg0 ),
	.datab(\state[1]~reg0 ),
	.datac(\state[0]~reg0 ),
	.datad(\i[3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\key[7]~58 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[7]~58_I .operation_mode = "normal";
defparam \key[7]~58_I .synch_mode = "off";
defparam \key[7]~58_I .register_cascade_mode = "off";
defparam \key[7]~58_I .sum_lutc_input = "datac";
defparam \key[7]~58_I .lut_mask = "0004";
defparam \key[7]~58_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y14_N2
stratix_lcell \key[7]~I (
// Equation(s):
// \key[7]  = DFFEAS(\i[0]  & (\Mux~660 ) # !\i[0]  & (\Mux~662 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \key[7]~58 , , , , )

	.clk(\clk~combout ),
	.dataa(\i[0] ),
	.datab(vcc),
	.datac(\Mux~662 ),
	.datad(\Mux~660 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key[7]~58 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key[7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[7]~I .operation_mode = "normal";
defparam \key[7]~I .synch_mode = "off";
defparam \key[7]~I .register_cascade_mode = "off";
defparam \key[7]~I .sum_lutc_input = "datac";
defparam \key[7]~I .lut_mask = "FA50";
defparam \key[7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V13
stratix_io \data_in[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[4]~I .operation_mode = "input";
defparam \data_in[4]~I .ddio_mode = "none";
defparam \data_in[4]~I .input_register_mode = "none";
defparam \data_in[4]~I .output_register_mode = "none";
defparam \data_in[4]~I .oe_register_mode = "none";
defparam \data_in[4]~I .input_async_reset = "none";
defparam \data_in[4]~I .output_async_reset = "none";
defparam \data_in[4]~I .oe_async_reset = "none";
defparam \data_in[4]~I .input_sync_reset = "none";
defparam \data_in[4]~I .output_sync_reset = "none";
defparam \data_in[4]~I .oe_sync_reset = "none";
defparam \data_in[4]~I .input_power_up = "low";
defparam \data_in[4]~I .output_power_up = "low";
defparam \data_in[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_K8
stratix_io \data_in[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[12]~I .operation_mode = "input";
defparam \data_in[12]~I .ddio_mode = "none";
defparam \data_in[12]~I .input_register_mode = "none";
defparam \data_in[12]~I .output_register_mode = "none";
defparam \data_in[12]~I .oe_register_mode = "none";
defparam \data_in[12]~I .input_async_reset = "none";
defparam \data_in[12]~I .output_async_reset = "none";
defparam \data_in[12]~I .oe_async_reset = "none";
defparam \data_in[12]~I .input_sync_reset = "none";
defparam \data_in[12]~I .output_sync_reset = "none";
defparam \data_in[12]~I .oe_sync_reset = "none";
defparam \data_in[12]~I .input_power_up = "low";
defparam \data_in[12]~I .output_power_up = "low";
defparam \data_in[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y18_N3
stratix_lcell \array[1][4]~I (
// Equation(s):
// \array[1][4]  = DFFEAS(\state[0]~reg0  & \array[0][4]~COMBOUT  # !\state[0]~reg0  & (\data_in[12]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[1][0]~1494 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(\array[0][4]~COMBOUT ),
	.datac(vcc),
	.datad(\data_in[12]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[1][0]~1494 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[1][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][4]~I .operation_mode = "normal";
defparam \array[1][4]~I .synch_mode = "off";
defparam \array[1][4]~I .register_cascade_mode = "off";
defparam \array[1][4]~I .sum_lutc_input = "datac";
defparam \array[1][4]~I .lut_mask = "DD88";
defparam \array[1][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P9
stratix_io \data_in[28]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[28]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[28]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[28]~I .operation_mode = "input";
defparam \data_in[28]~I .ddio_mode = "none";
defparam \data_in[28]~I .input_register_mode = "none";
defparam \data_in[28]~I .output_register_mode = "none";
defparam \data_in[28]~I .oe_register_mode = "none";
defparam \data_in[28]~I .input_async_reset = "none";
defparam \data_in[28]~I .output_async_reset = "none";
defparam \data_in[28]~I .oe_async_reset = "none";
defparam \data_in[28]~I .input_sync_reset = "none";
defparam \data_in[28]~I .output_sync_reset = "none";
defparam \data_in[28]~I .oe_sync_reset = "none";
defparam \data_in[28]~I .input_power_up = "low";
defparam \data_in[28]~I .output_power_up = "low";
defparam \data_in[28]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y17_N7
stratix_lcell \array[3][4]~I (
// Equation(s):
// \array[3][4]  = DFFEAS(\state[0]~reg0  & \array[0][4]~COMBOUT  # !\state[0]~reg0  & (\data_in[28]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[3][0]~1497 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\array[0][4]~COMBOUT ),
	.datac(\data_in[28]~combout ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[3][0]~1497 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[3][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][4]~I .operation_mode = "normal";
defparam \array[3][4]~I .synch_mode = "off";
defparam \array[3][4]~I .register_cascade_mode = "off";
defparam \array[3][4]~I .sum_lutc_input = "datac";
defparam \array[3][4]~I .lut_mask = "CCF0";
defparam \array[3][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N2
stratix_lcell \Mux~644_I (
// Equation(s):
// \Mux~644  = \i[2]  & (\i[1] ) # !\i[2]  & (\i[1]  & (\array[3][4] ) # !\i[1]  & \array[1][4] )

	.clk(gnd),
	.dataa(\array[1][4] ),
	.datab(\array[3][4] ),
	.datac(\i[2] ),
	.datad(\i[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~644 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~644_I .operation_mode = "normal";
defparam \Mux~644_I .synch_mode = "off";
defparam \Mux~644_I .register_cascade_mode = "off";
defparam \Mux~644_I .sum_lutc_input = "datac";
defparam \Mux~644_I .lut_mask = "FC0A";
defparam \Mux~644_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_C5
stratix_io \data_in[44]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[44]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[44]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[44]~I .operation_mode = "input";
defparam \data_in[44]~I .ddio_mode = "none";
defparam \data_in[44]~I .input_register_mode = "none";
defparam \data_in[44]~I .output_register_mode = "none";
defparam \data_in[44]~I .oe_register_mode = "none";
defparam \data_in[44]~I .input_async_reset = "none";
defparam \data_in[44]~I .output_async_reset = "none";
defparam \data_in[44]~I .oe_async_reset = "none";
defparam \data_in[44]~I .input_sync_reset = "none";
defparam \data_in[44]~I .output_sync_reset = "none";
defparam \data_in[44]~I .oe_sync_reset = "none";
defparam \data_in[44]~I .input_power_up = "low";
defparam \data_in[44]~I .output_power_up = "low";
defparam \data_in[44]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y18_N9
stratix_lcell \array[5][4]~I (
// Equation(s):
// \array[5][4]  = DFFEAS(\state[0]~reg0  & \array[0][4]~COMBOUT  # !\state[0]~reg0  & (\data_in[44]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[5][0]~1501 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\array[0][4]~COMBOUT ),
	.datac(\data_in[44]~combout ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[5][0]~1501 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[5][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][4]~I .operation_mode = "normal";
defparam \array[5][4]~I .synch_mode = "off";
defparam \array[5][4]~I .register_cascade_mode = "off";
defparam \array[5][4]~I .sum_lutc_input = "datac";
defparam \array[5][4]~I .lut_mask = "CCF0";
defparam \array[5][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA6
stratix_io \data_in[60]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[60]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[60]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[60]~I .operation_mode = "input";
defparam \data_in[60]~I .ddio_mode = "none";
defparam \data_in[60]~I .input_register_mode = "none";
defparam \data_in[60]~I .output_register_mode = "none";
defparam \data_in[60]~I .oe_register_mode = "none";
defparam \data_in[60]~I .input_async_reset = "none";
defparam \data_in[60]~I .output_async_reset = "none";
defparam \data_in[60]~I .oe_async_reset = "none";
defparam \data_in[60]~I .input_sync_reset = "none";
defparam \data_in[60]~I .output_sync_reset = "none";
defparam \data_in[60]~I .oe_sync_reset = "none";
defparam \data_in[60]~I .input_power_up = "low";
defparam \data_in[60]~I .output_power_up = "low";
defparam \data_in[60]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y18_N0
stratix_lcell \array[7][4]~I (
// Equation(s):
// \array[7][4]  = DFFEAS(\state[0]~reg0  & (\array[0][4]~COMBOUT ) # !\state[0]~reg0  & \data_in[60]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[7][7]~1503 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in[60]~combout ),
	.datac(\state[0]~reg0 ),
	.datad(\array[0][4]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[7][7]~1503 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[7][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][4]~I .operation_mode = "normal";
defparam \array[7][4]~I .synch_mode = "off";
defparam \array[7][4]~I .register_cascade_mode = "off";
defparam \array[7][4]~I .sum_lutc_input = "datac";
defparam \array[7][4]~I .lut_mask = "FC0C";
defparam \array[7][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N4
stratix_lcell \Mux~645_I (
// Equation(s):
// \Mux~645  = \Mux~644  & (\array[7][4]  # !\i[2] ) # !\Mux~644  & \array[5][4]  & \i[2] 

	.clk(gnd),
	.dataa(\Mux~644 ),
	.datab(\array[5][4] ),
	.datac(\i[2] ),
	.datad(\array[7][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~645 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~645_I .operation_mode = "normal";
defparam \Mux~645_I .synch_mode = "off";
defparam \Mux~645_I .register_cascade_mode = "off";
defparam \Mux~645_I .sum_lutc_input = "datac";
defparam \Mux~645_I .lut_mask = "EA4A";
defparam \Mux~645_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_T8
stratix_io \data_in[52]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[52]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[52]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[52]~I .operation_mode = "input";
defparam \data_in[52]~I .ddio_mode = "none";
defparam \data_in[52]~I .input_register_mode = "none";
defparam \data_in[52]~I .output_register_mode = "none";
defparam \data_in[52]~I .oe_register_mode = "none";
defparam \data_in[52]~I .input_async_reset = "none";
defparam \data_in[52]~I .output_async_reset = "none";
defparam \data_in[52]~I .oe_async_reset = "none";
defparam \data_in[52]~I .input_sync_reset = "none";
defparam \data_in[52]~I .output_sync_reset = "none";
defparam \data_in[52]~I .oe_sync_reset = "none";
defparam \data_in[52]~I .input_power_up = "low";
defparam \data_in[52]~I .output_power_up = "low";
defparam \data_in[52]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y16_N1
stratix_lcell \array[6][4]~I (
// Equation(s):
// \array[6][4]  = DFFEAS(\state[0]~reg0  & (\array[0][4]~COMBOUT ) # !\state[0]~reg0  & \data_in[52]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[6][7]~1502 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[52]~combout ),
	.datab(vcc),
	.datac(\array[0][4]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[6][7]~1502 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[6][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][4]~I .operation_mode = "normal";
defparam \array[6][4]~I .synch_mode = "off";
defparam \array[6][4]~I .register_cascade_mode = "off";
defparam \array[6][4]~I .sum_lutc_input = "datac";
defparam \array[6][4]~I .lut_mask = "F0AA";
defparam \array[6][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A12
stratix_io \data_in[20]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[20]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[20]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[20]~I .operation_mode = "input";
defparam \data_in[20]~I .ddio_mode = "none";
defparam \data_in[20]~I .input_register_mode = "none";
defparam \data_in[20]~I .output_register_mode = "none";
defparam \data_in[20]~I .oe_register_mode = "none";
defparam \data_in[20]~I .input_async_reset = "none";
defparam \data_in[20]~I .output_async_reset = "none";
defparam \data_in[20]~I .oe_async_reset = "none";
defparam \data_in[20]~I .input_sync_reset = "none";
defparam \data_in[20]~I .output_sync_reset = "none";
defparam \data_in[20]~I .oe_sync_reset = "none";
defparam \data_in[20]~I .input_power_up = "low";
defparam \data_in[20]~I .output_power_up = "low";
defparam \data_in[20]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y17_N6
stratix_lcell \array[2][4]~I (
// Equation(s):
// \array[2][4]  = DFFEAS(\state[0]~reg0  & (\array[0][4]~COMBOUT ) # !\state[0]~reg0  & (\data_in[20]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[2][3]~1496 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[20]~combout ),
	.datad(\array[0][4]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[2][3]~1496 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[2][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][4]~I .operation_mode = "normal";
defparam \array[2][4]~I .synch_mode = "off";
defparam \array[2][4]~I .register_cascade_mode = "off";
defparam \array[2][4]~I .sum_lutc_input = "datac";
defparam \array[2][4]~I .lut_mask = "FA50";
defparam \array[2][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N3
stratix_lcell \array[0][4]~I (
// Equation(s):
// \array[0][4]~COMBOUT  = \LessThan~155  & \Mux~608  # !\LessThan~155  & (\key[4] )
// \array[0][4]  = DFFEAS(\array[0][4]~COMBOUT , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[0][3]~1492 , \data_in[4]~combout , , , !\state[0]~reg0 )

	.clk(\clk~combout ),
	.dataa(\LessThan~155 ),
	.datab(\Mux~608 ),
	.datac(\data_in[4]~combout ),
	.datad(\key[4] ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state[0]~reg0 ),
	.ena(\array[0][3]~1492 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][4]~COMBOUT ),
	.regout(\array[0][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][4]~I .operation_mode = "normal";
defparam \array[0][4]~I .synch_mode = "on";
defparam \array[0][4]~I .register_cascade_mode = "off";
defparam \array[0][4]~I .sum_lutc_input = "datac";
defparam \array[0][4]~I .lut_mask = "DD88";
defparam \array[0][4]~I .output_mode = "reg_and_comb";
// synopsys translate_on

// atom is at LC_X33_Y15_N6
stratix_lcell \Mux~646_I (
// Equation(s):
// \Mux~646  = \i[1]  & \i[2]  # !\i[1]  & (\i[2]  & (\array[4][4] ) # !\i[2]  & \array[0][4] )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\i[2] ),
	.datac(\array[0][4] ),
	.datad(\array[4][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~646 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~646_I .operation_mode = "normal";
defparam \Mux~646_I .synch_mode = "off";
defparam \Mux~646_I .register_cascade_mode = "off";
defparam \Mux~646_I .sum_lutc_input = "datac";
defparam \Mux~646_I .lut_mask = "DC98";
defparam \Mux~646_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N7
stratix_lcell \Mux~647_I (
// Equation(s):
// \Mux~647  = \i[1]  & (\Mux~646  & \array[6][4]  # !\Mux~646  & (\array[2][4] )) # !\i[1]  & (\Mux~646 )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[6][4] ),
	.datac(\array[2][4] ),
	.datad(\Mux~646 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~647 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~647_I .operation_mode = "normal";
defparam \Mux~647_I .synch_mode = "off";
defparam \Mux~647_I .register_cascade_mode = "off";
defparam \Mux~647_I .sum_lutc_input = "datac";
defparam \Mux~647_I .lut_mask = "DDA0";
defparam \Mux~647_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y14_N8
stratix_lcell \key[4]~I (
// Equation(s):
// \key[4]  = DFFEAS(\i[0]  & \Mux~645  # !\i[0]  & (\Mux~647 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \key[7]~58 , , , , )

	.clk(\clk~combout ),
	.dataa(\Mux~645 ),
	.datab(\Mux~647 ),
	.datac(\i[0] ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key[7]~58 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key[4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[4]~I .operation_mode = "normal";
defparam \key[4]~I .synch_mode = "off";
defparam \key[4]~I .register_cascade_mode = "off";
defparam \key[4]~I .sum_lutc_input = "datac";
defparam \key[4]~I .lut_mask = "ACAC";
defparam \key[4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA11
stratix_io \data_in[36]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[36]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[36]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[36]~I .operation_mode = "input";
defparam \data_in[36]~I .ddio_mode = "none";
defparam \data_in[36]~I .input_register_mode = "none";
defparam \data_in[36]~I .output_register_mode = "none";
defparam \data_in[36]~I .oe_register_mode = "none";
defparam \data_in[36]~I .input_async_reset = "none";
defparam \data_in[36]~I .output_async_reset = "none";
defparam \data_in[36]~I .oe_async_reset = "none";
defparam \data_in[36]~I .input_sync_reset = "none";
defparam \data_in[36]~I .output_sync_reset = "none";
defparam \data_in[36]~I .oe_sync_reset = "none";
defparam \data_in[36]~I .input_power_up = "low";
defparam \data_in[36]~I .output_power_up = "low";
defparam \data_in[36]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y14_N4
stratix_lcell \array[4][4]~I (
// Equation(s):
// \array[4][4]  = DFFEAS(\state[0]~reg0  & \array[0][4]~COMBOUT  # !\state[0]~reg0  & (\data_in[36]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[4][7]~1499 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][4]~COMBOUT ),
	.datab(\state[0]~reg0 ),
	.datac(\data_in[36]~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[4][7]~1499 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[4][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][4]~I .operation_mode = "normal";
defparam \array[4][4]~I .synch_mode = "off";
defparam \array[4][4]~I .register_cascade_mode = "off";
defparam \array[4][4]~I .sum_lutc_input = "datac";
defparam \array[4][4]~I .lut_mask = "B8B8";
defparam \array[4][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N8
stratix_lcell \Mux~606_I (
// Equation(s):
// \Mux~606  = \j[2]  & (\j[1] ) # !\j[2]  & (\j[1]  & (\array[2][4] ) # !\j[1]  & \array[0][4] )

	.clk(gnd),
	.dataa(\array[0][4] ),
	.datab(\j[2] ),
	.datac(\array[2][4] ),
	.datad(\j[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~606 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~606_I .operation_mode = "normal";
defparam \Mux~606_I .synch_mode = "off";
defparam \Mux~606_I .register_cascade_mode = "off";
defparam \Mux~606_I .sum_lutc_input = "datac";
defparam \Mux~606_I .lut_mask = "FC22";
defparam \Mux~606_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N9
stratix_lcell \Mux~607_I (
// Equation(s):
// \Mux~607  = \j[2]  & (\Mux~606  & (\array[6][4] ) # !\Mux~606  & \array[4][4] ) # !\j[2]  & (\Mux~606 )

	.clk(gnd),
	.dataa(\array[4][4] ),
	.datab(\array[6][4] ),
	.datac(\j[2] ),
	.datad(\Mux~606 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~607 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~607_I .operation_mode = "normal";
defparam \Mux~607_I .synch_mode = "off";
defparam \Mux~607_I .register_cascade_mode = "off";
defparam \Mux~607_I .sum_lutc_input = "datac";
defparam \Mux~607_I .lut_mask = "CFA0";
defparam \Mux~607_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N5
stratix_lcell \Mux~604_I (
// Equation(s):
// \Mux~604  = \j[1]  & (\j[2] ) # !\j[1]  & (\j[2]  & (\array[5][4] ) # !\j[2]  & \array[1][4] )

	.clk(gnd),
	.dataa(\array[1][4] ),
	.datab(\j[1] ),
	.datac(\j[2] ),
	.datad(\array[5][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~604 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~604_I .operation_mode = "normal";
defparam \Mux~604_I .synch_mode = "off";
defparam \Mux~604_I .register_cascade_mode = "off";
defparam \Mux~604_I .sum_lutc_input = "datac";
defparam \Mux~604_I .lut_mask = "F2C2";
defparam \Mux~604_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N0
stratix_lcell \Mux~605_I (
// Equation(s):
// \Mux~605  = \Mux~604  & (\array[7][4]  # !\j[1] ) # !\Mux~604  & \j[1]  & \array[3][4] 

	.clk(gnd),
	.dataa(\Mux~604 ),
	.datab(\j[1] ),
	.datac(\array[3][4] ),
	.datad(\array[7][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~605 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~605_I .operation_mode = "normal";
defparam \Mux~605_I .synch_mode = "off";
defparam \Mux~605_I .register_cascade_mode = "off";
defparam \Mux~605_I .sum_lutc_input = "datac";
defparam \Mux~605_I .lut_mask = "EA62";
defparam \Mux~605_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y15_N1
stratix_lcell \Mux~608_I (
// Equation(s):
// \Mux~608  = \j[0]  & (\Mux~605 ) # !\j[0]  & \Mux~607 

	.clk(gnd),
	.dataa(\j[0] ),
	.datab(\Mux~607 ),
	.datac(vcc),
	.datad(\Mux~605 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~608 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~608_I .operation_mode = "normal";
defparam \Mux~608_I .synch_mode = "off";
defparam \Mux~608_I .register_cascade_mode = "off";
defparam \Mux~608_I .sum_lutc_input = "datac";
defparam \Mux~608_I .lut_mask = "EE44";
defparam \Mux~608_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_F9
stratix_io \data_in[43]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[43]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[43]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[43]~I .operation_mode = "input";
defparam \data_in[43]~I .ddio_mode = "none";
defparam \data_in[43]~I .input_register_mode = "none";
defparam \data_in[43]~I .output_register_mode = "none";
defparam \data_in[43]~I .oe_register_mode = "none";
defparam \data_in[43]~I .input_async_reset = "none";
defparam \data_in[43]~I .output_async_reset = "none";
defparam \data_in[43]~I .oe_async_reset = "none";
defparam \data_in[43]~I .input_sync_reset = "none";
defparam \data_in[43]~I .output_sync_reset = "none";
defparam \data_in[43]~I .oe_sync_reset = "none";
defparam \data_in[43]~I .input_power_up = "low";
defparam \data_in[43]~I .output_power_up = "low";
defparam \data_in[43]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T1
stratix_io \data_in[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[3]~I .operation_mode = "input";
defparam \data_in[3]~I .ddio_mode = "none";
defparam \data_in[3]~I .input_register_mode = "none";
defparam \data_in[3]~I .output_register_mode = "none";
defparam \data_in[3]~I .oe_register_mode = "none";
defparam \data_in[3]~I .input_async_reset = "none";
defparam \data_in[3]~I .output_async_reset = "none";
defparam \data_in[3]~I .oe_async_reset = "none";
defparam \data_in[3]~I .input_sync_reset = "none";
defparam \data_in[3]~I .output_sync_reset = "none";
defparam \data_in[3]~I .oe_sync_reset = "none";
defparam \data_in[3]~I .input_power_up = "low";
defparam \data_in[3]~I .output_power_up = "low";
defparam \data_in[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_K14
stratix_io \data_in[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[11]~I .operation_mode = "input";
defparam \data_in[11]~I .ddio_mode = "none";
defparam \data_in[11]~I .input_register_mode = "none";
defparam \data_in[11]~I .output_register_mode = "none";
defparam \data_in[11]~I .oe_register_mode = "none";
defparam \data_in[11]~I .input_async_reset = "none";
defparam \data_in[11]~I .output_async_reset = "none";
defparam \data_in[11]~I .oe_async_reset = "none";
defparam \data_in[11]~I .input_sync_reset = "none";
defparam \data_in[11]~I .output_sync_reset = "none";
defparam \data_in[11]~I .oe_sync_reset = "none";
defparam \data_in[11]~I .input_power_up = "low";
defparam \data_in[11]~I .output_power_up = "low";
defparam \data_in[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y18_N9
stratix_lcell \array[1][3]~I (
// Equation(s):
// \array[1][3]  = DFFEAS(\state[0]~reg0  & (\array[0][3]~COMBOUT ) # !\state[0]~reg0  & \data_in[11]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[1][0]~1494 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[11]~combout ),
	.datab(vcc),
	.datac(\state[0]~reg0 ),
	.datad(\array[0][3]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[1][0]~1494 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[1][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][3]~I .operation_mode = "normal";
defparam \array[1][3]~I .synch_mode = "off";
defparam \array[1][3]~I .register_cascade_mode = "off";
defparam \array[1][3]~I .sum_lutc_input = "datac";
defparam \array[1][3]~I .lut_mask = "FA0A";
defparam \array[1][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N6
stratix_lcell \Mux~599_I (
// Equation(s):
// \Mux~599  = \j[2]  & (\array[5][3]  # \j[1] ) # !\j[2]  & \array[1][3]  & (!\j[1] )

	.clk(gnd),
	.dataa(\array[1][3] ),
	.datab(\j[2] ),
	.datac(\array[5][3] ),
	.datad(\j[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~599 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~599_I .operation_mode = "normal";
defparam \Mux~599_I .synch_mode = "off";
defparam \Mux~599_I .register_cascade_mode = "off";
defparam \Mux~599_I .sum_lutc_input = "datac";
defparam \Mux~599_I .lut_mask = "CCE2";
defparam \Mux~599_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_B11
stratix_io \data_in[59]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[59]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[59]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[59]~I .operation_mode = "input";
defparam \data_in[59]~I .ddio_mode = "none";
defparam \data_in[59]~I .input_register_mode = "none";
defparam \data_in[59]~I .output_register_mode = "none";
defparam \data_in[59]~I .oe_register_mode = "none";
defparam \data_in[59]~I .input_async_reset = "none";
defparam \data_in[59]~I .output_async_reset = "none";
defparam \data_in[59]~I .oe_async_reset = "none";
defparam \data_in[59]~I .input_sync_reset = "none";
defparam \data_in[59]~I .output_sync_reset = "none";
defparam \data_in[59]~I .oe_sync_reset = "none";
defparam \data_in[59]~I .input_power_up = "low";
defparam \data_in[59]~I .output_power_up = "low";
defparam \data_in[59]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y18_N1
stratix_lcell \array[7][3]~I (
// Equation(s):
// \array[7][3]  = DFFEAS(\state[0]~reg0  & \array[0][3]~COMBOUT  # !\state[0]~reg0  & (\data_in[59]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[7][7]~1503 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][3]~COMBOUT ),
	.datab(\state[0]~reg0 ),
	.datac(\data_in[59]~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[7][7]~1503 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[7][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][3]~I .operation_mode = "normal";
defparam \array[7][3]~I .synch_mode = "off";
defparam \array[7][3]~I .register_cascade_mode = "off";
defparam \array[7][3]~I .sum_lutc_input = "datac";
defparam \array[7][3]~I .lut_mask = "B8B8";
defparam \array[7][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D13
stratix_io \data_in[27]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[27]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[27]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[27]~I .operation_mode = "input";
defparam \data_in[27]~I .ddio_mode = "none";
defparam \data_in[27]~I .input_register_mode = "none";
defparam \data_in[27]~I .output_register_mode = "none";
defparam \data_in[27]~I .oe_register_mode = "none";
defparam \data_in[27]~I .input_async_reset = "none";
defparam \data_in[27]~I .output_async_reset = "none";
defparam \data_in[27]~I .oe_async_reset = "none";
defparam \data_in[27]~I .input_sync_reset = "none";
defparam \data_in[27]~I .output_sync_reset = "none";
defparam \data_in[27]~I .oe_sync_reset = "none";
defparam \data_in[27]~I .input_power_up = "low";
defparam \data_in[27]~I .output_power_up = "low";
defparam \data_in[27]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y17_N6
stratix_lcell \array[3][3]~I (
// Equation(s):
// \array[3][3]  = DFFEAS(\state[0]~reg0  & \array[0][3]~COMBOUT  # !\state[0]~reg0  & (\data_in[27]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[3][0]~1497 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][3]~COMBOUT ),
	.datab(\data_in[27]~combout ),
	.datac(vcc),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[3][0]~1497 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[3][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][3]~I .operation_mode = "normal";
defparam \array[3][3]~I .synch_mode = "off";
defparam \array[3][3]~I .register_cascade_mode = "off";
defparam \array[3][3]~I .sum_lutc_input = "datac";
defparam \array[3][3]~I .lut_mask = "AACC";
defparam \array[3][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N7
stratix_lcell \Mux~600_I (
// Equation(s):
// \Mux~600  = \j[1]  & (\Mux~599  & \array[7][3]  # !\Mux~599  & (\array[3][3] )) # !\j[1]  & \Mux~599 

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\Mux~599 ),
	.datac(\array[7][3] ),
	.datad(\array[3][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~600 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~600_I .operation_mode = "normal";
defparam \Mux~600_I .synch_mode = "off";
defparam \Mux~600_I .register_cascade_mode = "off";
defparam \Mux~600_I .sum_lutc_input = "datac";
defparam \Mux~600_I .lut_mask = "E6C4";
defparam \Mux~600_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_Y13
stratix_io \data_in[35]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[35]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[35]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[35]~I .operation_mode = "input";
defparam \data_in[35]~I .ddio_mode = "none";
defparam \data_in[35]~I .input_register_mode = "none";
defparam \data_in[35]~I .output_register_mode = "none";
defparam \data_in[35]~I .oe_register_mode = "none";
defparam \data_in[35]~I .input_async_reset = "none";
defparam \data_in[35]~I .output_async_reset = "none";
defparam \data_in[35]~I .oe_async_reset = "none";
defparam \data_in[35]~I .input_sync_reset = "none";
defparam \data_in[35]~I .output_sync_reset = "none";
defparam \data_in[35]~I .oe_sync_reset = "none";
defparam \data_in[35]~I .input_power_up = "low";
defparam \data_in[35]~I .output_power_up = "low";
defparam \data_in[35]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y14_N8
stratix_lcell \array[4][3]~I (
// Equation(s):
// \array[4][3]  = DFFEAS(\state[0]~reg0  & (\array[0][3]~COMBOUT ) # !\state[0]~reg0  & \data_in[35]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[4][7]~1499 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[35]~combout ),
	.datab(\array[0][3]~COMBOUT ),
	.datac(\state[0]~reg0 ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[4][7]~1499 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[4][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][3]~I .operation_mode = "normal";
defparam \array[4][3]~I .synch_mode = "off";
defparam \array[4][3]~I .register_cascade_mode = "off";
defparam \array[4][3]~I .sum_lutc_input = "datac";
defparam \array[4][3]~I .lut_mask = "CACA";
defparam \array[4][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U8
stratix_io \data_in[51]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[51]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[51]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[51]~I .operation_mode = "input";
defparam \data_in[51]~I .ddio_mode = "none";
defparam \data_in[51]~I .input_register_mode = "none";
defparam \data_in[51]~I .output_register_mode = "none";
defparam \data_in[51]~I .oe_register_mode = "none";
defparam \data_in[51]~I .input_async_reset = "none";
defparam \data_in[51]~I .output_async_reset = "none";
defparam \data_in[51]~I .oe_async_reset = "none";
defparam \data_in[51]~I .input_sync_reset = "none";
defparam \data_in[51]~I .output_sync_reset = "none";
defparam \data_in[51]~I .oe_sync_reset = "none";
defparam \data_in[51]~I .input_power_up = "low";
defparam \data_in[51]~I .output_power_up = "low";
defparam \data_in[51]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y16_N0
stratix_lcell \array[6][3]~I (
// Equation(s):
// \array[6][3]  = DFFEAS(\state[0]~reg0  & (\array[0][3]~COMBOUT ) # !\state[0]~reg0  & \data_in[51]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[6][7]~1502 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in[51]~combout ),
	.datac(\array[0][3]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[6][7]~1502 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[6][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][3]~I .operation_mode = "normal";
defparam \array[6][3]~I .synch_mode = "off";
defparam \array[6][3]~I .register_cascade_mode = "off";
defparam \array[6][3]~I .sum_lutc_input = "datac";
defparam \array[6][3]~I .lut_mask = "F0CC";
defparam \array[6][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N4
stratix_lcell \array[0][3]~I (
// Equation(s):
// \array[0][3]~COMBOUT  = \LessThan~155  & (\Mux~603 ) # !\LessThan~155  & \key[3] 
// \array[0][3]  = DFFEAS(\array[0][3]~COMBOUT , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[0][3]~1492 , \data_in[3]~combout , , , !\state[0]~reg0 )

	.clk(\clk~combout ),
	.dataa(\LessThan~155 ),
	.datab(\key[3] ),
	.datac(\data_in[3]~combout ),
	.datad(\Mux~603 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state[0]~reg0 ),
	.ena(\array[0][3]~1492 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][3]~COMBOUT ),
	.regout(\array[0][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][3]~I .operation_mode = "normal";
defparam \array[0][3]~I .synch_mode = "on";
defparam \array[0][3]~I .register_cascade_mode = "off";
defparam \array[0][3]~I .sum_lutc_input = "datac";
defparam \array[0][3]~I .lut_mask = "EE44";
defparam \array[0][3]~I .output_mode = "reg_and_comb";
// synopsys translate_on

// atom is at PIN_N6
stratix_io \data_in[19]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[19]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[19]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[19]~I .operation_mode = "input";
defparam \data_in[19]~I .ddio_mode = "none";
defparam \data_in[19]~I .input_register_mode = "none";
defparam \data_in[19]~I .output_register_mode = "none";
defparam \data_in[19]~I .oe_register_mode = "none";
defparam \data_in[19]~I .input_async_reset = "none";
defparam \data_in[19]~I .output_async_reset = "none";
defparam \data_in[19]~I .oe_async_reset = "none";
defparam \data_in[19]~I .input_sync_reset = "none";
defparam \data_in[19]~I .output_sync_reset = "none";
defparam \data_in[19]~I .oe_sync_reset = "none";
defparam \data_in[19]~I .input_power_up = "low";
defparam \data_in[19]~I .output_power_up = "low";
defparam \data_in[19]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y13_N6
stratix_lcell \array[2][3]~I (
// Equation(s):
// \array[2][3]  = DFFEAS(\state[0]~reg0  & (\array[0][3]~COMBOUT ) # !\state[0]~reg0  & (\data_in[19]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[2][3]~1496 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[19]~combout ),
	.datad(\array[0][3]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[2][3]~1496 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[2][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][3]~I .operation_mode = "normal";
defparam \array[2][3]~I .synch_mode = "off";
defparam \array[2][3]~I .register_cascade_mode = "off";
defparam \array[2][3]~I .sum_lutc_input = "datac";
defparam \array[2][3]~I .lut_mask = "FA50";
defparam \array[2][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N1
stratix_lcell \Mux~601_I (
// Equation(s):
// \Mux~601  = \j[1]  & (\j[2]  # \array[2][3] ) # !\j[1]  & !\j[2]  & \array[0][3] 

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\j[2] ),
	.datac(\array[0][3] ),
	.datad(\array[2][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~601 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~601_I .operation_mode = "normal";
defparam \Mux~601_I .synch_mode = "off";
defparam \Mux~601_I .register_cascade_mode = "off";
defparam \Mux~601_I .sum_lutc_input = "datac";
defparam \Mux~601_I .lut_mask = "BA98";
defparam \Mux~601_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N9
stratix_lcell \Mux~602_I (
// Equation(s):
// \Mux~602  = \j[2]  & (\Mux~601  & (\array[6][3] ) # !\Mux~601  & \array[4][3] ) # !\j[2]  & (\Mux~601 )

	.clk(gnd),
	.dataa(\j[2] ),
	.datab(\array[4][3] ),
	.datac(\array[6][3] ),
	.datad(\Mux~601 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~602 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~602_I .operation_mode = "normal";
defparam \Mux~602_I .synch_mode = "off";
defparam \Mux~602_I .register_cascade_mode = "off";
defparam \Mux~602_I .sum_lutc_input = "datac";
defparam \Mux~602_I .lut_mask = "F588";
defparam \Mux~602_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N8
stratix_lcell \Mux~603_I (
// Equation(s):
// \Mux~603  = \j[0]  & \Mux~600  # !\j[0]  & (\Mux~602 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\j[0] ),
	.datac(\Mux~600 ),
	.datad(\Mux~602 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~603 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~603_I .operation_mode = "normal";
defparam \Mux~603_I .synch_mode = "off";
defparam \Mux~603_I .register_cascade_mode = "off";
defparam \Mux~603_I .sum_lutc_input = "datac";
defparam \Mux~603_I .lut_mask = "F3C0";
defparam \Mux~603_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y18_N7
stratix_lcell \array[5][3]~I (
// Equation(s):
// \array[5][3]  = DFFEAS(\state[0]~reg0  & (\array[0][3]~COMBOUT ) # !\state[0]~reg0  & (\data_in[43]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[5][0]~1501 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[43]~combout ),
	.datad(\array[0][3]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[5][0]~1501 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[5][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][3]~I .operation_mode = "normal";
defparam \array[5][3]~I .synch_mode = "off";
defparam \array[5][3]~I .register_cascade_mode = "off";
defparam \array[5][3]~I .sum_lutc_input = "datac";
defparam \array[5][3]~I .lut_mask = "FA50";
defparam \array[5][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N0
stratix_lcell \Mux~639_I (
// Equation(s):
// \Mux~639  = \i[1]  & (\i[2]  # \array[3][3] ) # !\i[1]  & \array[1][3]  & !\i[2] 

	.clk(gnd),
	.dataa(\array[1][3] ),
	.datab(\i[1] ),
	.datac(\i[2] ),
	.datad(\array[3][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~639 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~639_I .operation_mode = "normal";
defparam \Mux~639_I .synch_mode = "off";
defparam \Mux~639_I .register_cascade_mode = "off";
defparam \Mux~639_I .sum_lutc_input = "datac";
defparam \Mux~639_I .lut_mask = "CEC2";
defparam \Mux~639_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N5
stratix_lcell \Mux~640_I (
// Equation(s):
// \Mux~640  = \i[2]  & (\Mux~639  & (\array[7][3] ) # !\Mux~639  & \array[5][3] ) # !\i[2]  & (\Mux~639 )

	.clk(gnd),
	.dataa(\array[5][3] ),
	.datab(\i[2] ),
	.datac(\array[7][3] ),
	.datad(\Mux~639 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~640 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~640_I .operation_mode = "normal";
defparam \Mux~640_I .synch_mode = "off";
defparam \Mux~640_I .register_cascade_mode = "off";
defparam \Mux~640_I .sum_lutc_input = "datac";
defparam \Mux~640_I .lut_mask = "F388";
defparam \Mux~640_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N2
stratix_lcell \Mux~641_I (
// Equation(s):
// \Mux~641  = \i[1]  & (\i[2] ) # !\i[1]  & (\i[2]  & (\array[4][3] ) # !\i[2]  & \array[0][3] )

	.clk(gnd),
	.dataa(\array[0][3] ),
	.datab(\i[1] ),
	.datac(\i[2] ),
	.datad(\array[4][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~641 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~641_I .operation_mode = "normal";
defparam \Mux~641_I .synch_mode = "off";
defparam \Mux~641_I .register_cascade_mode = "off";
defparam \Mux~641_I .sum_lutc_input = "datac";
defparam \Mux~641_I .lut_mask = "F2C2";
defparam \Mux~641_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y15_N3
stratix_lcell \Mux~642_I (
// Equation(s):
// \Mux~642  = \i[1]  & (\Mux~641  & (\array[6][3] ) # !\Mux~641  & \array[2][3] ) # !\i[1]  & (\Mux~641 )

	.clk(gnd),
	.dataa(\array[2][3] ),
	.datab(\array[6][3] ),
	.datac(\i[1] ),
	.datad(\Mux~641 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~642 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~642_I .operation_mode = "normal";
defparam \Mux~642_I .synch_mode = "off";
defparam \Mux~642_I .register_cascade_mode = "off";
defparam \Mux~642_I .sum_lutc_input = "datac";
defparam \Mux~642_I .lut_mask = "CFA0";
defparam \Mux~642_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y14_N4
stratix_lcell \key[3]~I (
// Equation(s):
// \key[3]  = DFFEAS(\i[0]  & \Mux~640  # !\i[0]  & (\Mux~642 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \key[7]~58 , , , , )

	.clk(\clk~combout ),
	.dataa(\Mux~640 ),
	.datab(vcc),
	.datac(\i[0] ),
	.datad(\Mux~642 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key[7]~58 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key[3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[3]~I .operation_mode = "normal";
defparam \key[3]~I .synch_mode = "off";
defparam \key[3]~I .register_cascade_mode = "off";
defparam \key[3]~I .sum_lutc_input = "datac";
defparam \key[3]~I .lut_mask = "AFA0";
defparam \key[3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A11
stratix_io \data_in[58]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[58]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[58]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[58]~I .operation_mode = "input";
defparam \data_in[58]~I .ddio_mode = "none";
defparam \data_in[58]~I .input_register_mode = "none";
defparam \data_in[58]~I .output_register_mode = "none";
defparam \data_in[58]~I .oe_register_mode = "none";
defparam \data_in[58]~I .input_async_reset = "none";
defparam \data_in[58]~I .output_async_reset = "none";
defparam \data_in[58]~I .oe_async_reset = "none";
defparam \data_in[58]~I .input_sync_reset = "none";
defparam \data_in[58]~I .output_sync_reset = "none";
defparam \data_in[58]~I .oe_sync_reset = "none";
defparam \data_in[58]~I .input_power_up = "low";
defparam \data_in[58]~I .output_power_up = "low";
defparam \data_in[58]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R3
stratix_io \data_in[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[2]~I .operation_mode = "input";
defparam \data_in[2]~I .ddio_mode = "none";
defparam \data_in[2]~I .input_register_mode = "none";
defparam \data_in[2]~I .output_register_mode = "none";
defparam \data_in[2]~I .oe_register_mode = "none";
defparam \data_in[2]~I .input_async_reset = "none";
defparam \data_in[2]~I .output_async_reset = "none";
defparam \data_in[2]~I .oe_async_reset = "none";
defparam \data_in[2]~I .input_sync_reset = "none";
defparam \data_in[2]~I .output_sync_reset = "none";
defparam \data_in[2]~I .oe_sync_reset = "none";
defparam \data_in[2]~I .input_power_up = "low";
defparam \data_in[2]~I .output_power_up = "low";
defparam \data_in[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_H3
stratix_io \data_in[26]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[26]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[26]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[26]~I .operation_mode = "input";
defparam \data_in[26]~I .ddio_mode = "none";
defparam \data_in[26]~I .input_register_mode = "none";
defparam \data_in[26]~I .output_register_mode = "none";
defparam \data_in[26]~I .oe_register_mode = "none";
defparam \data_in[26]~I .input_async_reset = "none";
defparam \data_in[26]~I .output_async_reset = "none";
defparam \data_in[26]~I .oe_async_reset = "none";
defparam \data_in[26]~I .input_sync_reset = "none";
defparam \data_in[26]~I .output_sync_reset = "none";
defparam \data_in[26]~I .oe_sync_reset = "none";
defparam \data_in[26]~I .input_power_up = "low";
defparam \data_in[26]~I .output_power_up = "low";
defparam \data_in[26]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y17_N0
stratix_lcell \array[3][2]~I (
// Equation(s):
// \array[3][2]  = DFFEAS(\state[0]~reg0  & \array[0][2]~COMBOUT  # !\state[0]~reg0  & (\data_in[26]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[3][0]~1497 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][2]~COMBOUT ),
	.datab(\data_in[26]~combout ),
	.datac(vcc),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[3][0]~1497 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[3][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][2]~I .operation_mode = "normal";
defparam \array[3][2]~I .synch_mode = "off";
defparam \array[3][2]~I .register_cascade_mode = "off";
defparam \array[3][2]~I .sum_lutc_input = "datac";
defparam \array[3][2]~I .lut_mask = "AACC";
defparam \array[3][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L1
stratix_io \data_in[42]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[42]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[42]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[42]~I .operation_mode = "input";
defparam \data_in[42]~I .ddio_mode = "none";
defparam \data_in[42]~I .input_register_mode = "none";
defparam \data_in[42]~I .output_register_mode = "none";
defparam \data_in[42]~I .oe_register_mode = "none";
defparam \data_in[42]~I .input_async_reset = "none";
defparam \data_in[42]~I .output_async_reset = "none";
defparam \data_in[42]~I .oe_async_reset = "none";
defparam \data_in[42]~I .input_sync_reset = "none";
defparam \data_in[42]~I .output_sync_reset = "none";
defparam \data_in[42]~I .oe_sync_reset = "none";
defparam \data_in[42]~I .input_power_up = "low";
defparam \data_in[42]~I .output_power_up = "low";
defparam \data_in[42]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y18_N5
stratix_lcell \array[5][2]~I (
// Equation(s):
// \array[5][2]  = DFFEAS(\state[0]~reg0  & (\array[0][2]~COMBOUT ) # !\state[0]~reg0  & \data_in[42]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[5][0]~1501 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in[42]~combout ),
	.datac(\array[0][2]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[5][0]~1501 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[5][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][2]~I .operation_mode = "normal";
defparam \array[5][2]~I .synch_mode = "off";
defparam \array[5][2]~I .register_cascade_mode = "off";
defparam \array[5][2]~I .sum_lutc_input = "datac";
defparam \array[5][2]~I .lut_mask = "F0CC";
defparam \array[5][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_R1
stratix_io \data_in[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[10]~I .operation_mode = "input";
defparam \data_in[10]~I .ddio_mode = "none";
defparam \data_in[10]~I .input_register_mode = "none";
defparam \data_in[10]~I .output_register_mode = "none";
defparam \data_in[10]~I .oe_register_mode = "none";
defparam \data_in[10]~I .input_async_reset = "none";
defparam \data_in[10]~I .output_async_reset = "none";
defparam \data_in[10]~I .oe_async_reset = "none";
defparam \data_in[10]~I .input_sync_reset = "none";
defparam \data_in[10]~I .output_sync_reset = "none";
defparam \data_in[10]~I .oe_sync_reset = "none";
defparam \data_in[10]~I .input_power_up = "low";
defparam \data_in[10]~I .output_power_up = "low";
defparam \data_in[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y12_N3
stratix_lcell \array[1][2]~I (
// Equation(s):
// \array[1][2]  = DFFEAS(\state[0]~reg0  & (\array[0][2]~COMBOUT ) # !\state[0]~reg0  & \data_in[10]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[1][0]~1494 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[10]~combout ),
	.datab(vcc),
	.datac(\state[0]~reg0 ),
	.datad(\array[0][2]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[1][0]~1494 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[1][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][2]~I .operation_mode = "normal";
defparam \array[1][2]~I .synch_mode = "off";
defparam \array[1][2]~I .register_cascade_mode = "off";
defparam \array[1][2]~I .sum_lutc_input = "datac";
defparam \array[1][2]~I .lut_mask = "FA0A";
defparam \array[1][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N6
stratix_lcell \Mux~594_I (
// Equation(s):
// \Mux~594  = \j[2]  & (\j[1]  # \array[5][2] ) # !\j[2]  & !\j[1]  & (\array[1][2] )

	.clk(gnd),
	.dataa(\j[2] ),
	.datab(\j[1] ),
	.datac(\array[5][2] ),
	.datad(\array[1][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~594 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~594_I .operation_mode = "normal";
defparam \Mux~594_I .synch_mode = "off";
defparam \Mux~594_I .register_cascade_mode = "off";
defparam \Mux~594_I .sum_lutc_input = "datac";
defparam \Mux~594_I .lut_mask = "B9A8";
defparam \Mux~594_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N7
stratix_lcell \Mux~595_I (
// Equation(s):
// \Mux~595  = \j[1]  & (\Mux~594  & \array[7][2]  # !\Mux~594  & (\array[3][2] )) # !\j[1]  & (\Mux~594 )

	.clk(gnd),
	.dataa(\array[7][2] ),
	.datab(\j[1] ),
	.datac(\array[3][2] ),
	.datad(\Mux~594 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~595 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~595_I .operation_mode = "normal";
defparam \Mux~595_I .synch_mode = "off";
defparam \Mux~595_I .register_cascade_mode = "off";
defparam \Mux~595_I .sum_lutc_input = "datac";
defparam \Mux~595_I .lut_mask = "BBC0";
defparam \Mux~595_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_D12
stratix_io \data_in[34]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[34]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[34]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[34]~I .operation_mode = "input";
defparam \data_in[34]~I .ddio_mode = "none";
defparam \data_in[34]~I .input_register_mode = "none";
defparam \data_in[34]~I .output_register_mode = "none";
defparam \data_in[34]~I .oe_register_mode = "none";
defparam \data_in[34]~I .input_async_reset = "none";
defparam \data_in[34]~I .output_async_reset = "none";
defparam \data_in[34]~I .oe_async_reset = "none";
defparam \data_in[34]~I .input_sync_reset = "none";
defparam \data_in[34]~I .output_sync_reset = "none";
defparam \data_in[34]~I .oe_sync_reset = "none";
defparam \data_in[34]~I .input_power_up = "low";
defparam \data_in[34]~I .output_power_up = "low";
defparam \data_in[34]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y14_N9
stratix_lcell \array[4][2]~I (
// Equation(s):
// \array[4][2]  = DFFEAS(\state[0]~reg0  & (\array[0][2]~COMBOUT ) # !\state[0]~reg0  & \data_in[34]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[4][7]~1499 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[34]~combout ),
	.datab(vcc),
	.datac(\state[0]~reg0 ),
	.datad(\array[0][2]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[4][7]~1499 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[4][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][2]~I .operation_mode = "normal";
defparam \array[4][2]~I .synch_mode = "off";
defparam \array[4][2]~I .register_cascade_mode = "off";
defparam \array[4][2]~I .sum_lutc_input = "datac";
defparam \array[4][2]~I .lut_mask = "FA0A";
defparam \array[4][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M3
stratix_io \data_in[50]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[50]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[50]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[50]~I .operation_mode = "input";
defparam \data_in[50]~I .ddio_mode = "none";
defparam \data_in[50]~I .input_register_mode = "none";
defparam \data_in[50]~I .output_register_mode = "none";
defparam \data_in[50]~I .oe_register_mode = "none";
defparam \data_in[50]~I .input_async_reset = "none";
defparam \data_in[50]~I .output_async_reset = "none";
defparam \data_in[50]~I .oe_async_reset = "none";
defparam \data_in[50]~I .input_sync_reset = "none";
defparam \data_in[50]~I .output_sync_reset = "none";
defparam \data_in[50]~I .oe_sync_reset = "none";
defparam \data_in[50]~I .input_power_up = "low";
defparam \data_in[50]~I .output_power_up = "low";
defparam \data_in[50]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y16_N8
stratix_lcell \array[6][2]~I (
// Equation(s):
// \array[6][2]  = DFFEAS(\state[0]~reg0  & \array[0][2]~COMBOUT  # !\state[0]~reg0  & (\data_in[50]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[6][7]~1502 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][2]~COMBOUT ),
	.datab(\state[0]~reg0 ),
	.datac(vcc),
	.datad(\data_in[50]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[6][7]~1502 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[6][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][2]~I .operation_mode = "normal";
defparam \array[6][2]~I .synch_mode = "off";
defparam \array[6][2]~I .register_cascade_mode = "off";
defparam \array[6][2]~I .sum_lutc_input = "datac";
defparam \array[6][2]~I .lut_mask = "BB88";
defparam \array[6][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N3
stratix_lcell \array[0][2]~I (
// Equation(s):
// \array[0][2]~COMBOUT  = \LessThan~155  & (\Mux~598 ) # !\LessThan~155  & \key[2] 
// \array[0][2]  = DFFEAS(\array[0][2]~COMBOUT , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[0][3]~1492 , \data_in[2]~combout , , , !\state[0]~reg0 )

	.clk(\clk~combout ),
	.dataa(\LessThan~155 ),
	.datab(\key[2] ),
	.datac(\data_in[2]~combout ),
	.datad(\Mux~598 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state[0]~reg0 ),
	.ena(\array[0][3]~1492 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][2]~COMBOUT ),
	.regout(\array[0][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][2]~I .operation_mode = "normal";
defparam \array[0][2]~I .synch_mode = "on";
defparam \array[0][2]~I .register_cascade_mode = "off";
defparam \array[0][2]~I .sum_lutc_input = "datac";
defparam \array[0][2]~I .lut_mask = "EE44";
defparam \array[0][2]~I .output_mode = "reg_and_comb";
// synopsys translate_on

// atom is at PIN_V5
stratix_io \data_in[18]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[18]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[18]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[18]~I .operation_mode = "input";
defparam \data_in[18]~I .ddio_mode = "none";
defparam \data_in[18]~I .input_register_mode = "none";
defparam \data_in[18]~I .output_register_mode = "none";
defparam \data_in[18]~I .oe_register_mode = "none";
defparam \data_in[18]~I .input_async_reset = "none";
defparam \data_in[18]~I .output_async_reset = "none";
defparam \data_in[18]~I .oe_async_reset = "none";
defparam \data_in[18]~I .input_sync_reset = "none";
defparam \data_in[18]~I .output_sync_reset = "none";
defparam \data_in[18]~I .oe_sync_reset = "none";
defparam \data_in[18]~I .input_power_up = "low";
defparam \data_in[18]~I .output_power_up = "low";
defparam \data_in[18]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y13_N1
stratix_lcell \array[2][2]~I (
// Equation(s):
// \array[2][2]  = DFFEAS(\state[0]~reg0  & (\array[0][2]~COMBOUT ) # !\state[0]~reg0  & \data_in[18]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[2][3]~1496 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(\data_in[18]~combout ),
	.datac(vcc),
	.datad(\array[0][2]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[2][3]~1496 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[2][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][2]~I .operation_mode = "normal";
defparam \array[2][2]~I .synch_mode = "off";
defparam \array[2][2]~I .register_cascade_mode = "off";
defparam \array[2][2]~I .sum_lutc_input = "datac";
defparam \array[2][2]~I .lut_mask = "EE44";
defparam \array[2][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N1
stratix_lcell \Mux~596_I (
// Equation(s):
// \Mux~596  = \j[1]  & (\j[2]  # \array[2][2] ) # !\j[1]  & \array[0][2]  & !\j[2] 

	.clk(gnd),
	.dataa(\array[0][2] ),
	.datab(\j[1] ),
	.datac(\j[2] ),
	.datad(\array[2][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~596 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~596_I .operation_mode = "normal";
defparam \Mux~596_I .synch_mode = "off";
defparam \Mux~596_I .register_cascade_mode = "off";
defparam \Mux~596_I .sum_lutc_input = "datac";
defparam \Mux~596_I .lut_mask = "CEC2";
defparam \Mux~596_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N2
stratix_lcell \Mux~597_I (
// Equation(s):
// \Mux~597  = \j[2]  & (\Mux~596  & (\array[6][2] ) # !\Mux~596  & \array[4][2] ) # !\j[2]  & (\Mux~596 )

	.clk(gnd),
	.dataa(\array[4][2] ),
	.datab(\array[6][2] ),
	.datac(\j[2] ),
	.datad(\Mux~596 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~597 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~597_I .operation_mode = "normal";
defparam \Mux~597_I .synch_mode = "off";
defparam \Mux~597_I .register_cascade_mode = "off";
defparam \Mux~597_I .sum_lutc_input = "datac";
defparam \Mux~597_I .lut_mask = "CFA0";
defparam \Mux~597_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N4
stratix_lcell \Mux~598_I (
// Equation(s):
// \Mux~598  = \j[0]  & \Mux~595  # !\j[0]  & (\Mux~597 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\j[0] ),
	.datac(\Mux~595 ),
	.datad(\Mux~597 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~598 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~598_I .operation_mode = "normal";
defparam \Mux~598_I .synch_mode = "off";
defparam \Mux~598_I .register_cascade_mode = "off";
defparam \Mux~598_I .sum_lutc_input = "datac";
defparam \Mux~598_I .lut_mask = "F3C0";
defparam \Mux~598_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y18_N8
stratix_lcell \array[7][2]~I (
// Equation(s):
// \array[7][2]  = DFFEAS(\state[0]~reg0  & (\array[0][2]~COMBOUT ) # !\state[0]~reg0  & (\data_in[58]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[7][7]~1503 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[58]~combout ),
	.datad(\array[0][2]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[7][7]~1503 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[7][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][2]~I .operation_mode = "normal";
defparam \array[7][2]~I .synch_mode = "off";
defparam \array[7][2]~I .register_cascade_mode = "off";
defparam \array[7][2]~I .sum_lutc_input = "datac";
defparam \array[7][2]~I .lut_mask = "FA50";
defparam \array[7][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N9
stratix_lcell \Mux~634_I (
// Equation(s):
// \Mux~634  = \i[1]  & (\array[3][2]  # \i[2] ) # !\i[1]  & (!\i[2]  & \array[1][2] )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[3][2] ),
	.datac(\i[2] ),
	.datad(\array[1][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~634 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~634_I .operation_mode = "normal";
defparam \Mux~634_I .synch_mode = "off";
defparam \Mux~634_I .register_cascade_mode = "off";
defparam \Mux~634_I .sum_lutc_input = "datac";
defparam \Mux~634_I .lut_mask = "ADA8";
defparam \Mux~634_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N5
stratix_lcell \Mux~635_I (
// Equation(s):
// \Mux~635  = \i[2]  & (\Mux~634  & \array[7][2]  # !\Mux~634  & (\array[5][2] )) # !\i[2]  & (\Mux~634 )

	.clk(gnd),
	.dataa(\array[7][2] ),
	.datab(\array[5][2] ),
	.datac(\i[2] ),
	.datad(\Mux~634 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~635 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~635_I .operation_mode = "normal";
defparam \Mux~635_I .synch_mode = "off";
defparam \Mux~635_I .register_cascade_mode = "off";
defparam \Mux~635_I .sum_lutc_input = "datac";
defparam \Mux~635_I .lut_mask = "AFC0";
defparam \Mux~635_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N0
stratix_lcell \Mux~636_I (
// Equation(s):
// \Mux~636  = \i[1]  & (\i[2] ) # !\i[1]  & (\i[2]  & (\array[4][2] ) # !\i[2]  & \array[0][2] )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[0][2] ),
	.datac(\i[2] ),
	.datad(\array[4][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~636 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~636_I .operation_mode = "normal";
defparam \Mux~636_I .synch_mode = "off";
defparam \Mux~636_I .register_cascade_mode = "off";
defparam \Mux~636_I .sum_lutc_input = "datac";
defparam \Mux~636_I .lut_mask = "F4A4";
defparam \Mux~636_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y15_N8
stratix_lcell \Mux~637_I (
// Equation(s):
// \Mux~637  = \i[1]  & (\Mux~636  & (\array[6][2] ) # !\Mux~636  & \array[2][2] ) # !\i[1]  & (\Mux~636 )

	.clk(gnd),
	.dataa(\array[2][2] ),
	.datab(\array[6][2] ),
	.datac(\i[1] ),
	.datad(\Mux~636 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~637 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~637_I .operation_mode = "normal";
defparam \Mux~637_I .synch_mode = "off";
defparam \Mux~637_I .register_cascade_mode = "off";
defparam \Mux~637_I .sum_lutc_input = "datac";
defparam \Mux~637_I .lut_mask = "CFA0";
defparam \Mux~637_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y14_N5
stratix_lcell \key[2]~I (
// Equation(s):
// \key[2]  = DFFEAS(\i[0]  & \Mux~635  # !\i[0]  & (\Mux~637 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \key[7]~58 , , , , )

	.clk(\clk~combout ),
	.dataa(\Mux~635 ),
	.datab(vcc),
	.datac(\i[0] ),
	.datad(\Mux~637 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key[7]~58 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key[2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[2]~I .operation_mode = "normal";
defparam \key[2]~I .synch_mode = "off";
defparam \key[2]~I .register_cascade_mode = "off";
defparam \key[2]~I .sum_lutc_input = "datac";
defparam \key[2]~I .lut_mask = "AFA0";
defparam \key[2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_Y7
stratix_io \data_in[49]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[49]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[49]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[49]~I .operation_mode = "input";
defparam \data_in[49]~I .ddio_mode = "none";
defparam \data_in[49]~I .input_register_mode = "none";
defparam \data_in[49]~I .output_register_mode = "none";
defparam \data_in[49]~I .oe_register_mode = "none";
defparam \data_in[49]~I .input_async_reset = "none";
defparam \data_in[49]~I .output_async_reset = "none";
defparam \data_in[49]~I .oe_async_reset = "none";
defparam \data_in[49]~I .input_sync_reset = "none";
defparam \data_in[49]~I .output_sync_reset = "none";
defparam \data_in[49]~I .oe_sync_reset = "none";
defparam \data_in[49]~I .input_power_up = "low";
defparam \data_in[49]~I .output_power_up = "low";
defparam \data_in[49]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N3
stratix_io \data_in[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[1]~I .operation_mode = "input";
defparam \data_in[1]~I .ddio_mode = "none";
defparam \data_in[1]~I .input_register_mode = "none";
defparam \data_in[1]~I .output_register_mode = "none";
defparam \data_in[1]~I .oe_register_mode = "none";
defparam \data_in[1]~I .input_async_reset = "none";
defparam \data_in[1]~I .output_async_reset = "none";
defparam \data_in[1]~I .oe_async_reset = "none";
defparam \data_in[1]~I .input_sync_reset = "none";
defparam \data_in[1]~I .output_sync_reset = "none";
defparam \data_in[1]~I .oe_sync_reset = "none";
defparam \data_in[1]~I .input_power_up = "low";
defparam \data_in[1]~I .output_power_up = "low";
defparam \data_in[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W8
stratix_io \data_in[33]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[33]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[33]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[33]~I .operation_mode = "input";
defparam \data_in[33]~I .ddio_mode = "none";
defparam \data_in[33]~I .input_register_mode = "none";
defparam \data_in[33]~I .output_register_mode = "none";
defparam \data_in[33]~I .oe_register_mode = "none";
defparam \data_in[33]~I .input_async_reset = "none";
defparam \data_in[33]~I .output_async_reset = "none";
defparam \data_in[33]~I .oe_async_reset = "none";
defparam \data_in[33]~I .input_sync_reset = "none";
defparam \data_in[33]~I .output_sync_reset = "none";
defparam \data_in[33]~I .oe_sync_reset = "none";
defparam \data_in[33]~I .input_power_up = "low";
defparam \data_in[33]~I .output_power_up = "low";
defparam \data_in[33]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y14_N1
stratix_lcell \array[4][1]~I (
// Equation(s):
// \array[4][1]  = DFFEAS(\state[0]~reg0  & (\array[0][1]~COMBOUT ) # !\state[0]~reg0  & \data_in[33]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[4][7]~1499 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[33]~combout ),
	.datab(\state[0]~reg0 ),
	.datac(vcc),
	.datad(\array[0][1]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[4][7]~1499 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[4][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][1]~I .operation_mode = "normal";
defparam \array[4][1]~I .synch_mode = "off";
defparam \array[4][1]~I .register_cascade_mode = "off";
defparam \array[4][1]~I .sum_lutc_input = "datac";
defparam \array[4][1]~I .lut_mask = "EE22";
defparam \array[4][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y13_N3
stratix_lcell \array[0][1]~I (
// Equation(s):
// \array[0][1]~COMBOUT  = \LessThan~155  & (\Mux~593 ) # !\LessThan~155  & \key[1] 
// \array[0][1]  = DFFEAS(\array[0][1]~COMBOUT , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[0][3]~1492 , \data_in[1]~combout , , , !\state[0]~reg0 )

	.clk(\clk~combout ),
	.dataa(\LessThan~155 ),
	.datab(\key[1] ),
	.datac(\data_in[1]~combout ),
	.datad(\Mux~593 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state[0]~reg0 ),
	.ena(\array[0][3]~1492 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][1]~COMBOUT ),
	.regout(\array[0][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][1]~I .operation_mode = "normal";
defparam \array[0][1]~I .synch_mode = "on";
defparam \array[0][1]~I .register_cascade_mode = "off";
defparam \array[0][1]~I .sum_lutc_input = "datac";
defparam \array[0][1]~I .lut_mask = "EE44";
defparam \array[0][1]~I .output_mode = "reg_and_comb";
// synopsys translate_on

// atom is at PIN_M1
stratix_io \data_in[17]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[17]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[17]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[17]~I .operation_mode = "input";
defparam \data_in[17]~I .ddio_mode = "none";
defparam \data_in[17]~I .input_register_mode = "none";
defparam \data_in[17]~I .output_register_mode = "none";
defparam \data_in[17]~I .oe_register_mode = "none";
defparam \data_in[17]~I .input_async_reset = "none";
defparam \data_in[17]~I .output_async_reset = "none";
defparam \data_in[17]~I .oe_async_reset = "none";
defparam \data_in[17]~I .input_sync_reset = "none";
defparam \data_in[17]~I .output_sync_reset = "none";
defparam \data_in[17]~I .oe_sync_reset = "none";
defparam \data_in[17]~I .input_power_up = "low";
defparam \data_in[17]~I .output_power_up = "low";
defparam \data_in[17]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y13_N8
stratix_lcell \array[2][1]~I (
// Equation(s):
// \array[2][1]  = DFFEAS(\state[0]~reg0  & \array[0][1]~COMBOUT  # !\state[0]~reg0  & (\data_in[17]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[2][3]~1496 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\array[0][1]~COMBOUT ),
	.datac(\data_in[17]~combout ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[2][3]~1496 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[2][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][1]~I .operation_mode = "normal";
defparam \array[2][1]~I .synch_mode = "off";
defparam \array[2][1]~I .register_cascade_mode = "off";
defparam \array[2][1]~I .sum_lutc_input = "datac";
defparam \array[2][1]~I .lut_mask = "CCF0";
defparam \array[2][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y13_N6
stratix_lcell \Mux~591_I (
// Equation(s):
// \Mux~591  = \j[2]  & (\j[1] ) # !\j[2]  & (\j[1]  & (\array[2][1] ) # !\j[1]  & \array[0][1] )

	.clk(gnd),
	.dataa(\array[0][1] ),
	.datab(\array[2][1] ),
	.datac(\j[2] ),
	.datad(\j[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~591 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~591_I .operation_mode = "normal";
defparam \Mux~591_I .synch_mode = "off";
defparam \Mux~591_I .register_cascade_mode = "off";
defparam \Mux~591_I .sum_lutc_input = "datac";
defparam \Mux~591_I .lut_mask = "FC0A";
defparam \Mux~591_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y13_N4
stratix_lcell \Mux~592_I (
// Equation(s):
// \Mux~592  = \j[2]  & (\Mux~591  & \array[6][1]  # !\Mux~591  & (\array[4][1] )) # !\j[2]  & (\Mux~591 )

	.clk(gnd),
	.dataa(\array[6][1] ),
	.datab(\array[4][1] ),
	.datac(\j[2] ),
	.datad(\Mux~591 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~592 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~592_I .operation_mode = "normal";
defparam \Mux~592_I .synch_mode = "off";
defparam \Mux~592_I .register_cascade_mode = "off";
defparam \Mux~592_I .sum_lutc_input = "datac";
defparam \Mux~592_I .lut_mask = "AFC0";
defparam \Mux~592_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_B12
stratix_io \data_in[25]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[25]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[25]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[25]~I .operation_mode = "input";
defparam \data_in[25]~I .ddio_mode = "none";
defparam \data_in[25]~I .input_register_mode = "none";
defparam \data_in[25]~I .output_register_mode = "none";
defparam \data_in[25]~I .oe_register_mode = "none";
defparam \data_in[25]~I .input_async_reset = "none";
defparam \data_in[25]~I .output_async_reset = "none";
defparam \data_in[25]~I .oe_async_reset = "none";
defparam \data_in[25]~I .input_sync_reset = "none";
defparam \data_in[25]~I .output_sync_reset = "none";
defparam \data_in[25]~I .oe_sync_reset = "none";
defparam \data_in[25]~I .input_power_up = "low";
defparam \data_in[25]~I .output_power_up = "low";
defparam \data_in[25]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y17_N1
stratix_lcell \array[3][1]~I (
// Equation(s):
// \array[3][1]  = DFFEAS(\state[0]~reg0  & (\array[0][1]~COMBOUT ) # !\state[0]~reg0  & \data_in[25]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[3][0]~1497 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[25]~combout ),
	.datab(\state[0]~reg0 ),
	.datac(vcc),
	.datad(\array[0][1]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[3][0]~1497 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[3][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][1]~I .operation_mode = "normal";
defparam \array[3][1]~I .synch_mode = "off";
defparam \array[3][1]~I .register_cascade_mode = "off";
defparam \array[3][1]~I .sum_lutc_input = "datac";
defparam \array[3][1]~I .lut_mask = "EE22";
defparam \array[3][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D5
stratix_io \data_in[57]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[57]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[57]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[57]~I .operation_mode = "input";
defparam \data_in[57]~I .ddio_mode = "none";
defparam \data_in[57]~I .input_register_mode = "none";
defparam \data_in[57]~I .output_register_mode = "none";
defparam \data_in[57]~I .oe_register_mode = "none";
defparam \data_in[57]~I .input_async_reset = "none";
defparam \data_in[57]~I .output_async_reset = "none";
defparam \data_in[57]~I .oe_async_reset = "none";
defparam \data_in[57]~I .input_sync_reset = "none";
defparam \data_in[57]~I .output_sync_reset = "none";
defparam \data_in[57]~I .oe_sync_reset = "none";
defparam \data_in[57]~I .input_power_up = "low";
defparam \data_in[57]~I .output_power_up = "low";
defparam \data_in[57]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y18_N9
stratix_lcell \array[7][1]~I (
// Equation(s):
// \array[7][1]  = DFFEAS(\state[0]~reg0  & \array[0][1]~COMBOUT  # !\state[0]~reg0  & (\data_in[57]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[7][7]~1503 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][1]~COMBOUT ),
	.datab(vcc),
	.datac(\state[0]~reg0 ),
	.datad(\data_in[57]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[7][7]~1503 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[7][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][1]~I .operation_mode = "normal";
defparam \array[7][1]~I .synch_mode = "off";
defparam \array[7][1]~I .register_cascade_mode = "off";
defparam \array[7][1]~I .sum_lutc_input = "datac";
defparam \array[7][1]~I .lut_mask = "AFA0";
defparam \array[7][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A4
stratix_io \data_in[41]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[41]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[41]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[41]~I .operation_mode = "input";
defparam \data_in[41]~I .ddio_mode = "none";
defparam \data_in[41]~I .input_register_mode = "none";
defparam \data_in[41]~I .output_register_mode = "none";
defparam \data_in[41]~I .oe_register_mode = "none";
defparam \data_in[41]~I .input_async_reset = "none";
defparam \data_in[41]~I .output_async_reset = "none";
defparam \data_in[41]~I .oe_async_reset = "none";
defparam \data_in[41]~I .input_sync_reset = "none";
defparam \data_in[41]~I .output_sync_reset = "none";
defparam \data_in[41]~I .oe_sync_reset = "none";
defparam \data_in[41]~I .input_power_up = "low";
defparam \data_in[41]~I .output_power_up = "low";
defparam \data_in[41]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y18_N4
stratix_lcell \array[5][1]~I (
// Equation(s):
// \array[5][1]  = DFFEAS(\state[0]~reg0  & (\array[0][1]~COMBOUT ) # !\state[0]~reg0  & \data_in[41]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[5][0]~1501 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(\data_in[41]~combout ),
	.datac(vcc),
	.datad(\array[0][1]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[5][0]~1501 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[5][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][1]~I .operation_mode = "normal";
defparam \array[5][1]~I .synch_mode = "off";
defparam \array[5][1]~I .register_cascade_mode = "off";
defparam \array[5][1]~I .sum_lutc_input = "datac";
defparam \array[5][1]~I .lut_mask = "EE44";
defparam \array[5][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D9
stratix_io \data_in[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[9]~I .operation_mode = "input";
defparam \data_in[9]~I .ddio_mode = "none";
defparam \data_in[9]~I .input_register_mode = "none";
defparam \data_in[9]~I .output_register_mode = "none";
defparam \data_in[9]~I .oe_register_mode = "none";
defparam \data_in[9]~I .input_async_reset = "none";
defparam \data_in[9]~I .output_async_reset = "none";
defparam \data_in[9]~I .oe_async_reset = "none";
defparam \data_in[9]~I .input_sync_reset = "none";
defparam \data_in[9]~I .output_sync_reset = "none";
defparam \data_in[9]~I .oe_sync_reset = "none";
defparam \data_in[9]~I .input_power_up = "low";
defparam \data_in[9]~I .output_power_up = "low";
defparam \data_in[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y17_N6
stratix_lcell \array[1][1]~I (
// Equation(s):
// \array[1][1]  = DFFEAS(\state[0]~reg0  & (\array[0][1]~COMBOUT ) # !\state[0]~reg0  & \data_in[9]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[1][0]~1494 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[9]~combout ),
	.datab(vcc),
	.datac(\array[0][1]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[1][0]~1494 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[1][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][1]~I .operation_mode = "normal";
defparam \array[1][1]~I .synch_mode = "off";
defparam \array[1][1]~I .register_cascade_mode = "off";
defparam \array[1][1]~I .sum_lutc_input = "datac";
defparam \array[1][1]~I .lut_mask = "F0AA";
defparam \array[1][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N2
stratix_lcell \Mux~589_I (
// Equation(s):
// \Mux~589  = \j[1]  & \j[2]  # !\j[1]  & (\j[2]  & \array[5][1]  # !\j[2]  & (\array[1][1] ))

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\j[2] ),
	.datac(\array[5][1] ),
	.datad(\array[1][1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~589 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~589_I .operation_mode = "normal";
defparam \Mux~589_I .synch_mode = "off";
defparam \Mux~589_I .register_cascade_mode = "off";
defparam \Mux~589_I .sum_lutc_input = "datac";
defparam \Mux~589_I .lut_mask = "D9C8";
defparam \Mux~589_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N0
stratix_lcell \Mux~590_I (
// Equation(s):
// \Mux~590  = \j[1]  & (\Mux~589  & (\array[7][1] ) # !\Mux~589  & \array[3][1] ) # !\j[1]  & (\Mux~589 )

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\array[3][1] ),
	.datac(\array[7][1] ),
	.datad(\Mux~589 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~590 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~590_I .operation_mode = "normal";
defparam \Mux~590_I .synch_mode = "off";
defparam \Mux~590_I .register_cascade_mode = "off";
defparam \Mux~590_I .sum_lutc_input = "datac";
defparam \Mux~590_I .lut_mask = "F588";
defparam \Mux~590_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y15_N8
stratix_lcell \Mux~593_I (
// Equation(s):
// \Mux~593  = \j[0]  & (\Mux~590 ) # !\j[0]  & \Mux~592 

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux~592 ),
	.datac(\j[0] ),
	.datad(\Mux~590 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~593 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~593_I .operation_mode = "normal";
defparam \Mux~593_I .synch_mode = "off";
defparam \Mux~593_I .register_cascade_mode = "off";
defparam \Mux~593_I .sum_lutc_input = "datac";
defparam \Mux~593_I .lut_mask = "FC0C";
defparam \Mux~593_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y14_N8
stratix_lcell \array[6][1]~I (
// Equation(s):
// \array[6][1]  = DFFEAS(\state[0]~reg0  & (\array[0][1]~COMBOUT ) # !\state[0]~reg0  & \data_in[49]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[6][7]~1502 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(\data_in[49]~combout ),
	.datac(vcc),
	.datad(\array[0][1]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[6][7]~1502 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[6][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][1]~I .operation_mode = "normal";
defparam \array[6][1]~I .synch_mode = "off";
defparam \array[6][1]~I .register_cascade_mode = "off";
defparam \array[6][1]~I .sum_lutc_input = "datac";
defparam \array[6][1]~I .lut_mask = "EE44";
defparam \array[6][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y17_N2
stratix_lcell \Mux~631_I (
// Equation(s):
// \Mux~631  = \i[2]  & (\array[4][1]  # \i[1] ) # !\i[2]  & (\array[0][1]  & !\i[1] )

	.clk(gnd),
	.dataa(\array[4][1] ),
	.datab(\array[0][1] ),
	.datac(\i[2] ),
	.datad(\i[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~631 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~631_I .operation_mode = "normal";
defparam \Mux~631_I .synch_mode = "off";
defparam \Mux~631_I .register_cascade_mode = "off";
defparam \Mux~631_I .sum_lutc_input = "datac";
defparam \Mux~631_I .lut_mask = "F0AC";
defparam \Mux~631_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y17_N3
stratix_lcell \Mux~632_I (
// Equation(s):
// \Mux~632  = \i[1]  & (\Mux~631  & \array[6][1]  # !\Mux~631  & (\array[2][1] )) # !\i[1]  & (\Mux~631 )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[6][1] ),
	.datac(\array[2][1] ),
	.datad(\Mux~631 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~632 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~632_I .operation_mode = "normal";
defparam \Mux~632_I .synch_mode = "off";
defparam \Mux~632_I .register_cascade_mode = "off";
defparam \Mux~632_I .sum_lutc_input = "datac";
defparam \Mux~632_I .lut_mask = "DDA0";
defparam \Mux~632_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y17_N9
stratix_lcell \Mux~629_I (
// Equation(s):
// \Mux~629  = \i[1]  & (\i[2]  # \array[3][1] ) # !\i[1]  & \array[1][1]  & !\i[2] 

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[1][1] ),
	.datac(\i[2] ),
	.datad(\array[3][1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~629 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~629_I .operation_mode = "normal";
defparam \Mux~629_I .synch_mode = "off";
defparam \Mux~629_I .register_cascade_mode = "off";
defparam \Mux~629_I .sum_lutc_input = "datac";
defparam \Mux~629_I .lut_mask = "AEA4";
defparam \Mux~629_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y17_N5
stratix_lcell \Mux~630_I (
// Equation(s):
// \Mux~630  = \i[2]  & (\Mux~629  & (\array[7][1] ) # !\Mux~629  & \array[5][1] ) # !\i[2]  & (\Mux~629 )

	.clk(gnd),
	.dataa(\array[5][1] ),
	.datab(\i[2] ),
	.datac(\array[7][1] ),
	.datad(\Mux~629 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~630 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~630_I .operation_mode = "normal";
defparam \Mux~630_I .synch_mode = "off";
defparam \Mux~630_I .register_cascade_mode = "off";
defparam \Mux~630_I .sum_lutc_input = "datac";
defparam \Mux~630_I .lut_mask = "F388";
defparam \Mux~630_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y17_N0
stratix_lcell \key[1]~I (
// Equation(s):
// \key[1]  = DFFEAS(\i[0]  & (\Mux~630 ) # !\i[0]  & \Mux~632 , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \key[7]~58 , , , , )

	.clk(\clk~combout ),
	.dataa(\Mux~632 ),
	.datab(\i[0] ),
	.datac(\Mux~630 ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key[7]~58 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key[1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[1]~I .operation_mode = "normal";
defparam \key[1]~I .synch_mode = "off";
defparam \key[1]~I .register_cascade_mode = "off";
defparam \key[1]~I .sum_lutc_input = "datac";
defparam \key[1]~I .lut_mask = "E2E2";
defparam \key[1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P4
stratix_io \data_in[48]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[48]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[48]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[48]~I .operation_mode = "input";
defparam \data_in[48]~I .ddio_mode = "none";
defparam \data_in[48]~I .input_register_mode = "none";
defparam \data_in[48]~I .output_register_mode = "none";
defparam \data_in[48]~I .oe_register_mode = "none";
defparam \data_in[48]~I .input_async_reset = "none";
defparam \data_in[48]~I .output_async_reset = "none";
defparam \data_in[48]~I .oe_async_reset = "none";
defparam \data_in[48]~I .input_sync_reset = "none";
defparam \data_in[48]~I .output_sync_reset = "none";
defparam \data_in[48]~I .oe_sync_reset = "none";
defparam \data_in[48]~I .input_power_up = "low";
defparam \data_in[48]~I .output_power_up = "low";
defparam \data_in[48]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W7
stratix_io \data_in[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[0]~I .operation_mode = "input";
defparam \data_in[0]~I .ddio_mode = "none";
defparam \data_in[0]~I .input_register_mode = "none";
defparam \data_in[0]~I .output_register_mode = "none";
defparam \data_in[0]~I .oe_register_mode = "none";
defparam \data_in[0]~I .input_async_reset = "none";
defparam \data_in[0]~I .output_async_reset = "none";
defparam \data_in[0]~I .oe_async_reset = "none";
defparam \data_in[0]~I .input_sync_reset = "none";
defparam \data_in[0]~I .output_sync_reset = "none";
defparam \data_in[0]~I .oe_sync_reset = "none";
defparam \data_in[0]~I .input_power_up = "low";
defparam \data_in[0]~I .output_power_up = "low";
defparam \data_in[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C14
stratix_io \data_in[56]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[56]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[56]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[56]~I .operation_mode = "input";
defparam \data_in[56]~I .ddio_mode = "none";
defparam \data_in[56]~I .input_register_mode = "none";
defparam \data_in[56]~I .output_register_mode = "none";
defparam \data_in[56]~I .oe_register_mode = "none";
defparam \data_in[56]~I .input_async_reset = "none";
defparam \data_in[56]~I .output_async_reset = "none";
defparam \data_in[56]~I .oe_async_reset = "none";
defparam \data_in[56]~I .input_sync_reset = "none";
defparam \data_in[56]~I .output_sync_reset = "none";
defparam \data_in[56]~I .oe_sync_reset = "none";
defparam \data_in[56]~I .input_power_up = "low";
defparam \data_in[56]~I .output_power_up = "low";
defparam \data_in[56]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y18_N7
stratix_lcell \array[7][0]~I (
// Equation(s):
// \array[7][0]  = DFFEAS(\state[0]~reg0  & \array[0][0]~COMBOUT  # !\state[0]~reg0  & (\data_in[56]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[7][7]~1503 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\array[0][0]~COMBOUT ),
	.datac(\state[0]~reg0 ),
	.datad(\data_in[56]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[7][7]~1503 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[7][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][0]~I .operation_mode = "normal";
defparam \array[7][0]~I .synch_mode = "off";
defparam \array[7][0]~I .register_cascade_mode = "off";
defparam \array[7][0]~I .sum_lutc_input = "datac";
defparam \array[7][0]~I .lut_mask = "CFC0";
defparam \array[7][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M7
stratix_io \data_in[24]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[24]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[24]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[24]~I .operation_mode = "input";
defparam \data_in[24]~I .ddio_mode = "none";
defparam \data_in[24]~I .input_register_mode = "none";
defparam \data_in[24]~I .output_register_mode = "none";
defparam \data_in[24]~I .oe_register_mode = "none";
defparam \data_in[24]~I .input_async_reset = "none";
defparam \data_in[24]~I .output_async_reset = "none";
defparam \data_in[24]~I .oe_async_reset = "none";
defparam \data_in[24]~I .input_sync_reset = "none";
defparam \data_in[24]~I .output_sync_reset = "none";
defparam \data_in[24]~I .oe_sync_reset = "none";
defparam \data_in[24]~I .input_power_up = "low";
defparam \data_in[24]~I .output_power_up = "low";
defparam \data_in[24]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y13_N0
stratix_lcell \array[3][0]~I (
// Equation(s):
// \array[3][0]  = DFFEAS(\state[0]~reg0  & \array[0][0]~COMBOUT  # !\state[0]~reg0  & (\data_in[24]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[3][0]~1497 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][0]~COMBOUT ),
	.datab(vcc),
	.datac(\data_in[24]~combout ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[3][0]~1497 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[3][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][0]~I .operation_mode = "normal";
defparam \array[3][0]~I .synch_mode = "off";
defparam \array[3][0]~I .register_cascade_mode = "off";
defparam \array[3][0]~I .sum_lutc_input = "datac";
defparam \array[3][0]~I .lut_mask = "AAF0";
defparam \array[3][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U9
stratix_io \data_in[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[8]~I .operation_mode = "input";
defparam \data_in[8]~I .ddio_mode = "none";
defparam \data_in[8]~I .input_register_mode = "none";
defparam \data_in[8]~I .output_register_mode = "none";
defparam \data_in[8]~I .oe_register_mode = "none";
defparam \data_in[8]~I .input_async_reset = "none";
defparam \data_in[8]~I .output_async_reset = "none";
defparam \data_in[8]~I .oe_async_reset = "none";
defparam \data_in[8]~I .input_sync_reset = "none";
defparam \data_in[8]~I .output_sync_reset = "none";
defparam \data_in[8]~I .oe_sync_reset = "none";
defparam \data_in[8]~I .input_power_up = "low";
defparam \data_in[8]~I .output_power_up = "low";
defparam \data_in[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y17_N8
stratix_lcell \array[1][0]~I (
// Equation(s):
// \array[1][0]  = DFFEAS(\state[0]~reg0  & \array[0][0]~COMBOUT  # !\state[0]~reg0  & (\data_in[8]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[1][0]~1494 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][0]~COMBOUT ),
	.datab(vcc),
	.datac(\data_in[8]~combout ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[1][0]~1494 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[1][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][0]~I .operation_mode = "normal";
defparam \array[1][0]~I .synch_mode = "off";
defparam \array[1][0]~I .register_cascade_mode = "off";
defparam \array[1][0]~I .sum_lutc_input = "datac";
defparam \array[1][0]~I .lut_mask = "AAF0";
defparam \array[1][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D8
stratix_io \data_in[40]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[40]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[40]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[40]~I .operation_mode = "input";
defparam \data_in[40]~I .ddio_mode = "none";
defparam \data_in[40]~I .input_register_mode = "none";
defparam \data_in[40]~I .output_register_mode = "none";
defparam \data_in[40]~I .oe_register_mode = "none";
defparam \data_in[40]~I .input_async_reset = "none";
defparam \data_in[40]~I .output_async_reset = "none";
defparam \data_in[40]~I .oe_async_reset = "none";
defparam \data_in[40]~I .input_sync_reset = "none";
defparam \data_in[40]~I .output_sync_reset = "none";
defparam \data_in[40]~I .oe_sync_reset = "none";
defparam \data_in[40]~I .input_power_up = "low";
defparam \data_in[40]~I .output_power_up = "low";
defparam \data_in[40]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y18_N8
stratix_lcell \array[5][0]~I (
// Equation(s):
// \array[5][0]  = DFFEAS(\state[0]~reg0  & (\array[0][0]~COMBOUT ) # !\state[0]~reg0  & (\data_in[40]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[5][0]~1501 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[40]~combout ),
	.datad(\array[0][0]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[5][0]~1501 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[5][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][0]~I .operation_mode = "normal";
defparam \array[5][0]~I .synch_mode = "off";
defparam \array[5][0]~I .register_cascade_mode = "off";
defparam \array[5][0]~I .sum_lutc_input = "datac";
defparam \array[5][0]~I .lut_mask = "FA50";
defparam \array[5][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N3
stratix_lcell \Mux~584_I (
// Equation(s):
// \Mux~584  = \j[1]  & \j[2]  # !\j[1]  & (\j[2]  & (\array[5][0] ) # !\j[2]  & \array[1][0] )

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\j[2] ),
	.datac(\array[1][0] ),
	.datad(\array[5][0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~584 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~584_I .operation_mode = "normal";
defparam \Mux~584_I .synch_mode = "off";
defparam \Mux~584_I .register_cascade_mode = "off";
defparam \Mux~584_I .sum_lutc_input = "datac";
defparam \Mux~584_I .lut_mask = "DC98";
defparam \Mux~584_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N4
stratix_lcell \Mux~585_I (
// Equation(s):
// \Mux~585  = \j[1]  & (\Mux~584  & \array[7][0]  # !\Mux~584  & (\array[3][0] )) # !\j[1]  & (\Mux~584 )

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\array[7][0] ),
	.datac(\array[3][0] ),
	.datad(\Mux~584 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~585 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~585_I .operation_mode = "normal";
defparam \Mux~585_I .synch_mode = "off";
defparam \Mux~585_I .register_cascade_mode = "off";
defparam \Mux~585_I .sum_lutc_input = "datac";
defparam \Mux~585_I .lut_mask = "DDA0";
defparam \Mux~585_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_R4
stratix_io \data_in[32]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[32]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[32]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[32]~I .operation_mode = "input";
defparam \data_in[32]~I .ddio_mode = "none";
defparam \data_in[32]~I .input_register_mode = "none";
defparam \data_in[32]~I .output_register_mode = "none";
defparam \data_in[32]~I .oe_register_mode = "none";
defparam \data_in[32]~I .input_async_reset = "none";
defparam \data_in[32]~I .output_async_reset = "none";
defparam \data_in[32]~I .oe_async_reset = "none";
defparam \data_in[32]~I .input_sync_reset = "none";
defparam \data_in[32]~I .output_sync_reset = "none";
defparam \data_in[32]~I .oe_sync_reset = "none";
defparam \data_in[32]~I .input_power_up = "low";
defparam \data_in[32]~I .output_power_up = "low";
defparam \data_in[32]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y14_N6
stratix_lcell \array[4][0]~I (
// Equation(s):
// \array[4][0]  = DFFEAS(\state[0]~reg0  & (\array[0][0]~COMBOUT ) # !\state[0]~reg0  & \data_in[32]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[4][7]~1499 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(\data_in[32]~combout ),
	.datac(vcc),
	.datad(\array[0][0]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[4][7]~1499 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[4][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][0]~I .operation_mode = "normal";
defparam \array[4][0]~I .synch_mode = "off";
defparam \array[4][0]~I .register_cascade_mode = "off";
defparam \array[4][0]~I .sum_lutc_input = "datac";
defparam \array[4][0]~I .lut_mask = "EE44";
defparam \array[4][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U7
stratix_io \data_in[16]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[16]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[16]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[16]~I .operation_mode = "input";
defparam \data_in[16]~I .ddio_mode = "none";
defparam \data_in[16]~I .input_register_mode = "none";
defparam \data_in[16]~I .output_register_mode = "none";
defparam \data_in[16]~I .oe_register_mode = "none";
defparam \data_in[16]~I .input_async_reset = "none";
defparam \data_in[16]~I .output_async_reset = "none";
defparam \data_in[16]~I .oe_async_reset = "none";
defparam \data_in[16]~I .input_sync_reset = "none";
defparam \data_in[16]~I .output_sync_reset = "none";
defparam \data_in[16]~I .oe_sync_reset = "none";
defparam \data_in[16]~I .input_power_up = "low";
defparam \data_in[16]~I .output_power_up = "low";
defparam \data_in[16]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y13_N9
stratix_lcell \array[2][0]~I (
// Equation(s):
// \array[2][0]  = DFFEAS(\state[0]~reg0  & (\array[0][0]~COMBOUT ) # !\state[0]~reg0  & \data_in[16]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[2][3]~1496 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\data_in[16]~combout ),
	.datac(\array[0][0]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[2][3]~1496 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[2][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][0]~I .operation_mode = "normal";
defparam \array[2][0]~I .synch_mode = "off";
defparam \array[2][0]~I .register_cascade_mode = "off";
defparam \array[2][0]~I .sum_lutc_input = "datac";
defparam \array[2][0]~I .lut_mask = "F0CC";
defparam \array[2][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N8
stratix_lcell \Mux~586_I (
// Equation(s):
// \Mux~586  = \j[1]  & (\array[2][0]  # \j[2] ) # !\j[1]  & (\array[0][0]  & !\j[2] )

	.clk(gnd),
	.dataa(\j[1] ),
	.datab(\array[2][0] ),
	.datac(\array[0][0] ),
	.datad(\j[2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~586 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~586_I .operation_mode = "normal";
defparam \Mux~586_I .synch_mode = "off";
defparam \Mux~586_I .register_cascade_mode = "off";
defparam \Mux~586_I .sum_lutc_input = "datac";
defparam \Mux~586_I .lut_mask = "AAD8";
defparam \Mux~586_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y16_N9
stratix_lcell \Mux~587_I (
// Equation(s):
// \Mux~587  = \j[2]  & (\Mux~586  & (\array[6][0] ) # !\Mux~586  & \array[4][0] ) # !\j[2]  & (\Mux~586 )

	.clk(gnd),
	.dataa(\array[4][0] ),
	.datab(\j[2] ),
	.datac(\array[6][0] ),
	.datad(\Mux~586 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~587 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~587_I .operation_mode = "normal";
defparam \Mux~587_I .synch_mode = "off";
defparam \Mux~587_I .register_cascade_mode = "off";
defparam \Mux~587_I .sum_lutc_input = "datac";
defparam \Mux~587_I .lut_mask = "F388";
defparam \Mux~587_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y15_N9
stratix_lcell \Mux~588_I (
// Equation(s):
// \Mux~588  = \j[0]  & \Mux~585  # !\j[0]  & (\Mux~587 )

	.clk(gnd),
	.dataa(\Mux~585 ),
	.datab(vcc),
	.datac(\j[0] ),
	.datad(\Mux~587 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~588 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~588_I .operation_mode = "normal";
defparam \Mux~588_I .synch_mode = "off";
defparam \Mux~588_I .register_cascade_mode = "off";
defparam \Mux~588_I .sum_lutc_input = "datac";
defparam \Mux~588_I .lut_mask = "AFA0";
defparam \Mux~588_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y14_N0
stratix_lcell \array[0][0]~I (
// Equation(s):
// \array[0][0]~COMBOUT  = \LessThan~155  & (\Mux~588 ) # !\LessThan~155  & \key[0] 
// \array[0][0]  = DFFEAS(\array[0][0]~COMBOUT , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[0][3]~1492 , \data_in[0]~combout , , , !\state[0]~reg0 )

	.clk(\clk~combout ),
	.dataa(\LessThan~155 ),
	.datab(\key[0] ),
	.datac(\data_in[0]~combout ),
	.datad(\Mux~588 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state[0]~reg0 ),
	.ena(\array[0][3]~1492 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][0]~COMBOUT ),
	.regout(\array[0][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][0]~I .operation_mode = "normal";
defparam \array[0][0]~I .synch_mode = "on";
defparam \array[0][0]~I .register_cascade_mode = "off";
defparam \array[0][0]~I .sum_lutc_input = "datac";
defparam \array[0][0]~I .lut_mask = "EE44";
defparam \array[0][0]~I .output_mode = "reg_and_comb";
// synopsys translate_on

// atom is at LC_X36_Y16_N6
stratix_lcell \array[6][0]~I (
// Equation(s):
// \array[6][0]  = DFFEAS(\state[0]~reg0  & (\array[0][0]~COMBOUT ) # !\state[0]~reg0  & \data_in[48]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[6][7]~1502 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[48]~combout ),
	.datab(\state[0]~reg0 ),
	.datac(vcc),
	.datad(\array[0][0]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[6][7]~1502 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[6][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][0]~I .operation_mode = "normal";
defparam \array[6][0]~I .synch_mode = "off";
defparam \array[6][0]~I .register_cascade_mode = "off";
defparam \array[6][0]~I .sum_lutc_input = "datac";
defparam \array[6][0]~I .lut_mask = "EE22";
defparam \array[6][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y16_N4
stratix_lcell \Mux~626_I (
// Equation(s):
// \Mux~626  = \i[1]  & (\i[2] ) # !\i[1]  & (\i[2]  & (\array[4][0] ) # !\i[2]  & \array[0][0] )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[0][0] ),
	.datac(\array[4][0] ),
	.datad(\i[2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~626 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~626_I .operation_mode = "normal";
defparam \Mux~626_I .synch_mode = "off";
defparam \Mux~626_I .register_cascade_mode = "off";
defparam \Mux~626_I .sum_lutc_input = "datac";
defparam \Mux~626_I .lut_mask = "FA44";
defparam \Mux~626_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y16_N2
stratix_lcell \Mux~627_I (
// Equation(s):
// \Mux~627  = \i[1]  & (\Mux~626  & \array[6][0]  # !\Mux~626  & (\array[2][0] )) # !\i[1]  & (\Mux~626 )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[6][0] ),
	.datac(\array[2][0] ),
	.datad(\Mux~626 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~627 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~627_I .operation_mode = "normal";
defparam \Mux~627_I .synch_mode = "off";
defparam \Mux~627_I .register_cascade_mode = "off";
defparam \Mux~627_I .sum_lutc_input = "datac";
defparam \Mux~627_I .lut_mask = "DDA0";
defparam \Mux~627_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y17_N1
stratix_lcell \Mux~624_I (
// Equation(s):
// \Mux~624  = \i[2]  & (\i[1] ) # !\i[2]  & (\i[1]  & (\array[3][0] ) # !\i[1]  & \array[1][0] )

	.clk(gnd),
	.dataa(\array[1][0] ),
	.datab(\i[2] ),
	.datac(\array[3][0] ),
	.datad(\i[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~624 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~624_I .operation_mode = "normal";
defparam \Mux~624_I .synch_mode = "off";
defparam \Mux~624_I .register_cascade_mode = "off";
defparam \Mux~624_I .sum_lutc_input = "datac";
defparam \Mux~624_I .lut_mask = "FC22";
defparam \Mux~624_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y17_N7
stratix_lcell \Mux~625_I (
// Equation(s):
// \Mux~625  = \i[2]  & (\Mux~624  & (\array[7][0] ) # !\Mux~624  & \array[5][0] ) # !\i[2]  & (\Mux~624 )

	.clk(gnd),
	.dataa(\array[5][0] ),
	.datab(\i[2] ),
	.datac(\array[7][0] ),
	.datad(\Mux~624 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~625 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~625_I .operation_mode = "normal";
defparam \Mux~625_I .synch_mode = "off";
defparam \Mux~625_I .register_cascade_mode = "off";
defparam \Mux~625_I .sum_lutc_input = "datac";
defparam \Mux~625_I .lut_mask = "F388";
defparam \Mux~625_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X35_Y17_N4
stratix_lcell \key[0]~I (
// Equation(s):
// \key[0]  = DFFEAS(\i[0]  & (\Mux~625 ) # !\i[0]  & \Mux~627 , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \key[7]~58 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Mux~627 ),
	.datac(\Mux~625 ),
	.datad(\i[0] ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key[7]~58 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key[0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[0]~I .operation_mode = "normal";
defparam \key[0]~I .synch_mode = "off";
defparam \key[0]~I .register_cascade_mode = "off";
defparam \key[0]~I .sum_lutc_input = "datac";
defparam \key[0]~I .lut_mask = "F0CC";
defparam \key[0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y15_N0
stratix_lcell \LessThan~192_I (
// Equation(s):
// \LessThan~192  = CARRY(!\key[0]  & \Mux~588 )
// \LessThan~192COUT1_196  = CARRY(!\key[0]  & \Mux~588 )

	.clk(gnd),
	.dataa(\key[0] ),
	.datab(\Mux~588 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(),
	.cout0(\LessThan~192 ),
	.cout1(\LessThan~192COUT1_196 ));
// synopsys translate_off
defparam \LessThan~192_I .operation_mode = "arithmetic";
defparam \LessThan~192_I .synch_mode = "off";
defparam \LessThan~192_I .register_cascade_mode = "off";
defparam \LessThan~192_I .sum_lutc_input = "datac";
defparam \LessThan~192_I .lut_mask = "FF44";
defparam \LessThan~192_I .output_mode = "none";
// synopsys translate_on

// atom is at LC_X34_Y15_N1
stratix_lcell \LessThan~187_I (
// Equation(s):
// \LessThan~187  = CARRY(\key[1]  & (!\LessThan~192  # !\Mux~593 ) # !\key[1]  & !\Mux~593  & !\LessThan~192 )
// \LessThan~187COUT1_197  = CARRY(\key[1]  & (!\LessThan~192COUT1_196  # !\Mux~593 ) # !\key[1]  & !\Mux~593  & !\LessThan~192COUT1_196 )

	.clk(gnd),
	.dataa(\key[1] ),
	.datab(\Mux~593 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan~192 ),
	.cin1(\LessThan~192COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(),
	.cout0(\LessThan~187 ),
	.cout1(\LessThan~187COUT1_197 ));
// synopsys translate_off
defparam \LessThan~187_I .operation_mode = "arithmetic";
defparam \LessThan~187_I .synch_mode = "off";
defparam \LessThan~187_I .register_cascade_mode = "off";
defparam \LessThan~187_I .sum_lutc_input = "cin";
defparam \LessThan~187_I .lut_mask = "FF2B";
defparam \LessThan~187_I .cin0_used = "true";
defparam \LessThan~187_I .cin1_used = "true";
defparam \LessThan~187_I .output_mode = "none";
// synopsys translate_on

// atom is at LC_X34_Y15_N2
stratix_lcell \LessThan~182_I (
// Equation(s):
// \LessThan~182  = CARRY(\key[2]  & \Mux~598  & !\LessThan~187  # !\key[2]  & (\Mux~598  # !\LessThan~187 ))
// \LessThan~182COUT1_198  = CARRY(\key[2]  & \Mux~598  & !\LessThan~187COUT1_197  # !\key[2]  & (\Mux~598  # !\LessThan~187COUT1_197 ))

	.clk(gnd),
	.dataa(\key[2] ),
	.datab(\Mux~598 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan~187 ),
	.cin1(\LessThan~187COUT1_197 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(),
	.cout0(\LessThan~182 ),
	.cout1(\LessThan~182COUT1_198 ));
// synopsys translate_off
defparam \LessThan~182_I .operation_mode = "arithmetic";
defparam \LessThan~182_I .synch_mode = "off";
defparam \LessThan~182_I .register_cascade_mode = "off";
defparam \LessThan~182_I .sum_lutc_input = "cin";
defparam \LessThan~182_I .lut_mask = "FF4D";
defparam \LessThan~182_I .cin0_used = "true";
defparam \LessThan~182_I .cin1_used = "true";
defparam \LessThan~182_I .output_mode = "none";
// synopsys translate_on

// atom is at LC_X34_Y15_N3
stratix_lcell \LessThan~177_I (
// Equation(s):
// \LessThan~177  = CARRY(\key[3]  & (!\LessThan~182  # !\Mux~603 ) # !\key[3]  & !\Mux~603  & !\LessThan~182 )
// \LessThan~177COUT1  = CARRY(\key[3]  & (!\LessThan~182COUT1_198  # !\Mux~603 ) # !\key[3]  & !\Mux~603  & !\LessThan~182COUT1_198 )

	.clk(gnd),
	.dataa(\key[3] ),
	.datab(\Mux~603 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan~182 ),
	.cin1(\LessThan~182COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(),
	.cout0(\LessThan~177 ),
	.cout1(\LessThan~177COUT1 ));
// synopsys translate_off
defparam \LessThan~177_I .operation_mode = "arithmetic";
defparam \LessThan~177_I .synch_mode = "off";
defparam \LessThan~177_I .register_cascade_mode = "off";
defparam \LessThan~177_I .sum_lutc_input = "cin";
defparam \LessThan~177_I .lut_mask = "FF2B";
defparam \LessThan~177_I .cin0_used = "true";
defparam \LessThan~177_I .cin1_used = "true";
defparam \LessThan~177_I .output_mode = "none";
// synopsys translate_on

// atom is at LC_X34_Y15_N4
stratix_lcell \LessThan~172_I (
// Equation(s):
// \LessThan~172  = 

	.clk(gnd),
	.dataa(\Mux~608 ),
	.datab(\key[4] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan~177 ),
	.cin1(\LessThan~177COUT1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\LessThan~172 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan~172_I .operation_mode = "arithmetic";
defparam \LessThan~172_I .synch_mode = "off";
defparam \LessThan~172_I .register_cascade_mode = "off";
defparam \LessThan~172_I .sum_lutc_input = "cin";
defparam \LessThan~172_I .lut_mask = "FF2B";
defparam \LessThan~172_I .cin0_used = "true";
defparam \LessThan~172_I .cin1_used = "true";
defparam \LessThan~172_I .output_mode = "none";
// synopsys translate_on

// atom is at PIN_C13
stratix_io \data_in[62]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[62]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[62]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[62]~I .operation_mode = "input";
defparam \data_in[62]~I .ddio_mode = "none";
defparam \data_in[62]~I .input_register_mode = "none";
defparam \data_in[62]~I .output_register_mode = "none";
defparam \data_in[62]~I .oe_register_mode = "none";
defparam \data_in[62]~I .input_async_reset = "none";
defparam \data_in[62]~I .output_async_reset = "none";
defparam \data_in[62]~I .oe_async_reset = "none";
defparam \data_in[62]~I .input_sync_reset = "none";
defparam \data_in[62]~I .output_sync_reset = "none";
defparam \data_in[62]~I .oe_sync_reset = "none";
defparam \data_in[62]~I .input_power_up = "low";
defparam \data_in[62]~I .output_power_up = "low";
defparam \data_in[62]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_F10
stratix_io \data_in[30]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[30]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[30]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[30]~I .operation_mode = "input";
defparam \data_in[30]~I .ddio_mode = "none";
defparam \data_in[30]~I .input_register_mode = "none";
defparam \data_in[30]~I .output_register_mode = "none";
defparam \data_in[30]~I .oe_register_mode = "none";
defparam \data_in[30]~I .input_async_reset = "none";
defparam \data_in[30]~I .output_async_reset = "none";
defparam \data_in[30]~I .oe_async_reset = "none";
defparam \data_in[30]~I .input_sync_reset = "none";
defparam \data_in[30]~I .output_sync_reset = "none";
defparam \data_in[30]~I .oe_sync_reset = "none";
defparam \data_in[30]~I .input_power_up = "low";
defparam \data_in[30]~I .output_power_up = "low";
defparam \data_in[30]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y17_N9
stratix_lcell \array[3][6]~I (
// Equation(s):
// \array[3][6]  = DFFEAS(\state[0]~reg0  & \array[0][6]~COMBOUT  # !\state[0]~reg0  & (\data_in[30]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[3][0]~1497 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state[0]~reg0 ),
	.datac(\array[0][6]~COMBOUT ),
	.datad(\data_in[30]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[3][0]~1497 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[3][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][6]~I .operation_mode = "normal";
defparam \array[3][6]~I .synch_mode = "off";
defparam \array[3][6]~I .register_cascade_mode = "off";
defparam \array[3][6]~I .sum_lutc_input = "datac";
defparam \array[3][6]~I .lut_mask = "F3C0";
defparam \array[3][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G9
stratix_io \data_in[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[14]~I .operation_mode = "input";
defparam \data_in[14]~I .ddio_mode = "none";
defparam \data_in[14]~I .input_register_mode = "none";
defparam \data_in[14]~I .output_register_mode = "none";
defparam \data_in[14]~I .oe_register_mode = "none";
defparam \data_in[14]~I .input_async_reset = "none";
defparam \data_in[14]~I .output_async_reset = "none";
defparam \data_in[14]~I .oe_async_reset = "none";
defparam \data_in[14]~I .input_sync_reset = "none";
defparam \data_in[14]~I .output_sync_reset = "none";
defparam \data_in[14]~I .oe_sync_reset = "none";
defparam \data_in[14]~I .input_power_up = "low";
defparam \data_in[14]~I .output_power_up = "low";
defparam \data_in[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y18_N5
stratix_lcell \array[1][6]~I (
// Equation(s):
// \array[1][6]  = DFFEAS(\state[0]~reg0  & (\array[0][6]~COMBOUT ) # !\state[0]~reg0  & \data_in[14]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[1][0]~1494 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(\data_in[14]~combout ),
	.datac(vcc),
	.datad(\array[0][6]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[1][0]~1494 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[1][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][6]~I .operation_mode = "normal";
defparam \array[1][6]~I .synch_mode = "off";
defparam \array[1][6]~I .register_cascade_mode = "off";
defparam \array[1][6]~I .sum_lutc_input = "datac";
defparam \array[1][6]~I .lut_mask = "EE44";
defparam \array[1][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D7
stratix_io \data_in[46]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[46]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[46]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[46]~I .operation_mode = "input";
defparam \data_in[46]~I .ddio_mode = "none";
defparam \data_in[46]~I .input_register_mode = "none";
defparam \data_in[46]~I .output_register_mode = "none";
defparam \data_in[46]~I .oe_register_mode = "none";
defparam \data_in[46]~I .input_async_reset = "none";
defparam \data_in[46]~I .output_async_reset = "none";
defparam \data_in[46]~I .oe_async_reset = "none";
defparam \data_in[46]~I .input_sync_reset = "none";
defparam \data_in[46]~I .output_sync_reset = "none";
defparam \data_in[46]~I .oe_sync_reset = "none";
defparam \data_in[46]~I .input_power_up = "low";
defparam \data_in[46]~I .output_power_up = "low";
defparam \data_in[46]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y18_N2
stratix_lcell \array[5][6]~I (
// Equation(s):
// \array[5][6]  = DFFEAS(\state[0]~reg0  & (\array[0][6]~COMBOUT ) # !\state[0]~reg0  & (\data_in[46]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[5][0]~1501 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\array[0][6]~COMBOUT ),
	.datad(\data_in[46]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[5][0]~1501 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[5][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][6]~I .operation_mode = "normal";
defparam \array[5][6]~I .synch_mode = "off";
defparam \array[5][6]~I .register_cascade_mode = "off";
defparam \array[5][6]~I .sum_lutc_input = "datac";
defparam \array[5][6]~I .lut_mask = "F5A0";
defparam \array[5][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N1
stratix_lcell \Mux~614_I (
// Equation(s):
// \Mux~614  = \j[2]  & (\array[5][6]  # \j[1] ) # !\j[2]  & \array[1][6]  & (!\j[1] )

	.clk(gnd),
	.dataa(\array[1][6] ),
	.datab(\array[5][6] ),
	.datac(\j[2] ),
	.datad(\j[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~614 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~614_I .operation_mode = "normal";
defparam \Mux~614_I .synch_mode = "off";
defparam \Mux~614_I .register_cascade_mode = "off";
defparam \Mux~614_I .sum_lutc_input = "datac";
defparam \Mux~614_I .lut_mask = "F0CA";
defparam \Mux~614_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N5
stratix_lcell \Mux~615_I (
// Equation(s):
// \Mux~615  = \j[1]  & (\Mux~614  & (\array[7][6] ) # !\Mux~614  & \array[3][6] ) # !\j[1]  & (\Mux~614 )

	.clk(gnd),
	.dataa(\array[3][6] ),
	.datab(\j[1] ),
	.datac(\Mux~614 ),
	.datad(\array[7][6] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~615 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~615_I .operation_mode = "normal";
defparam \Mux~615_I .synch_mode = "off";
defparam \Mux~615_I .register_cascade_mode = "off";
defparam \Mux~615_I .sum_lutc_input = "datac";
defparam \Mux~615_I .lut_mask = "F838";
defparam \Mux~615_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_AA13
stratix_io \data_in[38]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[38]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[38]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[38]~I .operation_mode = "input";
defparam \data_in[38]~I .ddio_mode = "none";
defparam \data_in[38]~I .input_register_mode = "none";
defparam \data_in[38]~I .output_register_mode = "none";
defparam \data_in[38]~I .oe_register_mode = "none";
defparam \data_in[38]~I .input_async_reset = "none";
defparam \data_in[38]~I .output_async_reset = "none";
defparam \data_in[38]~I .oe_async_reset = "none";
defparam \data_in[38]~I .input_sync_reset = "none";
defparam \data_in[38]~I .output_sync_reset = "none";
defparam \data_in[38]~I .oe_sync_reset = "none";
defparam \data_in[38]~I .input_power_up = "low";
defparam \data_in[38]~I .output_power_up = "low";
defparam \data_in[38]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y14_N6
stratix_lcell \array[4][6]~I (
// Equation(s):
// \array[4][6]  = DFFEAS(\state[0]~reg0  & (\array[0][6]~COMBOUT ) # !\state[0]~reg0  & \data_in[38]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[4][7]~1499 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[38]~combout ),
	.datab(vcc),
	.datac(\array[0][6]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[4][7]~1499 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[4][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][6]~I .operation_mode = "normal";
defparam \array[4][6]~I .synch_mode = "off";
defparam \array[4][6]~I .register_cascade_mode = "off";
defparam \array[4][6]~I .sum_lutc_input = "datac";
defparam \array[4][6]~I .lut_mask = "F0AA";
defparam \array[4][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M2
stratix_io \data_in[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[6]~I .operation_mode = "input";
defparam \data_in[6]~I .ddio_mode = "none";
defparam \data_in[6]~I .input_register_mode = "none";
defparam \data_in[6]~I .output_register_mode = "none";
defparam \data_in[6]~I .oe_register_mode = "none";
defparam \data_in[6]~I .input_async_reset = "none";
defparam \data_in[6]~I .output_async_reset = "none";
defparam \data_in[6]~I .oe_async_reset = "none";
defparam \data_in[6]~I .input_sync_reset = "none";
defparam \data_in[6]~I .output_sync_reset = "none";
defparam \data_in[6]~I .oe_sync_reset = "none";
defparam \data_in[6]~I .input_power_up = "low";
defparam \data_in[6]~I .output_power_up = "low";
defparam \data_in[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y16_N7
stratix_lcell \array[0][6]~I (
// Equation(s):
// \array[0][6]~COMBOUT  = \LessThan~155  & \Mux~618  # !\LessThan~155  & (\key[6] )
// \array[0][6]  = DFFEAS(\array[0][6]~COMBOUT , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[0][3]~1492 , \data_in[6]~combout , , , !\state[0]~reg0 )

	.clk(\clk~combout ),
	.dataa(\Mux~618 ),
	.datab(\key[6] ),
	.datac(\data_in[6]~combout ),
	.datad(\LessThan~155 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state[0]~reg0 ),
	.ena(\array[0][3]~1492 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][6]~COMBOUT ),
	.regout(\array[0][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][6]~I .operation_mode = "normal";
defparam \array[0][6]~I .synch_mode = "on";
defparam \array[0][6]~I .register_cascade_mode = "off";
defparam \array[0][6]~I .sum_lutc_input = "datac";
defparam \array[0][6]~I .lut_mask = "AACC";
defparam \array[0][6]~I .output_mode = "reg_and_comb";
// synopsys translate_on

// atom is at PIN_B14
stratix_io \data_in[22]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[22]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[22]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[22]~I .operation_mode = "input";
defparam \data_in[22]~I .ddio_mode = "none";
defparam \data_in[22]~I .input_register_mode = "none";
defparam \data_in[22]~I .output_register_mode = "none";
defparam \data_in[22]~I .oe_register_mode = "none";
defparam \data_in[22]~I .input_async_reset = "none";
defparam \data_in[22]~I .output_async_reset = "none";
defparam \data_in[22]~I .oe_async_reset = "none";
defparam \data_in[22]~I .input_sync_reset = "none";
defparam \data_in[22]~I .output_sync_reset = "none";
defparam \data_in[22]~I .oe_sync_reset = "none";
defparam \data_in[22]~I .input_power_up = "low";
defparam \data_in[22]~I .output_power_up = "low";
defparam \data_in[22]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y17_N9
stratix_lcell \array[2][6]~I (
// Equation(s):
// \array[2][6]  = DFFEAS(\state[0]~reg0  & (\array[0][6]~COMBOUT ) # !\state[0]~reg0  & (\data_in[22]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[2][3]~1496 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[22]~combout ),
	.datad(\array[0][6]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[2][3]~1496 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[2][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][6]~I .operation_mode = "normal";
defparam \array[2][6]~I .synch_mode = "off";
defparam \array[2][6]~I .register_cascade_mode = "off";
defparam \array[2][6]~I .sum_lutc_input = "datac";
defparam \array[2][6]~I .lut_mask = "FA50";
defparam \array[2][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N0
stratix_lcell \Mux~616_I (
// Equation(s):
// \Mux~616  = \j[2]  & (\j[1] ) # !\j[2]  & (\j[1]  & (\array[2][6] ) # !\j[1]  & \array[0][6] )

	.clk(gnd),
	.dataa(\array[0][6] ),
	.datab(\array[2][6] ),
	.datac(\j[2] ),
	.datad(\j[1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~616 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~616_I .operation_mode = "normal";
defparam \Mux~616_I .synch_mode = "off";
defparam \Mux~616_I .register_cascade_mode = "off";
defparam \Mux~616_I .sum_lutc_input = "datac";
defparam \Mux~616_I .lut_mask = "FC0A";
defparam \Mux~616_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_H1
stratix_io \data_in[54]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[54]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[54]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[54]~I .operation_mode = "input";
defparam \data_in[54]~I .ddio_mode = "none";
defparam \data_in[54]~I .input_register_mode = "none";
defparam \data_in[54]~I .output_register_mode = "none";
defparam \data_in[54]~I .oe_register_mode = "none";
defparam \data_in[54]~I .input_async_reset = "none";
defparam \data_in[54]~I .output_async_reset = "none";
defparam \data_in[54]~I .oe_async_reset = "none";
defparam \data_in[54]~I .input_sync_reset = "none";
defparam \data_in[54]~I .output_sync_reset = "none";
defparam \data_in[54]~I .oe_sync_reset = "none";
defparam \data_in[54]~I .input_power_up = "low";
defparam \data_in[54]~I .output_power_up = "low";
defparam \data_in[54]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X36_Y16_N3
stratix_lcell \array[6][6]~I (
// Equation(s):
// \array[6][6]  = DFFEAS(\state[0]~reg0  & (\array[0][6]~COMBOUT ) # !\state[0]~reg0  & \data_in[54]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[6][7]~1502 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[54]~combout ),
	.datab(vcc),
	.datac(\array[0][6]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[6][7]~1502 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[6][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][6]~I .operation_mode = "normal";
defparam \array[6][6]~I .synch_mode = "off";
defparam \array[6][6]~I .register_cascade_mode = "off";
defparam \array[6][6]~I .sum_lutc_input = "datac";
defparam \array[6][6]~I .lut_mask = "F0AA";
defparam \array[6][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N4
stratix_lcell \Mux~617_I (
// Equation(s):
// \Mux~617  = \Mux~616  & (\array[6][6]  # !\j[2] ) # !\Mux~616  & \array[4][6]  & \j[2] 

	.clk(gnd),
	.dataa(\array[4][6] ),
	.datab(\Mux~616 ),
	.datac(\j[2] ),
	.datad(\array[6][6] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~617 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~617_I .operation_mode = "normal";
defparam \Mux~617_I .synch_mode = "off";
defparam \Mux~617_I .register_cascade_mode = "off";
defparam \Mux~617_I .sum_lutc_input = "datac";
defparam \Mux~617_I .lut_mask = "EC2C";
defparam \Mux~617_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N3
stratix_lcell \Mux~618_I (
// Equation(s):
// \Mux~618  = \j[0]  & \Mux~615  # !\j[0]  & (\Mux~617 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\j[0] ),
	.datac(\Mux~615 ),
	.datad(\Mux~617 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~618 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~618_I .operation_mode = "normal";
defparam \Mux~618_I .synch_mode = "off";
defparam \Mux~618_I .register_cascade_mode = "off";
defparam \Mux~618_I .sum_lutc_input = "datac";
defparam \Mux~618_I .lut_mask = "F3C0";
defparam \Mux~618_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y18_N3
stratix_lcell \array[7][6]~I (
// Equation(s):
// \array[7][6]  = DFFEAS(\state[0]~reg0  & (\array[0][6]~COMBOUT ) # !\state[0]~reg0  & (\data_in[62]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[7][7]~1503 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[62]~combout ),
	.datad(\array[0][6]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[7][7]~1503 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[7][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][6]~I .operation_mode = "normal";
defparam \array[7][6]~I .synch_mode = "off";
defparam \array[7][6]~I .register_cascade_mode = "off";
defparam \array[7][6]~I .sum_lutc_input = "datac";
defparam \array[7][6]~I .lut_mask = "FA50";
defparam \array[7][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N8
stratix_lcell \Mux~654_I (
// Equation(s):
// \Mux~654  = \i[1]  & (\array[3][6]  # \i[2] ) # !\i[1]  & (\array[1][6]  & !\i[2] )

	.clk(gnd),
	.dataa(\array[3][6] ),
	.datab(\i[1] ),
	.datac(\array[1][6] ),
	.datad(\i[2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~654 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~654_I .operation_mode = "normal";
defparam \Mux~654_I .synch_mode = "off";
defparam \Mux~654_I .register_cascade_mode = "off";
defparam \Mux~654_I .sum_lutc_input = "datac";
defparam \Mux~654_I .lut_mask = "CCB8";
defparam \Mux~654_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N2
stratix_lcell \Mux~655_I (
// Equation(s):
// \Mux~655  = \i[2]  & (\Mux~654  & \array[7][6]  # !\Mux~654  & (\array[5][6] )) # !\i[2]  & (\Mux~654 )

	.clk(gnd),
	.dataa(\array[7][6] ),
	.datab(\array[5][6] ),
	.datac(\i[2] ),
	.datad(\Mux~654 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~655 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~655_I .operation_mode = "normal";
defparam \Mux~655_I .synch_mode = "off";
defparam \Mux~655_I .register_cascade_mode = "off";
defparam \Mux~655_I .sum_lutc_input = "datac";
defparam \Mux~655_I .lut_mask = "AFC0";
defparam \Mux~655_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N6
stratix_lcell \Mux~656_I (
// Equation(s):
// \Mux~656  = \i[1]  & (\i[2] ) # !\i[1]  & (\i[2]  & (\array[4][6] ) # !\i[2]  & \array[0][6] )

	.clk(gnd),
	.dataa(\array[0][6] ),
	.datab(\i[1] ),
	.datac(\i[2] ),
	.datad(\array[4][6] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~656 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~656_I .operation_mode = "normal";
defparam \Mux~656_I .synch_mode = "off";
defparam \Mux~656_I .register_cascade_mode = "off";
defparam \Mux~656_I .sum_lutc_input = "datac";
defparam \Mux~656_I .lut_mask = "F2C2";
defparam \Mux~656_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y16_N9
stratix_lcell \Mux~657_I (
// Equation(s):
// \Mux~657  = \i[1]  & (\Mux~656  & \array[6][6]  # !\Mux~656  & (\array[2][6] )) # !\i[1]  & (\Mux~656 )

	.clk(gnd),
	.dataa(\array[6][6] ),
	.datab(\i[1] ),
	.datac(\array[2][6] ),
	.datad(\Mux~656 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~657 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~657_I .operation_mode = "normal";
defparam \Mux~657_I .synch_mode = "off";
defparam \Mux~657_I .register_cascade_mode = "off";
defparam \Mux~657_I .sum_lutc_input = "datac";
defparam \Mux~657_I .lut_mask = "BBC0";
defparam \Mux~657_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y14_N9
stratix_lcell \key[6]~I (
// Equation(s):
// \key[6]  = DFFEAS(\i[0]  & \Mux~655  # !\i[0]  & (\Mux~657 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \key[7]~58 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Mux~655 ),
	.datac(\i[0] ),
	.datad(\Mux~657 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key[7]~58 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key[6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[6]~I .operation_mode = "normal";
defparam \key[6]~I .synch_mode = "off";
defparam \key[6]~I .register_cascade_mode = "off";
defparam \key[6]~I .sum_lutc_input = "datac";
defparam \key[6]~I .lut_mask = "CFC0";
defparam \key[6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G3
stratix_io \data_in[53]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[53]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[53]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[53]~I .operation_mode = "input";
defparam \data_in[53]~I .ddio_mode = "none";
defparam \data_in[53]~I .input_register_mode = "none";
defparam \data_in[53]~I .output_register_mode = "none";
defparam \data_in[53]~I .oe_register_mode = "none";
defparam \data_in[53]~I .input_async_reset = "none";
defparam \data_in[53]~I .output_async_reset = "none";
defparam \data_in[53]~I .oe_async_reset = "none";
defparam \data_in[53]~I .input_sync_reset = "none";
defparam \data_in[53]~I .output_sync_reset = "none";
defparam \data_in[53]~I .oe_sync_reset = "none";
defparam \data_in[53]~I .input_power_up = "low";
defparam \data_in[53]~I .output_power_up = "low";
defparam \data_in[53]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_F2
stratix_io \data_in[45]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[45]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[45]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[45]~I .operation_mode = "input";
defparam \data_in[45]~I .ddio_mode = "none";
defparam \data_in[45]~I .input_register_mode = "none";
defparam \data_in[45]~I .output_register_mode = "none";
defparam \data_in[45]~I .oe_register_mode = "none";
defparam \data_in[45]~I .input_async_reset = "none";
defparam \data_in[45]~I .output_async_reset = "none";
defparam \data_in[45]~I .oe_async_reset = "none";
defparam \data_in[45]~I .input_sync_reset = "none";
defparam \data_in[45]~I .output_sync_reset = "none";
defparam \data_in[45]~I .oe_sync_reset = "none";
defparam \data_in[45]~I .input_power_up = "low";
defparam \data_in[45]~I .output_power_up = "low";
defparam \data_in[45]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X35_Y18_N3
stratix_lcell \array[5][5]~I (
// Equation(s):
// \array[5][5]  = DFFEAS(\state[0]~reg0  & (\array[0][5]~COMBOUT ) # !\state[0]~reg0  & (\data_in[45]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[5][0]~1501 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(vcc),
	.datac(\data_in[45]~combout ),
	.datad(\array[0][5]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[5][0]~1501 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[5][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[5][5]~I .operation_mode = "normal";
defparam \array[5][5]~I .synch_mode = "off";
defparam \array[5][5]~I .register_cascade_mode = "off";
defparam \array[5][5]~I .sum_lutc_input = "datac";
defparam \array[5][5]~I .lut_mask = "FA50";
defparam \array[5][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_E13
stratix_io \data_in[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[13]~I .operation_mode = "input";
defparam \data_in[13]~I .ddio_mode = "none";
defparam \data_in[13]~I .input_register_mode = "none";
defparam \data_in[13]~I .output_register_mode = "none";
defparam \data_in[13]~I .oe_register_mode = "none";
defparam \data_in[13]~I .input_async_reset = "none";
defparam \data_in[13]~I .output_async_reset = "none";
defparam \data_in[13]~I .oe_async_reset = "none";
defparam \data_in[13]~I .input_sync_reset = "none";
defparam \data_in[13]~I .output_sync_reset = "none";
defparam \data_in[13]~I .oe_sync_reset = "none";
defparam \data_in[13]~I .input_power_up = "low";
defparam \data_in[13]~I .output_power_up = "low";
defparam \data_in[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y18_N1
stratix_lcell \array[1][5]~I (
// Equation(s):
// \array[1][5]  = DFFEAS(\state[0]~reg0  & \array[0][5]~COMBOUT  # !\state[0]~reg0  & (\data_in[13]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[1][0]~1494 , , , , )

	.clk(\clk~combout ),
	.dataa(\state[0]~reg0 ),
	.datab(\array[0][5]~COMBOUT ),
	.datac(vcc),
	.datad(\data_in[13]~combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[1][0]~1494 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[1][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[1][5]~I .operation_mode = "normal";
defparam \array[1][5]~I .synch_mode = "off";
defparam \array[1][5]~I .register_cascade_mode = "off";
defparam \array[1][5]~I .sum_lutc_input = "datac";
defparam \array[1][5]~I .lut_mask = "DD88";
defparam \array[1][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N8
stratix_lcell \Mux~609_I (
// Equation(s):
// \Mux~609  = \j[2]  & (\j[1]  # \array[5][5] ) # !\j[2]  & !\j[1]  & (\array[1][5] )

	.clk(gnd),
	.dataa(\j[2] ),
	.datab(\j[1] ),
	.datac(\array[5][5] ),
	.datad(\array[1][5] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~609 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~609_I .operation_mode = "normal";
defparam \Mux~609_I .synch_mode = "off";
defparam \Mux~609_I .register_cascade_mode = "off";
defparam \Mux~609_I .sum_lutc_input = "datac";
defparam \Mux~609_I .lut_mask = "B9A8";
defparam \Mux~609_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_B13
stratix_io \data_in[29]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[29]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[29]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[29]~I .operation_mode = "input";
defparam \data_in[29]~I .ddio_mode = "none";
defparam \data_in[29]~I .input_register_mode = "none";
defparam \data_in[29]~I .output_register_mode = "none";
defparam \data_in[29]~I .oe_register_mode = "none";
defparam \data_in[29]~I .input_async_reset = "none";
defparam \data_in[29]~I .output_async_reset = "none";
defparam \data_in[29]~I .oe_async_reset = "none";
defparam \data_in[29]~I .input_sync_reset = "none";
defparam \data_in[29]~I .output_sync_reset = "none";
defparam \data_in[29]~I .oe_sync_reset = "none";
defparam \data_in[29]~I .input_power_up = "low";
defparam \data_in[29]~I .output_power_up = "low";
defparam \data_in[29]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y17_N2
stratix_lcell \array[3][5]~I (
// Equation(s):
// \array[3][5]  = DFFEAS(\state[0]~reg0  & \array[0][5]~COMBOUT  # !\state[0]~reg0  & (\data_in[29]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[3][0]~1497 , , , , )

	.clk(\clk~combout ),
	.dataa(\array[0][5]~COMBOUT ),
	.datab(\data_in[29]~combout ),
	.datac(vcc),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[3][0]~1497 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[3][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[3][5]~I .operation_mode = "normal";
defparam \array[3][5]~I .synch_mode = "off";
defparam \array[3][5]~I .register_cascade_mode = "off";
defparam \array[3][5]~I .sum_lutc_input = "datac";
defparam \array[3][5]~I .lut_mask = "AACC";
defparam \array[3][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A7
stratix_io \data_in[61]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[61]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[61]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[61]~I .operation_mode = "input";
defparam \data_in[61]~I .ddio_mode = "none";
defparam \data_in[61]~I .input_register_mode = "none";
defparam \data_in[61]~I .output_register_mode = "none";
defparam \data_in[61]~I .oe_register_mode = "none";
defparam \data_in[61]~I .input_async_reset = "none";
defparam \data_in[61]~I .output_async_reset = "none";
defparam \data_in[61]~I .oe_async_reset = "none";
defparam \data_in[61]~I .input_sync_reset = "none";
defparam \data_in[61]~I .output_sync_reset = "none";
defparam \data_in[61]~I .oe_sync_reset = "none";
defparam \data_in[61]~I .input_power_up = "low";
defparam \data_in[61]~I .output_power_up = "low";
defparam \data_in[61]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X34_Y18_N2
stratix_lcell \array[7][5]~I (
// Equation(s):
// \array[7][5]  = DFFEAS(\state[0]~reg0  & (\array[0][5]~COMBOUT ) # !\state[0]~reg0  & \data_in[61]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[7][7]~1503 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[61]~combout ),
	.datab(vcc),
	.datac(\state[0]~reg0 ),
	.datad(\array[0][5]~COMBOUT ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[7][7]~1503 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[7][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[7][5]~I .operation_mode = "normal";
defparam \array[7][5]~I .synch_mode = "off";
defparam \array[7][5]~I .register_cascade_mode = "off";
defparam \array[7][5]~I .sum_lutc_input = "datac";
defparam \array[7][5]~I .lut_mask = "FA0A";
defparam \array[7][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N0
stratix_lcell \Mux~610_I (
// Equation(s):
// \Mux~610  = \Mux~609  & (\array[7][5]  # !\j[1] ) # !\Mux~609  & \array[3][5]  & \j[1] 

	.clk(gnd),
	.dataa(\Mux~609 ),
	.datab(\array[3][5] ),
	.datac(\j[1] ),
	.datad(\array[7][5] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~610 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~610_I .operation_mode = "normal";
defparam \Mux~610_I .synch_mode = "off";
defparam \Mux~610_I .register_cascade_mode = "off";
defparam \Mux~610_I .sum_lutc_input = "datac";
defparam \Mux~610_I .lut_mask = "EA4A";
defparam \Mux~610_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at PIN_AB11
stratix_io \data_in[37]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[37]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[37]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[37]~I .operation_mode = "input";
defparam \data_in[37]~I .ddio_mode = "none";
defparam \data_in[37]~I .input_register_mode = "none";
defparam \data_in[37]~I .output_register_mode = "none";
defparam \data_in[37]~I .oe_register_mode = "none";
defparam \data_in[37]~I .input_async_reset = "none";
defparam \data_in[37]~I .output_async_reset = "none";
defparam \data_in[37]~I .oe_async_reset = "none";
defparam \data_in[37]~I .input_sync_reset = "none";
defparam \data_in[37]~I .output_sync_reset = "none";
defparam \data_in[37]~I .oe_sync_reset = "none";
defparam \data_in[37]~I .input_power_up = "low";
defparam \data_in[37]~I .output_power_up = "low";
defparam \data_in[37]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y14_N3
stratix_lcell \array[4][5]~I (
// Equation(s):
// \array[4][5]  = DFFEAS(\state[0]~reg0  & \array[0][5]~COMBOUT  # !\state[0]~reg0  & (\data_in[37]~combout ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[4][7]~1499 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\array[0][5]~COMBOUT ),
	.datac(\data_in[37]~combout ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[4][7]~1499 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[4][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[4][5]~I .operation_mode = "normal";
defparam \array[4][5]~I .synch_mode = "off";
defparam \array[4][5]~I .register_cascade_mode = "off";
defparam \array[4][5]~I .sum_lutc_input = "datac";
defparam \array[4][5]~I .lut_mask = "CCF0";
defparam \array[4][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA14
stratix_io \data_in[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[5]~I .operation_mode = "input";
defparam \data_in[5]~I .ddio_mode = "none";
defparam \data_in[5]~I .input_register_mode = "none";
defparam \data_in[5]~I .output_register_mode = "none";
defparam \data_in[5]~I .oe_register_mode = "none";
defparam \data_in[5]~I .input_async_reset = "none";
defparam \data_in[5]~I .output_async_reset = "none";
defparam \data_in[5]~I .oe_async_reset = "none";
defparam \data_in[5]~I .input_sync_reset = "none";
defparam \data_in[5]~I .output_sync_reset = "none";
defparam \data_in[5]~I .oe_sync_reset = "none";
defparam \data_in[5]~I .input_power_up = "low";
defparam \data_in[5]~I .output_power_up = "low";
defparam \data_in[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y16_N7
stratix_lcell \array[0][5]~I (
// Equation(s):
// \array[0][5]~COMBOUT  = \LessThan~155  & \Mux~613  # !\LessThan~155  & (\key[5] )
// \array[0][5]  = DFFEAS(\array[0][5]~COMBOUT , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[0][3]~1492 , \data_in[5]~combout , , , !\state[0]~reg0 )

	.clk(\clk~combout ),
	.dataa(\Mux~613 ),
	.datab(\LessThan~155 ),
	.datac(\data_in[5]~combout ),
	.datad(\key[5] ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state[0]~reg0 ),
	.ena(\array[0][3]~1492 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\array[0][5]~COMBOUT ),
	.regout(\array[0][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[0][5]~I .operation_mode = "normal";
defparam \array[0][5]~I .synch_mode = "on";
defparam \array[0][5]~I .register_cascade_mode = "off";
defparam \array[0][5]~I .sum_lutc_input = "datac";
defparam \array[0][5]~I .lut_mask = "BB88";
defparam \array[0][5]~I .output_mode = "reg_and_comb";
// synopsys translate_on

// atom is at PIN_W13
stratix_io \data_in[21]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in[21]~combout ),
	.regout(),
	.ddioregout(),
	.padio(data_in[21]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_in[21]~I .operation_mode = "input";
defparam \data_in[21]~I .ddio_mode = "none";
defparam \data_in[21]~I .input_register_mode = "none";
defparam \data_in[21]~I .output_register_mode = "none";
defparam \data_in[21]~I .oe_register_mode = "none";
defparam \data_in[21]~I .input_async_reset = "none";
defparam \data_in[21]~I .output_async_reset = "none";
defparam \data_in[21]~I .oe_async_reset = "none";
defparam \data_in[21]~I .input_sync_reset = "none";
defparam \data_in[21]~I .output_sync_reset = "none";
defparam \data_in[21]~I .oe_sync_reset = "none";
defparam \data_in[21]~I .input_power_up = "low";
defparam \data_in[21]~I .output_power_up = "low";
defparam \data_in[21]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X33_Y17_N3
stratix_lcell \array[2][5]~I (
// Equation(s):
// \array[2][5]  = DFFEAS(\state[0]~reg0  & (\array[0][5]~COMBOUT ) # !\state[0]~reg0  & \data_in[21]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[2][3]~1496 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[21]~combout ),
	.datab(\array[0][5]~COMBOUT ),
	.datac(\state[0]~reg0 ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[2][3]~1496 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[2][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[2][5]~I .operation_mode = "normal";
defparam \array[2][5]~I .synch_mode = "off";
defparam \array[2][5]~I .register_cascade_mode = "off";
defparam \array[2][5]~I .sum_lutc_input = "datac";
defparam \array[2][5]~I .lut_mask = "CACA";
defparam \array[2][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N4
stratix_lcell \Mux~611_I (
// Equation(s):
// \Mux~611  = \j[1]  & (\array[2][5]  # \j[2] ) # !\j[1]  & \array[0][5]  & (!\j[2] )

	.clk(gnd),
	.dataa(\array[0][5] ),
	.datab(\j[1] ),
	.datac(\array[2][5] ),
	.datad(\j[2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~611 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~611_I .operation_mode = "normal";
defparam \Mux~611_I .synch_mode = "off";
defparam \Mux~611_I .register_cascade_mode = "off";
defparam \Mux~611_I .sum_lutc_input = "datac";
defparam \Mux~611_I .lut_mask = "CCE2";
defparam \Mux~611_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N5
stratix_lcell \Mux~612_I (
// Equation(s):
// \Mux~612  = \j[2]  & (\Mux~611  & (\array[6][5] ) # !\Mux~611  & \array[4][5] ) # !\j[2]  & (\Mux~611 )

	.clk(gnd),
	.dataa(\j[2] ),
	.datab(\array[4][5] ),
	.datac(\array[6][5] ),
	.datad(\Mux~611 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~612 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~612_I .operation_mode = "normal";
defparam \Mux~612_I .synch_mode = "off";
defparam \Mux~612_I .register_cascade_mode = "off";
defparam \Mux~612_I .sum_lutc_input = "datac";
defparam \Mux~612_I .lut_mask = "F588";
defparam \Mux~612_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N3
stratix_lcell \Mux~613_I (
// Equation(s):
// \Mux~613  = \j[0]  & \Mux~610  # !\j[0]  & (\Mux~612 )

	.clk(gnd),
	.dataa(\j[0] ),
	.datab(\Mux~610 ),
	.datac(\Mux~612 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~613 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~613_I .operation_mode = "normal";
defparam \Mux~613_I .synch_mode = "off";
defparam \Mux~613_I .register_cascade_mode = "off";
defparam \Mux~613_I .sum_lutc_input = "datac";
defparam \Mux~613_I .lut_mask = "D8D8";
defparam \Mux~613_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y16_N7
stratix_lcell \array[6][5]~I (
// Equation(s):
// \array[6][5]  = DFFEAS(\state[0]~reg0  & (\array[0][5]~COMBOUT ) # !\state[0]~reg0  & \data_in[53]~combout , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \array[6][7]~1502 , , , , )

	.clk(\clk~combout ),
	.dataa(\data_in[53]~combout ),
	.datab(vcc),
	.datac(\array[0][5]~COMBOUT ),
	.datad(\state[0]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\array[6][7]~1502 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\array[6][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \array[6][5]~I .operation_mode = "normal";
defparam \array[6][5]~I .synch_mode = "off";
defparam \array[6][5]~I .register_cascade_mode = "off";
defparam \array[6][5]~I .sum_lutc_input = "datac";
defparam \array[6][5]~I .lut_mask = "F0AA";
defparam \array[6][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N9
stratix_lcell \Mux~651_I (
// Equation(s):
// \Mux~651  = \i[1]  & \i[2]  # !\i[1]  & (\i[2]  & (\array[4][5] ) # !\i[2]  & \array[0][5] )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\i[2] ),
	.datac(\array[0][5] ),
	.datad(\array[4][5] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~651 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~651_I .operation_mode = "normal";
defparam \Mux~651_I .synch_mode = "off";
defparam \Mux~651_I .register_cascade_mode = "off";
defparam \Mux~651_I .sum_lutc_input = "datac";
defparam \Mux~651_I .lut_mask = "DC98";
defparam \Mux~651_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N1
stratix_lcell \Mux~652_I (
// Equation(s):
// \Mux~652  = \i[1]  & (\Mux~651  & \array[6][5]  # !\Mux~651  & (\array[2][5] )) # !\i[1]  & (\Mux~651 )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[6][5] ),
	.datac(\array[2][5] ),
	.datad(\Mux~651 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~652 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~652_I .operation_mode = "normal";
defparam \Mux~652_I .synch_mode = "off";
defparam \Mux~652_I .register_cascade_mode = "off";
defparam \Mux~652_I .sum_lutc_input = "datac";
defparam \Mux~652_I .lut_mask = "DDA0";
defparam \Mux~652_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N2
stratix_lcell \Mux~649_I (
// Equation(s):
// \Mux~649  = \i[1]  & (\array[3][5]  # \i[2] ) # !\i[1]  & (!\i[2]  & \array[1][5] )

	.clk(gnd),
	.dataa(\i[1] ),
	.datab(\array[3][5] ),
	.datac(\i[2] ),
	.datad(\array[1][5] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~649 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~649_I .operation_mode = "normal";
defparam \Mux~649_I .synch_mode = "off";
defparam \Mux~649_I .register_cascade_mode = "off";
defparam \Mux~649_I .sum_lutc_input = "datac";
defparam \Mux~649_I .lut_mask = "ADA8";
defparam \Mux~649_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X33_Y16_N6
stratix_lcell \Mux~650_I (
// Equation(s):
// \Mux~650  = \i[2]  & (\Mux~649  & (\array[7][5] ) # !\Mux~649  & \array[5][5] ) # !\i[2]  & (\Mux~649 )

	.clk(gnd),
	.dataa(\array[5][5] ),
	.datab(\array[7][5] ),
	.datac(\i[2] ),
	.datad(\Mux~649 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux~650 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux~650_I .operation_mode = "normal";
defparam \Mux~650_I .synch_mode = "off";
defparam \Mux~650_I .register_cascade_mode = "off";
defparam \Mux~650_I .sum_lutc_input = "datac";
defparam \Mux~650_I .lut_mask = "CFA0";
defparam \Mux~650_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X34_Y14_N1
stratix_lcell \key[5]~I (
// Equation(s):
// \key[5]  = DFFEAS(\i[0]  & (\Mux~650 ) # !\i[0]  & (\Mux~652 ), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \key[7]~58 , , , , )

	.clk(\clk~combout ),
	.dataa(\i[0] ),
	.datab(vcc),
	.datac(\Mux~652 ),
	.datad(\Mux~650 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\key[7]~58 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\key[5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \key[5]~I .operation_mode = "normal";
defparam \key[5]~I .synch_mode = "off";
defparam \key[5]~I .register_cascade_mode = "off";
defparam \key[5]~I .sum_lutc_input = "datac";
defparam \key[5]~I .lut_mask = "FA50";
defparam \key[5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y15_N5
stratix_lcell \LessThan~167_I (
// Equation(s):
// \LessThan~167  = CARRY(\key[5]  & (!\LessThan~172  # !\Mux~613 ) # !\key[5]  & !\Mux~613  & !\LessThan~172 )
// \LessThan~167COUT1_199  = CARRY(\key[5]  & (!\LessThan~172  # !\Mux~613 ) # !\key[5]  & !\Mux~613  & !\LessThan~172 )

	.clk(gnd),
	.dataa(\key[5] ),
	.datab(\Mux~613 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan~172 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(),
	.cout0(\LessThan~167 ),
	.cout1(\LessThan~167COUT1_199 ));
// synopsys translate_off
defparam \LessThan~167_I .operation_mode = "arithmetic";
defparam \LessThan~167_I .synch_mode = "off";
defparam \LessThan~167_I .register_cascade_mode = "off";
defparam \LessThan~167_I .sum_lutc_input = "cin";
defparam \LessThan~167_I .lut_mask = "FF2B";
defparam \LessThan~167_I .cin_used = "true";
defparam \LessThan~167_I .output_mode = "none";
// synopsys translate_on

// atom is at LC_X34_Y15_N6
stratix_lcell \LessThan~162_I (
// Equation(s):
// \LessThan~162  = CARRY(\key[6]  & \Mux~618  & !\LessThan~167  # !\key[6]  & (\Mux~618  # !\LessThan~167 ))
// \LessThan~162COUT1_200  = CARRY(\key[6]  & \Mux~618  & !\LessThan~167COUT1_199  # !\key[6]  & (\Mux~618  # !\LessThan~167COUT1_199 ))

	.clk(gnd),
	.dataa(\key[6] ),
	.datab(\Mux~618 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan~172 ),
	.cin0(\LessThan~167 ),
	.cin1(\LessThan~167COUT1_199 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(),
	.cout0(\LessThan~162 ),
	.cout1(\LessThan~162COUT1_200 ));
// synopsys translate_off
defparam \LessThan~162_I .operation_mode = "arithmetic";
defparam \LessThan~162_I .synch_mode = "off";
defparam \LessThan~162_I .register_cascade_mode = "off";
defparam \LessThan~162_I .sum_lutc_input = "cin";
defparam \LessThan~162_I .lut_mask = "FF4D";
defparam \LessThan~162_I .cin_used = "true";
defparam \LessThan~162_I .cin0_used = "true";
defparam \LessThan~162_I .cin1_used = "true";
defparam \LessThan~162_I .output_mode = "none";
// synopsys translate_on

// atom is at LC_X34_Y15_N7
stratix_lcell \LessThan~155_I (
// Equation(s):
// \LessThan~155  = \key[7]  & \Mux~623  & (!\LessThan~172  & \LessThan~162 ) # (\LessThan~172  & \LessThan~162COUT1_200 ) # !\key[7]  & (\Mux~623  # (!\LessThan~172  & \LessThan~162 ) # (\LessThan~172  & \LessThan~162COUT1_200 ))

	.clk(gnd),
	.dataa(\key[7] ),
	.datab(\Mux~623 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan~172 ),
	.cin0(\LessThan~162 ),
	.cin1(\LessThan~162COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan~155 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan~155_I .operation_mode = "normal";
defparam \LessThan~155_I .synch_mode = "off";
defparam \LessThan~155_I .register_cascade_mode = "off";
defparam \LessThan~155_I .sum_lutc_input = "cin";
defparam \LessThan~155_I .lut_mask = "D4D4";
defparam \LessThan~155_I .cin_used = "true";
defparam \LessThan~155_I .cin0_used = "true";
defparam \LessThan~155_I .cin1_used = "true";
defparam \LessThan~155_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N0
stratix_lcell \reduce_nor~0_I (
// Equation(s):
// \reduce_nor~0  = \state[2]~reg0  & !\state[0]~reg0  & !\state[1]~reg0 

	.clk(gnd),
	.dataa(vcc),
	.datab(\state[2]~reg0 ),
	.datac(\state[0]~reg0 ),
	.datad(\state[1]~reg0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reduce_nor~0 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reduce_nor~0_I .operation_mode = "normal";
defparam \reduce_nor~0_I .synch_mode = "off";
defparam \reduce_nor~0_I .register_cascade_mode = "off";
defparam \reduce_nor~0_I .sum_lutc_input = "datac";
defparam \reduce_nor~0_I .lut_mask = "000C";
defparam \reduce_nor~0_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N7
stratix_lcell \data_out[0]~reg0_I (
// Equation(s):
// \data_out[0]~reg0  = DFFEAS(\array[0][0] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[0][0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[0]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[0]~reg0_I .operation_mode = "normal";
defparam \data_out[0]~reg0_I .synch_mode = "off";
defparam \data_out[0]~reg0_I .register_cascade_mode = "off";
defparam \data_out[0]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[0]~reg0_I .lut_mask = "FF00";
defparam \data_out[0]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N5
stratix_lcell \data_out[1]~reg0_I (
// Equation(s):
// \data_out[1]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[0][1] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[0][1] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[1]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[1]~reg0_I .operation_mode = "normal";
defparam \data_out[1]~reg0_I .synch_mode = "on";
defparam \data_out[1]~reg0_I .register_cascade_mode = "off";
defparam \data_out[1]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[1]~reg0_I .lut_mask = "0000";
defparam \data_out[1]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N9
stratix_lcell \data_out[2]~reg0_I (
// Equation(s):
// \data_out[2]~reg0  = DFFEAS(\array[0][2] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[0][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[2]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[2]~reg0_I .operation_mode = "normal";
defparam \data_out[2]~reg0_I .synch_mode = "off";
defparam \data_out[2]~reg0_I .register_cascade_mode = "off";
defparam \data_out[2]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[2]~reg0_I .lut_mask = "FF00";
defparam \data_out[2]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N1
stratix_lcell \data_out[3]~reg0_I (
// Equation(s):
// \data_out[3]~reg0  = DFFEAS(\array[0][3] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[0][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[3]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[3]~reg0_I .operation_mode = "normal";
defparam \data_out[3]~reg0_I .synch_mode = "off";
defparam \data_out[3]~reg0_I .register_cascade_mode = "off";
defparam \data_out[3]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[3]~reg0_I .lut_mask = "FF00";
defparam \data_out[3]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N4
stratix_lcell \data_out[4]~reg0_I (
// Equation(s):
// \data_out[4]~reg0  = DFFEAS(\array[0][4] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[0][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[4]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[4]~reg0_I .operation_mode = "normal";
defparam \data_out[4]~reg0_I .synch_mode = "off";
defparam \data_out[4]~reg0_I .register_cascade_mode = "off";
defparam \data_out[4]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[4]~reg0_I .lut_mask = "FF00";
defparam \data_out[4]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N2
stratix_lcell \data_out[5]~reg0_I (
// Equation(s):
// \data_out[5]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[0][5] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[0][5] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[5]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[5]~reg0_I .operation_mode = "normal";
defparam \data_out[5]~reg0_I .synch_mode = "on";
defparam \data_out[5]~reg0_I .register_cascade_mode = "off";
defparam \data_out[5]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[5]~reg0_I .lut_mask = "0000";
defparam \data_out[5]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N8
stratix_lcell \data_out[6]~reg0_I (
// Equation(s):
// \data_out[6]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[0][6] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[0][6] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[6]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[6]~reg0_I .operation_mode = "normal";
defparam \data_out[6]~reg0_I .synch_mode = "on";
defparam \data_out[6]~reg0_I .register_cascade_mode = "off";
defparam \data_out[6]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[6]~reg0_I .lut_mask = "0000";
defparam \data_out[6]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N8
stratix_lcell \data_out[7]~reg0_I (
// Equation(s):
// \data_out[7]~reg0  = DFFEAS(\array[0][7] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[0][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[7]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[7]~reg0_I .operation_mode = "normal";
defparam \data_out[7]~reg0_I .synch_mode = "off";
defparam \data_out[7]~reg0_I .register_cascade_mode = "off";
defparam \data_out[7]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[7]~reg0_I .lut_mask = "FF00";
defparam \data_out[7]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N6
stratix_lcell \data_out[8]~reg0_I (
// Equation(s):
// \data_out[8]~reg0  = DFFEAS(\array[1][0] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[1][0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[8]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[8]~reg0_I .operation_mode = "normal";
defparam \data_out[8]~reg0_I .synch_mode = "off";
defparam \data_out[8]~reg0_I .register_cascade_mode = "off";
defparam \data_out[8]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[8]~reg0_I .lut_mask = "FF00";
defparam \data_out[8]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N7
stratix_lcell \data_out[9]~reg0_I (
// Equation(s):
// \data_out[9]~reg0  = DFFEAS(\array[1][1] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[1][1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[9]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[9]~reg0_I .operation_mode = "normal";
defparam \data_out[9]~reg0_I .synch_mode = "off";
defparam \data_out[9]~reg0_I .register_cascade_mode = "off";
defparam \data_out[9]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[9]~reg0_I .lut_mask = "FF00";
defparam \data_out[9]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y12_N6
stratix_lcell \data_out[10]~reg0_I (
// Equation(s):
// \data_out[10]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[1][2] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[1][2] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[10]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[10]~reg0_I .operation_mode = "normal";
defparam \data_out[10]~reg0_I .synch_mode = "on";
defparam \data_out[10]~reg0_I .register_cascade_mode = "off";
defparam \data_out[10]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[10]~reg0_I .lut_mask = "0000";
defparam \data_out[10]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y18_N4
stratix_lcell \data_out[11]~reg0_I (
// Equation(s):
// \data_out[11]~reg0  = DFFEAS(\array[1][3] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[1][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[11]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[11]~reg0_I .operation_mode = "normal";
defparam \data_out[11]~reg0_I .synch_mode = "off";
defparam \data_out[11]~reg0_I .register_cascade_mode = "off";
defparam \data_out[11]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[11]~reg0_I .lut_mask = "FF00";
defparam \data_out[11]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y18_N0
stratix_lcell \data_out[12]~reg0_I (
// Equation(s):
// \data_out[12]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[1][4] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[1][4] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[12]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[12]~reg0_I .operation_mode = "normal";
defparam \data_out[12]~reg0_I .synch_mode = "on";
defparam \data_out[12]~reg0_I .register_cascade_mode = "off";
defparam \data_out[12]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[12]~reg0_I .lut_mask = "0000";
defparam \data_out[12]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N9
stratix_lcell \data_out[13]~reg0_I (
// Equation(s):
// \data_out[13]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[1][5] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[1][5] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[13]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[13]~reg0_I .operation_mode = "normal";
defparam \data_out[13]~reg0_I .synch_mode = "on";
defparam \data_out[13]~reg0_I .register_cascade_mode = "off";
defparam \data_out[13]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[13]~reg0_I .lut_mask = "0000";
defparam \data_out[13]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N3
stratix_lcell \data_out[14]~reg0_I (
// Equation(s):
// \data_out[14]~reg0  = DFFEAS(\array[1][6] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[1][6] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[14]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[14]~reg0_I .operation_mode = "normal";
defparam \data_out[14]~reg0_I .synch_mode = "off";
defparam \data_out[14]~reg0_I .register_cascade_mode = "off";
defparam \data_out[14]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[14]~reg0_I .lut_mask = "FF00";
defparam \data_out[14]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N2
stratix_lcell \data_out[15]~reg0_I (
// Equation(s):
// \data_out[15]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[1][7] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[1][7] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[15]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[15]~reg0_I .operation_mode = "normal";
defparam \data_out[15]~reg0_I .synch_mode = "on";
defparam \data_out[15]~reg0_I .register_cascade_mode = "off";
defparam \data_out[15]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[15]~reg0_I .lut_mask = "0000";
defparam \data_out[15]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N1
stratix_lcell \data_out[16]~reg0_I (
// Equation(s):
// \data_out[16]~reg0  = DFFEAS(\array[2][0] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[2][0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[16]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[16]~reg0_I .operation_mode = "normal";
defparam \data_out[16]~reg0_I .synch_mode = "off";
defparam \data_out[16]~reg0_I .register_cascade_mode = "off";
defparam \data_out[16]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[16]~reg0_I .lut_mask = "FF00";
defparam \data_out[16]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N4
stratix_lcell \data_out[17]~reg0_I (
// Equation(s):
// \data_out[17]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[2][1] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[2][1] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[17]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[17]~reg0_I .operation_mode = "normal";
defparam \data_out[17]~reg0_I .synch_mode = "on";
defparam \data_out[17]~reg0_I .register_cascade_mode = "off";
defparam \data_out[17]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[17]~reg0_I .lut_mask = "0000";
defparam \data_out[17]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N5
stratix_lcell \data_out[18]~reg0_I (
// Equation(s):
// \data_out[18]~reg0  = DFFEAS(\array[2][2] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[2][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[18]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[18]~reg0_I .operation_mode = "normal";
defparam \data_out[18]~reg0_I .synch_mode = "off";
defparam \data_out[18]~reg0_I .register_cascade_mode = "off";
defparam \data_out[18]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[18]~reg0_I .lut_mask = "FF00";
defparam \data_out[18]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N5
stratix_lcell \data_out[19]~reg0_I (
// Equation(s):
// \data_out[19]~reg0  = DFFEAS(\array[2][3] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[2][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[19]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[19]~reg0_I .operation_mode = "normal";
defparam \data_out[19]~reg0_I .synch_mode = "off";
defparam \data_out[19]~reg0_I .register_cascade_mode = "off";
defparam \data_out[19]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[19]~reg0_I .lut_mask = "FF00";
defparam \data_out[19]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y17_N1
stratix_lcell \data_out[20]~reg0_I (
// Equation(s):
// \data_out[20]~reg0  = DFFEAS(\array[2][4] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[2][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[20]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[20]~reg0_I .operation_mode = "normal";
defparam \data_out[20]~reg0_I .synch_mode = "off";
defparam \data_out[20]~reg0_I .register_cascade_mode = "off";
defparam \data_out[20]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[20]~reg0_I .lut_mask = "FF00";
defparam \data_out[20]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y17_N5
stratix_lcell \data_out[21]~reg0_I (
// Equation(s):
// \data_out[21]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[2][5] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[2][5] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[21]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[21]~reg0_I .operation_mode = "normal";
defparam \data_out[21]~reg0_I .synch_mode = "on";
defparam \data_out[21]~reg0_I .register_cascade_mode = "off";
defparam \data_out[21]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[21]~reg0_I .lut_mask = "0000";
defparam \data_out[21]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N6
stratix_lcell \data_out[22]~reg0_I (
// Equation(s):
// \data_out[22]~reg0  = DFFEAS(\array[2][6] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[2][6] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[22]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[22]~reg0_I .operation_mode = "normal";
defparam \data_out[22]~reg0_I .synch_mode = "off";
defparam \data_out[22]~reg0_I .register_cascade_mode = "off";
defparam \data_out[22]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[22]~reg0_I .lut_mask = "FF00";
defparam \data_out[22]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N3
stratix_lcell \data_out[23]~reg0_I (
// Equation(s):
// \data_out[23]~reg0  = DFFEAS(\array[2][7] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[2][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[23]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[23]~reg0_I .operation_mode = "normal";
defparam \data_out[23]~reg0_I .synch_mode = "off";
defparam \data_out[23]~reg0_I .register_cascade_mode = "off";
defparam \data_out[23]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[23]~reg0_I .lut_mask = "FF00";
defparam \data_out[23]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N4
stratix_lcell \data_out[24]~reg0_I (
// Equation(s):
// \data_out[24]~reg0  = DFFEAS(\array[3][0] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[3][0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[24]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[24]~reg0_I .operation_mode = "normal";
defparam \data_out[24]~reg0_I .synch_mode = "off";
defparam \data_out[24]~reg0_I .register_cascade_mode = "off";
defparam \data_out[24]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[24]~reg0_I .lut_mask = "FF00";
defparam \data_out[24]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y17_N5
stratix_lcell \data_out[25]~reg0_I (
// Equation(s):
// \data_out[25]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[3][1] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[3][1] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[25]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[25]~reg0_I .operation_mode = "normal";
defparam \data_out[25]~reg0_I .synch_mode = "on";
defparam \data_out[25]~reg0_I .register_cascade_mode = "off";
defparam \data_out[25]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[25]~reg0_I .lut_mask = "0000";
defparam \data_out[25]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y17_N3
stratix_lcell \data_out[26]~reg0_I (
// Equation(s):
// \data_out[26]~reg0  = DFFEAS(\array[3][2] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[3][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[26]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[26]~reg0_I .operation_mode = "normal";
defparam \data_out[26]~reg0_I .synch_mode = "off";
defparam \data_out[26]~reg0_I .register_cascade_mode = "off";
defparam \data_out[26]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[26]~reg0_I .lut_mask = "FF00";
defparam \data_out[26]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y17_N4
stratix_lcell \data_out[27]~reg0_I (
// Equation(s):
// \data_out[27]~reg0  = DFFEAS(\array[3][3] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[3][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[27]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[27]~reg0_I .operation_mode = "normal";
defparam \data_out[27]~reg0_I .synch_mode = "off";
defparam \data_out[27]~reg0_I .register_cascade_mode = "off";
defparam \data_out[27]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[27]~reg0_I .lut_mask = "FF00";
defparam \data_out[27]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N9
stratix_lcell \data_out[28]~reg0_I (
// Equation(s):
// \data_out[28]~reg0  = DFFEAS(\array[3][4] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[3][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[28]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[28]~reg0_I .operation_mode = "normal";
defparam \data_out[28]~reg0_I .synch_mode = "off";
defparam \data_out[28]~reg0_I .register_cascade_mode = "off";
defparam \data_out[28]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[28]~reg0_I .lut_mask = "FF00";
defparam \data_out[28]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N1
stratix_lcell \data_out[29]~reg0_I (
// Equation(s):
// \data_out[29]~reg0  = DFFEAS(\array[3][5] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[3][5] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[29]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[29]~reg0_I .operation_mode = "normal";
defparam \data_out[29]~reg0_I .synch_mode = "off";
defparam \data_out[29]~reg0_I .register_cascade_mode = "off";
defparam \data_out[29]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[29]~reg0_I .lut_mask = "FF00";
defparam \data_out[29]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N0
stratix_lcell \data_out[30]~reg0_I (
// Equation(s):
// \data_out[30]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[3][6] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[3][6] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[30]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[30]~reg0_I .operation_mode = "normal";
defparam \data_out[30]~reg0_I .synch_mode = "on";
defparam \data_out[30]~reg0_I .register_cascade_mode = "off";
defparam \data_out[30]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[30]~reg0_I .lut_mask = "0000";
defparam \data_out[30]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N7
stratix_lcell \data_out[31]~reg0_I (
// Equation(s):
// \data_out[31]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[3][7] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[3][7] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[31]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[31]~reg0_I .operation_mode = "normal";
defparam \data_out[31]~reg0_I .synch_mode = "on";
defparam \data_out[31]~reg0_I .register_cascade_mode = "off";
defparam \data_out[31]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[31]~reg0_I .lut_mask = "0000";
defparam \data_out[31]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N2
stratix_lcell \data_out[32]~reg0_I (
// Equation(s):
// \data_out[32]~reg0  = DFFEAS(\array[4][0] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[4][0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[32]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[32]~reg0_I .operation_mode = "normal";
defparam \data_out[32]~reg0_I .synch_mode = "off";
defparam \data_out[32]~reg0_I .register_cascade_mode = "off";
defparam \data_out[32]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[32]~reg0_I .lut_mask = "FF00";
defparam \data_out[32]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y17_N8
stratix_lcell \data_out[33]~reg0_I (
// Equation(s):
// \data_out[33]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[4][1] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[4][1] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[33]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[33]~reg0_I .operation_mode = "normal";
defparam \data_out[33]~reg0_I .synch_mode = "on";
defparam \data_out[33]~reg0_I .register_cascade_mode = "off";
defparam \data_out[33]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[33]~reg0_I .lut_mask = "0000";
defparam \data_out[33]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y14_N5
stratix_lcell \data_out[34]~reg0_I (
// Equation(s):
// \data_out[34]~reg0  = DFFEAS(\array[4][2] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[4][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[34]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[34]~reg0_I .operation_mode = "normal";
defparam \data_out[34]~reg0_I .synch_mode = "off";
defparam \data_out[34]~reg0_I .register_cascade_mode = "off";
defparam \data_out[34]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[34]~reg0_I .lut_mask = "FF00";
defparam \data_out[34]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y14_N1
stratix_lcell \data_out[35]~reg0_I (
// Equation(s):
// \data_out[35]~reg0  = DFFEAS(\array[4][3] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[4][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[35]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[35]~reg0_I .operation_mode = "normal";
defparam \data_out[35]~reg0_I .synch_mode = "off";
defparam \data_out[35]~reg0_I .register_cascade_mode = "off";
defparam \data_out[35]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[35]~reg0_I .lut_mask = "FF00";
defparam \data_out[35]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y14_N2
stratix_lcell \data_out[36]~reg0_I (
// Equation(s):
// \data_out[36]~reg0  = DFFEAS(\array[4][4] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[4][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[36]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[36]~reg0_I .operation_mode = "normal";
defparam \data_out[36]~reg0_I .synch_mode = "off";
defparam \data_out[36]~reg0_I .register_cascade_mode = "off";
defparam \data_out[36]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[36]~reg0_I .lut_mask = "FF00";
defparam \data_out[36]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X33_Y14_N7
stratix_lcell \data_out[37]~reg0_I (
// Equation(s):
// \data_out[37]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[4][5] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[4][5] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[37]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[37]~reg0_I .operation_mode = "normal";
defparam \data_out[37]~reg0_I .synch_mode = "on";
defparam \data_out[37]~reg0_I .register_cascade_mode = "off";
defparam \data_out[37]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[37]~reg0_I .lut_mask = "0000";
defparam \data_out[37]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N1
stratix_lcell \data_out[38]~reg0_I (
// Equation(s):
// \data_out[38]~reg0  = DFFEAS(\array[4][6] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[4][6] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[38]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[38]~reg0_I .operation_mode = "normal";
defparam \data_out[38]~reg0_I .synch_mode = "off";
defparam \data_out[38]~reg0_I .register_cascade_mode = "off";
defparam \data_out[38]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[38]~reg0_I .lut_mask = "FF00";
defparam \data_out[38]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N0
stratix_lcell \data_out[39]~reg0_I (
// Equation(s):
// \data_out[39]~reg0  = DFFEAS(\array[4][7] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[4][7] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[39]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[39]~reg0_I .operation_mode = "normal";
defparam \data_out[39]~reg0_I .synch_mode = "off";
defparam \data_out[39]~reg0_I .register_cascade_mode = "off";
defparam \data_out[39]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[39]~reg0_I .lut_mask = "FF00";
defparam \data_out[39]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y18_N1
stratix_lcell \data_out[40]~reg0_I (
// Equation(s):
// \data_out[40]~reg0  = DFFEAS(\array[5][0] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[5][0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[40]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[40]~reg0_I .operation_mode = "normal";
defparam \data_out[40]~reg0_I .synch_mode = "off";
defparam \data_out[40]~reg0_I .register_cascade_mode = "off";
defparam \data_out[40]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[40]~reg0_I .lut_mask = "FF00";
defparam \data_out[40]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y18_N6
stratix_lcell \data_out[41]~reg0_I (
// Equation(s):
// \data_out[41]~reg0  = DFFEAS(\array[5][1] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[5][1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[41]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[41]~reg0_I .operation_mode = "normal";
defparam \data_out[41]~reg0_I .synch_mode = "off";
defparam \data_out[41]~reg0_I .register_cascade_mode = "off";
defparam \data_out[41]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[41]~reg0_I .lut_mask = "FF00";
defparam \data_out[41]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N2
stratix_lcell \data_out[42]~reg0_I (
// Equation(s):
// \data_out[42]~reg0  = DFFEAS(\array[5][2] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[5][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[42]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[42]~reg0_I .operation_mode = "normal";
defparam \data_out[42]~reg0_I .synch_mode = "off";
defparam \data_out[42]~reg0_I .register_cascade_mode = "off";
defparam \data_out[42]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[42]~reg0_I .lut_mask = "FF00";
defparam \data_out[42]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N7
stratix_lcell \data_out[43]~reg0_I (
// Equation(s):
// \data_out[43]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[5][3] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[5][3] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[43]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[43]~reg0_I .operation_mode = "normal";
defparam \data_out[43]~reg0_I .synch_mode = "on";
defparam \data_out[43]~reg0_I .register_cascade_mode = "off";
defparam \data_out[43]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[43]~reg0_I .lut_mask = "0000";
defparam \data_out[43]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N4
stratix_lcell \data_out[44]~reg0_I (
// Equation(s):
// \data_out[44]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[5][4] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[5][4] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[44]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[44]~reg0_I .operation_mode = "normal";
defparam \data_out[44]~reg0_I .synch_mode = "on";
defparam \data_out[44]~reg0_I .register_cascade_mode = "off";
defparam \data_out[44]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[44]~reg0_I .lut_mask = "0000";
defparam \data_out[44]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N9
stratix_lcell \data_out[45]~reg0_I (
// Equation(s):
// \data_out[45]~reg0  = DFFEAS(\array[5][5] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[5][5] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[45]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[45]~reg0_I .operation_mode = "normal";
defparam \data_out[45]~reg0_I .synch_mode = "off";
defparam \data_out[45]~reg0_I .register_cascade_mode = "off";
defparam \data_out[45]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[45]~reg0_I .lut_mask = "FF00";
defparam \data_out[45]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N3
stratix_lcell \data_out[46]~reg0_I (
// Equation(s):
// \data_out[46]~reg0  = DFFEAS(\array[5][6] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[5][6] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[46]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[46]~reg0_I .operation_mode = "normal";
defparam \data_out[46]~reg0_I .synch_mode = "off";
defparam \data_out[46]~reg0_I .register_cascade_mode = "off";
defparam \data_out[46]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[46]~reg0_I .lut_mask = "FF00";
defparam \data_out[46]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N5
stratix_lcell \data_out[47]~reg0_I (
// Equation(s):
// \data_out[47]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[5][7] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[5][7] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[47]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[47]~reg0_I .operation_mode = "normal";
defparam \data_out[47]~reg0_I .synch_mode = "on";
defparam \data_out[47]~reg0_I .register_cascade_mode = "off";
defparam \data_out[47]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[47]~reg0_I .lut_mask = "0000";
defparam \data_out[47]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y16_N9
stratix_lcell \data_out[48]~reg0_I (
// Equation(s):
// \data_out[48]~reg0  = DFFEAS(\array[6][0] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[6][0] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[48]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[48]~reg0_I .operation_mode = "normal";
defparam \data_out[48]~reg0_I .synch_mode = "off";
defparam \data_out[48]~reg0_I .register_cascade_mode = "off";
defparam \data_out[48]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[48]~reg0_I .lut_mask = "FF00";
defparam \data_out[48]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N8
stratix_lcell \data_out[49]~reg0_I (
// Equation(s):
// \data_out[49]~reg0  = DFFEAS(\array[6][1] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[6][1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[49]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[49]~reg0_I .operation_mode = "normal";
defparam \data_out[49]~reg0_I .synch_mode = "off";
defparam \data_out[49]~reg0_I .register_cascade_mode = "off";
defparam \data_out[49]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[49]~reg0_I .lut_mask = "FF00";
defparam \data_out[49]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N8
stratix_lcell \data_out[50]~reg0_I (
// Equation(s):
// \data_out[50]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[6][2] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[6][2] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[50]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[50]~reg0_I .operation_mode = "normal";
defparam \data_out[50]~reg0_I .synch_mode = "on";
defparam \data_out[50]~reg0_I .register_cascade_mode = "off";
defparam \data_out[50]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[50]~reg0_I .lut_mask = "0000";
defparam \data_out[50]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N5
stratix_lcell \data_out[51]~reg0_I (
// Equation(s):
// \data_out[51]~reg0  = DFFEAS(\array[6][3] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[6][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[51]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[51]~reg0_I .operation_mode = "normal";
defparam \data_out[51]~reg0_I .synch_mode = "off";
defparam \data_out[51]~reg0_I .register_cascade_mode = "off";
defparam \data_out[51]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[51]~reg0_I .lut_mask = "FF00";
defparam \data_out[51]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N6
stratix_lcell \data_out[52]~reg0_I (
// Equation(s):
// \data_out[52]~reg0  = DFFEAS(\array[6][4] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[6][4] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[52]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[52]~reg0_I .operation_mode = "normal";
defparam \data_out[52]~reg0_I .synch_mode = "off";
defparam \data_out[52]~reg0_I .register_cascade_mode = "off";
defparam \data_out[52]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[52]~reg0_I .lut_mask = "FF00";
defparam \data_out[52]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N3
stratix_lcell \data_out[53]~reg0_I (
// Equation(s):
// \data_out[53]~reg0  = DFFEAS(\array[6][5] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[6][5] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[53]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[53]~reg0_I .operation_mode = "normal";
defparam \data_out[53]~reg0_I .synch_mode = "off";
defparam \data_out[53]~reg0_I .register_cascade_mode = "off";
defparam \data_out[53]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[53]~reg0_I .lut_mask = "FF00";
defparam \data_out[53]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N1
stratix_lcell \data_out[54]~reg0_I (
// Equation(s):
// \data_out[54]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[6][6] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[6][6] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[54]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[54]~reg0_I .operation_mode = "normal";
defparam \data_out[54]~reg0_I .synch_mode = "on";
defparam \data_out[54]~reg0_I .register_cascade_mode = "off";
defparam \data_out[54]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[54]~reg0_I .lut_mask = "0000";
defparam \data_out[54]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N4
stratix_lcell \data_out[55]~reg0_I (
// Equation(s):
// \data_out[55]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[6][7] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[6][7] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[55]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[55]~reg0_I .operation_mode = "normal";
defparam \data_out[55]~reg0_I .synch_mode = "on";
defparam \data_out[55]~reg0_I .register_cascade_mode = "off";
defparam \data_out[55]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[55]~reg0_I .lut_mask = "0000";
defparam \data_out[55]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y18_N6
stratix_lcell \data_out[56]~reg0_I (
// Equation(s):
// \data_out[56]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[7][0] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[7][0] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[56]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[56]~reg0_I .operation_mode = "normal";
defparam \data_out[56]~reg0_I .synch_mode = "on";
defparam \data_out[56]~reg0_I .register_cascade_mode = "off";
defparam \data_out[56]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[56]~reg0_I .lut_mask = "0000";
defparam \data_out[56]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y18_N5
stratix_lcell \data_out[57]~reg0_I (
// Equation(s):
// \data_out[57]~reg0  = DFFEAS(\array[7][1] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[7][1] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[57]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[57]~reg0_I .operation_mode = "normal";
defparam \data_out[57]~reg0_I .synch_mode = "off";
defparam \data_out[57]~reg0_I .register_cascade_mode = "off";
defparam \data_out[57]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[57]~reg0_I .lut_mask = "FF00";
defparam \data_out[57]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N7
stratix_lcell \data_out[58]~reg0_I (
// Equation(s):
// \data_out[58]~reg0  = DFFEAS(\array[7][2] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[7][2] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[58]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[58]~reg0_I .operation_mode = "normal";
defparam \data_out[58]~reg0_I .synch_mode = "off";
defparam \data_out[58]~reg0_I .register_cascade_mode = "off";
defparam \data_out[58]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[58]~reg0_I .lut_mask = "FF00";
defparam \data_out[58]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y19_N0
stratix_lcell \data_out[59]~reg0_I (
// Equation(s):
// \data_out[59]~reg0  = DFFEAS(\array[7][3] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[7][3] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[59]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[59]~reg0_I .operation_mode = "normal";
defparam \data_out[59]~reg0_I .synch_mode = "off";
defparam \data_out[59]~reg0_I .register_cascade_mode = "off";
defparam \data_out[59]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[59]~reg0_I .lut_mask = "FF00";
defparam \data_out[59]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N9
stratix_lcell \data_out[60]~reg0_I (
// Equation(s):
// \data_out[60]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[7][4] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[7][4] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[60]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[60]~reg0_I .operation_mode = "normal";
defparam \data_out[60]~reg0_I .synch_mode = "on";
defparam \data_out[60]~reg0_I .register_cascade_mode = "off";
defparam \data_out[60]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[60]~reg0_I .lut_mask = "0000";
defparam \data_out[60]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N2
stratix_lcell \data_out[61]~reg0_I (
// Equation(s):
// \data_out[61]~reg0  = DFFEAS(\array[7][5] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[7][5] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[61]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[61]~reg0_I .operation_mode = "normal";
defparam \data_out[61]~reg0_I .synch_mode = "off";
defparam \data_out[61]~reg0_I .register_cascade_mode = "off";
defparam \data_out[61]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[61]~reg0_I .lut_mask = "FF00";
defparam \data_out[61]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X35_Y19_N6
stratix_lcell \data_out[62]~reg0_I (
// Equation(s):
// \data_out[62]~reg0  = DFFEAS(\array[7][6] , GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\array[7][6] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[62]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[62]~reg0_I .operation_mode = "normal";
defparam \data_out[62]~reg0_I .synch_mode = "off";
defparam \data_out[62]~reg0_I .register_cascade_mode = "off";
defparam \data_out[62]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[62]~reg0_I .lut_mask = "FF00";
defparam \data_out[62]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X36_Y18_N0
stratix_lcell \data_out[63]~reg0_I (
// Equation(s):
// \data_out[63]~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \reduce_nor~0 , \array[7][7] , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\array[7][7] ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reduce_nor~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\data_out[63]~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \data_out[63]~reg0_I .operation_mode = "normal";
defparam \data_out[63]~reg0_I .synch_mode = "on";
defparam \data_out[63]~reg0_I .register_cascade_mode = "off";
defparam \data_out[63]~reg0_I .sum_lutc_input = "datac";
defparam \data_out[63]~reg0_I .lut_mask = "0000";
defparam \data_out[63]~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X34_Y12_N8
stratix_lcell \done~reg0_I (
// Equation(s):
// \done~reg0  = DFFEAS(!\state[0]~reg0  & !\state[1]~reg0 , GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \state[2]~reg0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state[0]~reg0 ),
	.datad(\state[1]~reg0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state[2]~reg0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\done~reg0 ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \done~reg0_I .operation_mode = "normal";
defparam \done~reg0_I .synch_mode = "off";
defparam \done~reg0_I .register_cascade_mode = "off";
defparam \done~reg0_I .sum_lutc_input = "datac";
defparam \done~reg0_I .lut_mask = "000F";
defparam \done~reg0_I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P2
stratix_io \data_out[0]~I (
	.datain(\data_out[0]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[0]~I .operation_mode = "output";
defparam \data_out[0]~I .ddio_mode = "none";
defparam \data_out[0]~I .input_register_mode = "none";
defparam \data_out[0]~I .output_register_mode = "none";
defparam \data_out[0]~I .oe_register_mode = "none";
defparam \data_out[0]~I .input_async_reset = "none";
defparam \data_out[0]~I .output_async_reset = "none";
defparam \data_out[0]~I .oe_async_reset = "none";
defparam \data_out[0]~I .input_sync_reset = "none";
defparam \data_out[0]~I .output_sync_reset = "none";
defparam \data_out[0]~I .oe_sync_reset = "none";
defparam \data_out[0]~I .input_power_up = "low";
defparam \data_out[0]~I .output_power_up = "low";
defparam \data_out[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V8
stratix_io \data_out[1]~I (
	.datain(\data_out[1]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[1]~I .operation_mode = "output";
defparam \data_out[1]~I .ddio_mode = "none";
defparam \data_out[1]~I .input_register_mode = "none";
defparam \data_out[1]~I .output_register_mode = "none";
defparam \data_out[1]~I .oe_register_mode = "none";
defparam \data_out[1]~I .input_async_reset = "none";
defparam \data_out[1]~I .output_async_reset = "none";
defparam \data_out[1]~I .oe_async_reset = "none";
defparam \data_out[1]~I .input_sync_reset = "none";
defparam \data_out[1]~I .output_sync_reset = "none";
defparam \data_out[1]~I .oe_sync_reset = "none";
defparam \data_out[1]~I .input_power_up = "low";
defparam \data_out[1]~I .output_power_up = "low";
defparam \data_out[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W9
stratix_io \data_out[2]~I (
	.datain(\data_out[2]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[2]~I .operation_mode = "output";
defparam \data_out[2]~I .ddio_mode = "none";
defparam \data_out[2]~I .input_register_mode = "none";
defparam \data_out[2]~I .output_register_mode = "none";
defparam \data_out[2]~I .oe_register_mode = "none";
defparam \data_out[2]~I .input_async_reset = "none";
defparam \data_out[2]~I .output_async_reset = "none";
defparam \data_out[2]~I .oe_async_reset = "none";
defparam \data_out[2]~I .input_sync_reset = "none";
defparam \data_out[2]~I .output_sync_reset = "none";
defparam \data_out[2]~I .oe_sync_reset = "none";
defparam \data_out[2]~I .input_power_up = "low";
defparam \data_out[2]~I .output_power_up = "low";
defparam \data_out[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U6
stratix_io \data_out[3]~I (
	.datain(\data_out[3]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[3]~I .operation_mode = "output";
defparam \data_out[3]~I .ddio_mode = "none";
defparam \data_out[3]~I .input_register_mode = "none";
defparam \data_out[3]~I .output_register_mode = "none";
defparam \data_out[3]~I .oe_register_mode = "none";
defparam \data_out[3]~I .input_async_reset = "none";
defparam \data_out[3]~I .output_async_reset = "none";
defparam \data_out[3]~I .oe_async_reset = "none";
defparam \data_out[3]~I .input_sync_reset = "none";
defparam \data_out[3]~I .output_sync_reset = "none";
defparam \data_out[3]~I .oe_sync_reset = "none";
defparam \data_out[3]~I .input_power_up = "low";
defparam \data_out[3]~I .output_power_up = "low";
defparam \data_out[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U2
stratix_io \data_out[4]~I (
	.datain(\data_out[4]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[4]~I .operation_mode = "output";
defparam \data_out[4]~I .ddio_mode = "none";
defparam \data_out[4]~I .input_register_mode = "none";
defparam \data_out[4]~I .output_register_mode = "none";
defparam \data_out[4]~I .oe_register_mode = "none";
defparam \data_out[4]~I .input_async_reset = "none";
defparam \data_out[4]~I .output_async_reset = "none";
defparam \data_out[4]~I .oe_async_reset = "none";
defparam \data_out[4]~I .input_sync_reset = "none";
defparam \data_out[4]~I .output_sync_reset = "none";
defparam \data_out[4]~I .oe_sync_reset = "none";
defparam \data_out[4]~I .input_power_up = "low";
defparam \data_out[4]~I .output_power_up = "low";
defparam \data_out[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_M6
stratix_io \data_out[5]~I (
	.datain(\data_out[5]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[5]~I .operation_mode = "output";
defparam \data_out[5]~I .ddio_mode = "none";
defparam \data_out[5]~I .input_register_mode = "none";
defparam \data_out[5]~I .output_register_mode = "none";
defparam \data_out[5]~I .oe_register_mode = "none";
defparam \data_out[5]~I .input_async_reset = "none";
defparam \data_out[5]~I .output_async_reset = "none";
defparam \data_out[5]~I .oe_async_reset = "none";
defparam \data_out[5]~I .input_sync_reset = "none";
defparam \data_out[5]~I .output_sync_reset = "none";
defparam \data_out[5]~I .oe_sync_reset = "none";
defparam \data_out[5]~I .input_power_up = "low";
defparam \data_out[5]~I .output_power_up = "low";
defparam \data_out[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R2
stratix_io \data_out[6]~I (
	.datain(\data_out[6]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[6]~I .operation_mode = "output";
defparam \data_out[6]~I .ddio_mode = "none";
defparam \data_out[6]~I .input_register_mode = "none";
defparam \data_out[6]~I .output_register_mode = "none";
defparam \data_out[6]~I .oe_register_mode = "none";
defparam \data_out[6]~I .input_async_reset = "none";
defparam \data_out[6]~I .output_async_reset = "none";
defparam \data_out[6]~I .oe_async_reset = "none";
defparam \data_out[6]~I .input_sync_reset = "none";
defparam \data_out[6]~I .output_sync_reset = "none";
defparam \data_out[6]~I .oe_sync_reset = "none";
defparam \data_out[6]~I .input_power_up = "low";
defparam \data_out[6]~I .output_power_up = "low";
defparam \data_out[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_E9
stratix_io \data_out[7]~I (
	.datain(\data_out[7]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[7]~I .operation_mode = "output";
defparam \data_out[7]~I .ddio_mode = "none";
defparam \data_out[7]~I .input_register_mode = "none";
defparam \data_out[7]~I .output_register_mode = "none";
defparam \data_out[7]~I .oe_register_mode = "none";
defparam \data_out[7]~I .input_async_reset = "none";
defparam \data_out[7]~I .output_async_reset = "none";
defparam \data_out[7]~I .oe_async_reset = "none";
defparam \data_out[7]~I .input_sync_reset = "none";
defparam \data_out[7]~I .output_sync_reset = "none";
defparam \data_out[7]~I .oe_sync_reset = "none";
defparam \data_out[7]~I .input_power_up = "low";
defparam \data_out[7]~I .output_power_up = "low";
defparam \data_out[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_G1
stratix_io \data_out[8]~I (
	.datain(\data_out[8]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[8]~I .operation_mode = "output";
defparam \data_out[8]~I .ddio_mode = "none";
defparam \data_out[8]~I .input_register_mode = "none";
defparam \data_out[8]~I .output_register_mode = "none";
defparam \data_out[8]~I .oe_register_mode = "none";
defparam \data_out[8]~I .input_async_reset = "none";
defparam \data_out[8]~I .output_async_reset = "none";
defparam \data_out[8]~I .oe_async_reset = "none";
defparam \data_out[8]~I .input_sync_reset = "none";
defparam \data_out[8]~I .output_sync_reset = "none";
defparam \data_out[8]~I .oe_sync_reset = "none";
defparam \data_out[8]~I .input_power_up = "low";
defparam \data_out[8]~I .output_power_up = "low";
defparam \data_out[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_L6
stratix_io \data_out[9]~I (
	.datain(\data_out[9]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[9]~I .operation_mode = "output";
defparam \data_out[9]~I .ddio_mode = "none";
defparam \data_out[9]~I .input_register_mode = "none";
defparam \data_out[9]~I .output_register_mode = "none";
defparam \data_out[9]~I .oe_register_mode = "none";
defparam \data_out[9]~I .input_async_reset = "none";
defparam \data_out[9]~I .output_async_reset = "none";
defparam \data_out[9]~I .oe_async_reset = "none";
defparam \data_out[9]~I .input_sync_reset = "none";
defparam \data_out[9]~I .output_sync_reset = "none";
defparam \data_out[9]~I .oe_sync_reset = "none";
defparam \data_out[9]~I .input_power_up = "low";
defparam \data_out[9]~I .output_power_up = "low";
defparam \data_out[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T2
stratix_io \data_out[10]~I (
	.datain(\data_out[10]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[10]~I .operation_mode = "output";
defparam \data_out[10]~I .ddio_mode = "none";
defparam \data_out[10]~I .input_register_mode = "none";
defparam \data_out[10]~I .output_register_mode = "none";
defparam \data_out[10]~I .oe_register_mode = "none";
defparam \data_out[10]~I .input_async_reset = "none";
defparam \data_out[10]~I .output_async_reset = "none";
defparam \data_out[10]~I .oe_async_reset = "none";
defparam \data_out[10]~I .input_sync_reset = "none";
defparam \data_out[10]~I .output_sync_reset = "none";
defparam \data_out[10]~I .oe_sync_reset = "none";
defparam \data_out[10]~I .input_power_up = "low";
defparam \data_out[10]~I .output_power_up = "low";
defparam \data_out[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J8
stratix_io \data_out[11]~I (
	.datain(\data_out[11]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[11]~I .operation_mode = "output";
defparam \data_out[11]~I .ddio_mode = "none";
defparam \data_out[11]~I .input_register_mode = "none";
defparam \data_out[11]~I .output_register_mode = "none";
defparam \data_out[11]~I .oe_register_mode = "none";
defparam \data_out[11]~I .input_async_reset = "none";
defparam \data_out[11]~I .output_async_reset = "none";
defparam \data_out[11]~I .oe_async_reset = "none";
defparam \data_out[11]~I .input_sync_reset = "none";
defparam \data_out[11]~I .output_sync_reset = "none";
defparam \data_out[11]~I .oe_sync_reset = "none";
defparam \data_out[11]~I .input_power_up = "low";
defparam \data_out[11]~I .output_power_up = "low";
defparam \data_out[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C12
stratix_io \data_out[12]~I (
	.datain(\data_out[12]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[12]~I .operation_mode = "output";
defparam \data_out[12]~I .ddio_mode = "none";
defparam \data_out[12]~I .input_register_mode = "none";
defparam \data_out[12]~I .output_register_mode = "none";
defparam \data_out[12]~I .oe_register_mode = "none";
defparam \data_out[12]~I .input_async_reset = "none";
defparam \data_out[12]~I .output_async_reset = "none";
defparam \data_out[12]~I .oe_async_reset = "none";
defparam \data_out[12]~I .input_sync_reset = "none";
defparam \data_out[12]~I .output_sync_reset = "none";
defparam \data_out[12]~I .oe_sync_reset = "none";
defparam \data_out[12]~I .input_power_up = "low";
defparam \data_out[12]~I .output_power_up = "low";
defparam \data_out[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_E7
stratix_io \data_out[13]~I (
	.datain(\data_out[13]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[13]~I .operation_mode = "output";
defparam \data_out[13]~I .ddio_mode = "none";
defparam \data_out[13]~I .input_register_mode = "none";
defparam \data_out[13]~I .output_register_mode = "none";
defparam \data_out[13]~I .oe_register_mode = "none";
defparam \data_out[13]~I .input_async_reset = "none";
defparam \data_out[13]~I .output_async_reset = "none";
defparam \data_out[13]~I .oe_async_reset = "none";
defparam \data_out[13]~I .input_sync_reset = "none";
defparam \data_out[13]~I .output_sync_reset = "none";
defparam \data_out[13]~I .oe_sync_reset = "none";
defparam \data_out[13]~I .input_power_up = "low";
defparam \data_out[13]~I .output_power_up = "low";
defparam \data_out[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_E8
stratix_io \data_out[14]~I (
	.datain(\data_out[14]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[14]~I .operation_mode = "output";
defparam \data_out[14]~I .ddio_mode = "none";
defparam \data_out[14]~I .input_register_mode = "none";
defparam \data_out[14]~I .output_register_mode = "none";
defparam \data_out[14]~I .oe_register_mode = "none";
defparam \data_out[14]~I .input_async_reset = "none";
defparam \data_out[14]~I .output_async_reset = "none";
defparam \data_out[14]~I .oe_async_reset = "none";
defparam \data_out[14]~I .input_sync_reset = "none";
defparam \data_out[14]~I .output_sync_reset = "none";
defparam \data_out[14]~I .oe_sync_reset = "none";
defparam \data_out[14]~I .input_power_up = "low";
defparam \data_out[14]~I .output_power_up = "low";
defparam \data_out[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_A6
stratix_io \data_out[15]~I (
	.datain(\data_out[15]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[15]~I .operation_mode = "output";
defparam \data_out[15]~I .ddio_mode = "none";
defparam \data_out[15]~I .input_register_mode = "none";
defparam \data_out[15]~I .output_register_mode = "none";
defparam \data_out[15]~I .oe_register_mode = "none";
defparam \data_out[15]~I .input_async_reset = "none";
defparam \data_out[15]~I .output_async_reset = "none";
defparam \data_out[15]~I .oe_async_reset = "none";
defparam \data_out[15]~I .input_sync_reset = "none";
defparam \data_out[15]~I .output_sync_reset = "none";
defparam \data_out[15]~I .oe_sync_reset = "none";
defparam \data_out[15]~I .input_power_up = "low";
defparam \data_out[15]~I .output_power_up = "low";
defparam \data_out[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_E6
stratix_io \data_out[16]~I (
	.datain(\data_out[16]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[16]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[16]~I .operation_mode = "output";
defparam \data_out[16]~I .ddio_mode = "none";
defparam \data_out[16]~I .input_register_mode = "none";
defparam \data_out[16]~I .output_register_mode = "none";
defparam \data_out[16]~I .oe_register_mode = "none";
defparam \data_out[16]~I .input_async_reset = "none";
defparam \data_out[16]~I .output_async_reset = "none";
defparam \data_out[16]~I .oe_async_reset = "none";
defparam \data_out[16]~I .input_sync_reset = "none";
defparam \data_out[16]~I .output_sync_reset = "none";
defparam \data_out[16]~I .oe_sync_reset = "none";
defparam \data_out[16]~I .input_power_up = "low";
defparam \data_out[16]~I .output_power_up = "low";
defparam \data_out[16]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_B8
stratix_io \data_out[17]~I (
	.datain(\data_out[17]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[17]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[17]~I .operation_mode = "output";
defparam \data_out[17]~I .ddio_mode = "none";
defparam \data_out[17]~I .input_register_mode = "none";
defparam \data_out[17]~I .output_register_mode = "none";
defparam \data_out[17]~I .oe_register_mode = "none";
defparam \data_out[17]~I .input_async_reset = "none";
defparam \data_out[17]~I .output_async_reset = "none";
defparam \data_out[17]~I .oe_async_reset = "none";
defparam \data_out[17]~I .input_sync_reset = "none";
defparam \data_out[17]~I .output_sync_reset = "none";
defparam \data_out[17]~I .oe_sync_reset = "none";
defparam \data_out[17]~I .input_power_up = "low";
defparam \data_out[17]~I .output_power_up = "low";
defparam \data_out[17]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_F8
stratix_io \data_out[18]~I (
	.datain(\data_out[18]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[18]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[18]~I .operation_mode = "output";
defparam \data_out[18]~I .ddio_mode = "none";
defparam \data_out[18]~I .input_register_mode = "none";
defparam \data_out[18]~I .output_register_mode = "none";
defparam \data_out[18]~I .oe_register_mode = "none";
defparam \data_out[18]~I .input_async_reset = "none";
defparam \data_out[18]~I .output_async_reset = "none";
defparam \data_out[18]~I .oe_async_reset = "none";
defparam \data_out[18]~I .input_sync_reset = "none";
defparam \data_out[18]~I .output_sync_reset = "none";
defparam \data_out[18]~I .oe_sync_reset = "none";
defparam \data_out[18]~I .input_power_up = "low";
defparam \data_out[18]~I .output_power_up = "low";
defparam \data_out[18]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P3
stratix_io \data_out[19]~I (
	.datain(\data_out[19]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[19]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[19]~I .operation_mode = "output";
defparam \data_out[19]~I .ddio_mode = "none";
defparam \data_out[19]~I .input_register_mode = "none";
defparam \data_out[19]~I .output_register_mode = "none";
defparam \data_out[19]~I .oe_register_mode = "none";
defparam \data_out[19]~I .input_async_reset = "none";
defparam \data_out[19]~I .output_async_reset = "none";
defparam \data_out[19]~I .oe_async_reset = "none";
defparam \data_out[19]~I .input_sync_reset = "none";
defparam \data_out[19]~I .output_sync_reset = "none";
defparam \data_out[19]~I .oe_sync_reset = "none";
defparam \data_out[19]~I .input_power_up = "low";
defparam \data_out[19]~I .output_power_up = "low";
defparam \data_out[19]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W12
stratix_io \data_out[20]~I (
	.datain(\data_out[20]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[20]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[20]~I .operation_mode = "output";
defparam \data_out[20]~I .ddio_mode = "none";
defparam \data_out[20]~I .input_register_mode = "none";
defparam \data_out[20]~I .output_register_mode = "none";
defparam \data_out[20]~I .oe_register_mode = "none";
defparam \data_out[20]~I .input_async_reset = "none";
defparam \data_out[20]~I .output_async_reset = "none";
defparam \data_out[20]~I .oe_async_reset = "none";
defparam \data_out[20]~I .input_sync_reset = "none";
defparam \data_out[20]~I .output_sync_reset = "none";
defparam \data_out[20]~I .oe_sync_reset = "none";
defparam \data_out[20]~I .input_power_up = "low";
defparam \data_out[20]~I .output_power_up = "low";
defparam \data_out[20]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_M8
stratix_io \data_out[21]~I (
	.datain(\data_out[21]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[21]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[21]~I .operation_mode = "output";
defparam \data_out[21]~I .ddio_mode = "none";
defparam \data_out[21]~I .input_register_mode = "none";
defparam \data_out[21]~I .output_register_mode = "none";
defparam \data_out[21]~I .oe_register_mode = "none";
defparam \data_out[21]~I .input_async_reset = "none";
defparam \data_out[21]~I .output_async_reset = "none";
defparam \data_out[21]~I .oe_async_reset = "none";
defparam \data_out[21]~I .input_sync_reset = "none";
defparam \data_out[21]~I .output_sync_reset = "none";
defparam \data_out[21]~I .oe_sync_reset = "none";
defparam \data_out[21]~I .input_power_up = "low";
defparam \data_out[21]~I .output_power_up = "low";
defparam \data_out[21]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_K2
stratix_io \data_out[22]~I (
	.datain(\data_out[22]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[22]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[22]~I .operation_mode = "output";
defparam \data_out[22]~I .ddio_mode = "none";
defparam \data_out[22]~I .input_register_mode = "none";
defparam \data_out[22]~I .output_register_mode = "none";
defparam \data_out[22]~I .oe_register_mode = "none";
defparam \data_out[22]~I .input_async_reset = "none";
defparam \data_out[22]~I .output_async_reset = "none";
defparam \data_out[22]~I .oe_async_reset = "none";
defparam \data_out[22]~I .input_sync_reset = "none";
defparam \data_out[22]~I .output_sync_reset = "none";
defparam \data_out[22]~I .oe_sync_reset = "none";
defparam \data_out[22]~I .input_power_up = "low";
defparam \data_out[22]~I .output_power_up = "low";
defparam \data_out[22]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_H2
stratix_io \data_out[23]~I (
	.datain(\data_out[23]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[23]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[23]~I .operation_mode = "output";
defparam \data_out[23]~I .ddio_mode = "none";
defparam \data_out[23]~I .input_register_mode = "none";
defparam \data_out[23]~I .output_register_mode = "none";
defparam \data_out[23]~I .oe_register_mode = "none";
defparam \data_out[23]~I .input_async_reset = "none";
defparam \data_out[23]~I .output_async_reset = "none";
defparam \data_out[23]~I .oe_async_reset = "none";
defparam \data_out[23]~I .input_sync_reset = "none";
defparam \data_out[23]~I .output_sync_reset = "none";
defparam \data_out[23]~I .oe_sync_reset = "none";
defparam \data_out[23]~I .input_power_up = "low";
defparam \data_out[23]~I .output_power_up = "low";
defparam \data_out[23]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_H8
stratix_io \data_out[24]~I (
	.datain(\data_out[24]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[24]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[24]~I .operation_mode = "output";
defparam \data_out[24]~I .ddio_mode = "none";
defparam \data_out[24]~I .input_register_mode = "none";
defparam \data_out[24]~I .output_register_mode = "none";
defparam \data_out[24]~I .oe_register_mode = "none";
defparam \data_out[24]~I .input_async_reset = "none";
defparam \data_out[24]~I .output_async_reset = "none";
defparam \data_out[24]~I .oe_async_reset = "none";
defparam \data_out[24]~I .input_sync_reset = "none";
defparam \data_out[24]~I .output_sync_reset = "none";
defparam \data_out[24]~I .oe_sync_reset = "none";
defparam \data_out[24]~I .input_power_up = "low";
defparam \data_out[24]~I .output_power_up = "low";
defparam \data_out[24]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J9
stratix_io \data_out[25]~I (
	.datain(\data_out[25]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[25]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[25]~I .operation_mode = "output";
defparam \data_out[25]~I .ddio_mode = "none";
defparam \data_out[25]~I .input_register_mode = "none";
defparam \data_out[25]~I .output_register_mode = "none";
defparam \data_out[25]~I .oe_register_mode = "none";
defparam \data_out[25]~I .input_async_reset = "none";
defparam \data_out[25]~I .output_async_reset = "none";
defparam \data_out[25]~I .oe_async_reset = "none";
defparam \data_out[25]~I .input_sync_reset = "none";
defparam \data_out[25]~I .output_sync_reset = "none";
defparam \data_out[25]~I .oe_sync_reset = "none";
defparam \data_out[25]~I .input_power_up = "low";
defparam \data_out[25]~I .output_power_up = "low";
defparam \data_out[25]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R8
stratix_io \data_out[26]~I (
	.datain(\data_out[26]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[26]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[26]~I .operation_mode = "output";
defparam \data_out[26]~I .ddio_mode = "none";
defparam \data_out[26]~I .input_register_mode = "none";
defparam \data_out[26]~I .output_register_mode = "none";
defparam \data_out[26]~I .oe_register_mode = "none";
defparam \data_out[26]~I .input_async_reset = "none";
defparam \data_out[26]~I .output_async_reset = "none";
defparam \data_out[26]~I .oe_async_reset = "none";
defparam \data_out[26]~I .input_sync_reset = "none";
defparam \data_out[26]~I .output_sync_reset = "none";
defparam \data_out[26]~I .oe_sync_reset = "none";
defparam \data_out[26]~I .input_power_up = "low";
defparam \data_out[26]~I .output_power_up = "low";
defparam \data_out[26]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_L15
stratix_io \data_out[27]~I (
	.datain(\data_out[27]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[27]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[27]~I .operation_mode = "output";
defparam \data_out[27]~I .ddio_mode = "none";
defparam \data_out[27]~I .input_register_mode = "none";
defparam \data_out[27]~I .output_register_mode = "none";
defparam \data_out[27]~I .oe_register_mode = "none";
defparam \data_out[27]~I .input_async_reset = "none";
defparam \data_out[27]~I .output_async_reset = "none";
defparam \data_out[27]~I .oe_async_reset = "none";
defparam \data_out[27]~I .input_sync_reset = "none";
defparam \data_out[27]~I .output_sync_reset = "none";
defparam \data_out[27]~I .oe_sync_reset = "none";
defparam \data_out[27]~I .input_power_up = "low";
defparam \data_out[27]~I .output_power_up = "low";
defparam \data_out[27]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V6
stratix_io \data_out[28]~I (
	.datain(\data_out[28]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[28]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[28]~I .operation_mode = "output";
defparam \data_out[28]~I .ddio_mode = "none";
defparam \data_out[28]~I .input_register_mode = "none";
defparam \data_out[28]~I .output_register_mode = "none";
defparam \data_out[28]~I .oe_register_mode = "none";
defparam \data_out[28]~I .input_async_reset = "none";
defparam \data_out[28]~I .output_async_reset = "none";
defparam \data_out[28]~I .oe_async_reset = "none";
defparam \data_out[28]~I .input_sync_reset = "none";
defparam \data_out[28]~I .output_sync_reset = "none";
defparam \data_out[28]~I .oe_sync_reset = "none";
defparam \data_out[28]~I .input_power_up = "low";
defparam \data_out[28]~I .output_power_up = "low";
defparam \data_out[28]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA7
stratix_io \data_out[29]~I (
	.datain(\data_out[29]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[29]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[29]~I .operation_mode = "output";
defparam \data_out[29]~I .ddio_mode = "none";
defparam \data_out[29]~I .input_register_mode = "none";
defparam \data_out[29]~I .output_register_mode = "none";
defparam \data_out[29]~I .oe_register_mode = "none";
defparam \data_out[29]~I .input_async_reset = "none";
defparam \data_out[29]~I .output_async_reset = "none";
defparam \data_out[29]~I .oe_async_reset = "none";
defparam \data_out[29]~I .input_sync_reset = "none";
defparam \data_out[29]~I .output_sync_reset = "none";
defparam \data_out[29]~I .oe_sync_reset = "none";
defparam \data_out[29]~I .input_power_up = "low";
defparam \data_out[29]~I .output_power_up = "low";
defparam \data_out[29]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y8
stratix_io \data_out[30]~I (
	.datain(\data_out[30]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[30]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[30]~I .operation_mode = "output";
defparam \data_out[30]~I .ddio_mode = "none";
defparam \data_out[30]~I .input_register_mode = "none";
defparam \data_out[30]~I .output_register_mode = "none";
defparam \data_out[30]~I .oe_register_mode = "none";
defparam \data_out[30]~I .input_async_reset = "none";
defparam \data_out[30]~I .output_async_reset = "none";
defparam \data_out[30]~I .oe_async_reset = "none";
defparam \data_out[30]~I .input_sync_reset = "none";
defparam \data_out[30]~I .output_sync_reset = "none";
defparam \data_out[30]~I .oe_sync_reset = "none";
defparam \data_out[30]~I .input_power_up = "low";
defparam \data_out[30]~I .output_power_up = "low";
defparam \data_out[30]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U1
stratix_io \data_out[31]~I (
	.datain(\data_out[31]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[31]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[31]~I .operation_mode = "output";
defparam \data_out[31]~I .ddio_mode = "none";
defparam \data_out[31]~I .input_register_mode = "none";
defparam \data_out[31]~I .output_register_mode = "none";
defparam \data_out[31]~I .oe_register_mode = "none";
defparam \data_out[31]~I .input_async_reset = "none";
defparam \data_out[31]~I .output_async_reset = "none";
defparam \data_out[31]~I .oe_async_reset = "none";
defparam \data_out[31]~I .input_sync_reset = "none";
defparam \data_out[31]~I .output_sync_reset = "none";
defparam \data_out[31]~I .oe_sync_reset = "none";
defparam \data_out[31]~I .input_power_up = "low";
defparam \data_out[31]~I .output_power_up = "low";
defparam \data_out[31]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB7
stratix_io \data_out[32]~I (
	.datain(\data_out[32]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[32]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[32]~I .operation_mode = "output";
defparam \data_out[32]~I .ddio_mode = "none";
defparam \data_out[32]~I .input_register_mode = "none";
defparam \data_out[32]~I .output_register_mode = "none";
defparam \data_out[32]~I .oe_register_mode = "none";
defparam \data_out[32]~I .input_async_reset = "none";
defparam \data_out[32]~I .output_async_reset = "none";
defparam \data_out[32]~I .oe_async_reset = "none";
defparam \data_out[32]~I .input_sync_reset = "none";
defparam \data_out[32]~I .output_sync_reset = "none";
defparam \data_out[32]~I .oe_sync_reset = "none";
defparam \data_out[32]~I .input_power_up = "low";
defparam \data_out[32]~I .output_power_up = "low";
defparam \data_out[32]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_H4
stratix_io \data_out[33]~I (
	.datain(\data_out[33]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[33]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[33]~I .operation_mode = "output";
defparam \data_out[33]~I .ddio_mode = "none";
defparam \data_out[33]~I .input_register_mode = "none";
defparam \data_out[33]~I .output_register_mode = "none";
defparam \data_out[33]~I .oe_register_mode = "none";
defparam \data_out[33]~I .input_async_reset = "none";
defparam \data_out[33]~I .output_async_reset = "none";
defparam \data_out[33]~I .oe_async_reset = "none";
defparam \data_out[33]~I .input_sync_reset = "none";
defparam \data_out[33]~I .output_sync_reset = "none";
defparam \data_out[33]~I .oe_sync_reset = "none";
defparam \data_out[33]~I .input_power_up = "low";
defparam \data_out[33]~I .output_power_up = "low";
defparam \data_out[33]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y14
stratix_io \data_out[34]~I (
	.datain(\data_out[34]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[34]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[34]~I .operation_mode = "output";
defparam \data_out[34]~I .ddio_mode = "none";
defparam \data_out[34]~I .input_register_mode = "none";
defparam \data_out[34]~I .output_register_mode = "none";
defparam \data_out[34]~I .oe_register_mode = "none";
defparam \data_out[34]~I .input_async_reset = "none";
defparam \data_out[34]~I .output_async_reset = "none";
defparam \data_out[34]~I .oe_async_reset = "none";
defparam \data_out[34]~I .input_sync_reset = "none";
defparam \data_out[34]~I .output_sync_reset = "none";
defparam \data_out[34]~I .oe_sync_reset = "none";
defparam \data_out[34]~I .input_power_up = "low";
defparam \data_out[34]~I .output_power_up = "low";
defparam \data_out[34]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y12
stratix_io \data_out[35]~I (
	.datain(\data_out[35]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[35]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[35]~I .operation_mode = "output";
defparam \data_out[35]~I .ddio_mode = "none";
defparam \data_out[35]~I .input_register_mode = "none";
defparam \data_out[35]~I .output_register_mode = "none";
defparam \data_out[35]~I .oe_register_mode = "none";
defparam \data_out[35]~I .input_async_reset = "none";
defparam \data_out[35]~I .output_async_reset = "none";
defparam \data_out[35]~I .oe_async_reset = "none";
defparam \data_out[35]~I .input_sync_reset = "none";
defparam \data_out[35]~I .output_sync_reset = "none";
defparam \data_out[35]~I .oe_sync_reset = "none";
defparam \data_out[35]~I .input_power_up = "low";
defparam \data_out[35]~I .output_power_up = "low";
defparam \data_out[35]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T9
stratix_io \data_out[36]~I (
	.datain(\data_out[36]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[36]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[36]~I .operation_mode = "output";
defparam \data_out[36]~I .ddio_mode = "none";
defparam \data_out[36]~I .input_register_mode = "none";
defparam \data_out[36]~I .output_register_mode = "none";
defparam \data_out[36]~I .oe_register_mode = "none";
defparam \data_out[36]~I .input_async_reset = "none";
defparam \data_out[36]~I .output_async_reset = "none";
defparam \data_out[36]~I .oe_async_reset = "none";
defparam \data_out[36]~I .input_sync_reset = "none";
defparam \data_out[36]~I .output_sync_reset = "none";
defparam \data_out[36]~I .oe_sync_reset = "none";
defparam \data_out[36]~I .input_power_up = "low";
defparam \data_out[36]~I .output_power_up = "low";
defparam \data_out[36]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N8
stratix_io \data_out[37]~I (
	.datain(\data_out[37]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[37]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[37]~I .operation_mode = "output";
defparam \data_out[37]~I .ddio_mode = "none";
defparam \data_out[37]~I .input_register_mode = "none";
defparam \data_out[37]~I .output_register_mode = "none";
defparam \data_out[37]~I .oe_register_mode = "none";
defparam \data_out[37]~I .input_async_reset = "none";
defparam \data_out[37]~I .output_async_reset = "none";
defparam \data_out[37]~I .oe_async_reset = "none";
defparam \data_out[37]~I .input_sync_reset = "none";
defparam \data_out[37]~I .output_sync_reset = "none";
defparam \data_out[37]~I .oe_sync_reset = "none";
defparam \data_out[37]~I .input_power_up = "low";
defparam \data_out[37]~I .output_power_up = "low";
defparam \data_out[37]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_B5
stratix_io \data_out[38]~I (
	.datain(\data_out[38]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[38]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[38]~I .operation_mode = "output";
defparam \data_out[38]~I .ddio_mode = "none";
defparam \data_out[38]~I .input_register_mode = "none";
defparam \data_out[38]~I .output_register_mode = "none";
defparam \data_out[38]~I .oe_register_mode = "none";
defparam \data_out[38]~I .input_async_reset = "none";
defparam \data_out[38]~I .output_async_reset = "none";
defparam \data_out[38]~I .oe_async_reset = "none";
defparam \data_out[38]~I .input_sync_reset = "none";
defparam \data_out[38]~I .output_sync_reset = "none";
defparam \data_out[38]~I .oe_sync_reset = "none";
defparam \data_out[38]~I .input_power_up = "low";
defparam \data_out[38]~I .output_power_up = "low";
defparam \data_out[38]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J6
stratix_io \data_out[39]~I (
	.datain(\data_out[39]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[39]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[39]~I .operation_mode = "output";
defparam \data_out[39]~I .ddio_mode = "none";
defparam \data_out[39]~I .input_register_mode = "none";
defparam \data_out[39]~I .output_register_mode = "none";
defparam \data_out[39]~I .oe_register_mode = "none";
defparam \data_out[39]~I .input_async_reset = "none";
defparam \data_out[39]~I .output_async_reset = "none";
defparam \data_out[39]~I .oe_async_reset = "none";
defparam \data_out[39]~I .input_sync_reset = "none";
defparam \data_out[39]~I .output_sync_reset = "none";
defparam \data_out[39]~I .oe_sync_reset = "none";
defparam \data_out[39]~I .input_power_up = "low";
defparam \data_out[39]~I .output_power_up = "low";
defparam \data_out[39]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_L7
stratix_io \data_out[40]~I (
	.datain(\data_out[40]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[40]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[40]~I .operation_mode = "output";
defparam \data_out[40]~I .ddio_mode = "none";
defparam \data_out[40]~I .input_register_mode = "none";
defparam \data_out[40]~I .output_register_mode = "none";
defparam \data_out[40]~I .oe_register_mode = "none";
defparam \data_out[40]~I .input_async_reset = "none";
defparam \data_out[40]~I .output_async_reset = "none";
defparam \data_out[40]~I .oe_async_reset = "none";
defparam \data_out[40]~I .input_sync_reset = "none";
defparam \data_out[40]~I .output_sync_reset = "none";
defparam \data_out[40]~I .oe_sync_reset = "none";
defparam \data_out[40]~I .input_power_up = "low";
defparam \data_out[40]~I .output_power_up = "low";
defparam \data_out[40]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_A5
stratix_io \data_out[41]~I (
	.datain(\data_out[41]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[41]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[41]~I .operation_mode = "output";
defparam \data_out[41]~I .ddio_mode = "none";
defparam \data_out[41]~I .input_register_mode = "none";
defparam \data_out[41]~I .output_register_mode = "none";
defparam \data_out[41]~I .oe_register_mode = "none";
defparam \data_out[41]~I .input_async_reset = "none";
defparam \data_out[41]~I .output_async_reset = "none";
defparam \data_out[41]~I .oe_async_reset = "none";
defparam \data_out[41]~I .input_sync_reset = "none";
defparam \data_out[41]~I .output_sync_reset = "none";
defparam \data_out[41]~I .oe_sync_reset = "none";
defparam \data_out[41]~I .input_power_up = "low";
defparam \data_out[41]~I .output_power_up = "low";
defparam \data_out[41]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_F1
stratix_io \data_out[42]~I (
	.datain(\data_out[42]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[42]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[42]~I .operation_mode = "output";
defparam \data_out[42]~I .ddio_mode = "none";
defparam \data_out[42]~I .input_register_mode = "none";
defparam \data_out[42]~I .output_register_mode = "none";
defparam \data_out[42]~I .oe_register_mode = "none";
defparam \data_out[42]~I .input_async_reset = "none";
defparam \data_out[42]~I .output_async_reset = "none";
defparam \data_out[42]~I .oe_async_reset = "none";
defparam \data_out[42]~I .input_sync_reset = "none";
defparam \data_out[42]~I .output_sync_reset = "none";
defparam \data_out[42]~I .oe_sync_reset = "none";
defparam \data_out[42]~I .input_power_up = "low";
defparam \data_out[42]~I .output_power_up = "low";
defparam \data_out[42]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C7
stratix_io \data_out[43]~I (
	.datain(\data_out[43]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[43]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[43]~I .operation_mode = "output";
defparam \data_out[43]~I .ddio_mode = "none";
defparam \data_out[43]~I .input_register_mode = "none";
defparam \data_out[43]~I .output_register_mode = "none";
defparam \data_out[43]~I .oe_register_mode = "none";
defparam \data_out[43]~I .input_async_reset = "none";
defparam \data_out[43]~I .output_async_reset = "none";
defparam \data_out[43]~I .oe_async_reset = "none";
defparam \data_out[43]~I .input_sync_reset = "none";
defparam \data_out[43]~I .output_sync_reset = "none";
defparam \data_out[43]~I .oe_sync_reset = "none";
defparam \data_out[43]~I .input_power_up = "low";
defparam \data_out[43]~I .output_power_up = "low";
defparam \data_out[43]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C9
stratix_io \data_out[44]~I (
	.datain(\data_out[44]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[44]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[44]~I .operation_mode = "output";
defparam \data_out[44]~I .ddio_mode = "none";
defparam \data_out[44]~I .input_register_mode = "none";
defparam \data_out[44]~I .output_register_mode = "none";
defparam \data_out[44]~I .oe_register_mode = "none";
defparam \data_out[44]~I .input_async_reset = "none";
defparam \data_out[44]~I .output_async_reset = "none";
defparam \data_out[44]~I .oe_async_reset = "none";
defparam \data_out[44]~I .input_sync_reset = "none";
defparam \data_out[44]~I .output_sync_reset = "none";
defparam \data_out[44]~I .oe_sync_reset = "none";
defparam \data_out[44]~I .input_power_up = "low";
defparam \data_out[44]~I .output_power_up = "low";
defparam \data_out[44]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J4
stratix_io \data_out[45]~I (
	.datain(\data_out[45]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[45]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[45]~I .operation_mode = "output";
defparam \data_out[45]~I .ddio_mode = "none";
defparam \data_out[45]~I .input_register_mode = "none";
defparam \data_out[45]~I .output_register_mode = "none";
defparam \data_out[45]~I .oe_register_mode = "none";
defparam \data_out[45]~I .input_async_reset = "none";
defparam \data_out[45]~I .output_async_reset = "none";
defparam \data_out[45]~I .oe_async_reset = "none";
defparam \data_out[45]~I .input_sync_reset = "none";
defparam \data_out[45]~I .output_sync_reset = "none";
defparam \data_out[45]~I .oe_sync_reset = "none";
defparam \data_out[45]~I .input_power_up = "low";
defparam \data_out[45]~I .output_power_up = "low";
defparam \data_out[45]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C6
stratix_io \data_out[46]~I (
	.datain(\data_out[46]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[46]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[46]~I .operation_mode = "output";
defparam \data_out[46]~I .ddio_mode = "none";
defparam \data_out[46]~I .input_register_mode = "none";
defparam \data_out[46]~I .output_register_mode = "none";
defparam \data_out[46]~I .oe_register_mode = "none";
defparam \data_out[46]~I .input_async_reset = "none";
defparam \data_out[46]~I .output_async_reset = "none";
defparam \data_out[46]~I .oe_async_reset = "none";
defparam \data_out[46]~I .input_sync_reset = "none";
defparam \data_out[46]~I .output_sync_reset = "none";
defparam \data_out[46]~I .oe_sync_reset = "none";
defparam \data_out[46]~I .input_power_up = "low";
defparam \data_out[46]~I .output_power_up = "low";
defparam \data_out[46]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_K3
stratix_io \data_out[47]~I (
	.datain(\data_out[47]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[47]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[47]~I .operation_mode = "output";
defparam \data_out[47]~I .ddio_mode = "none";
defparam \data_out[47]~I .input_register_mode = "none";
defparam \data_out[47]~I .output_register_mode = "none";
defparam \data_out[47]~I .oe_register_mode = "none";
defparam \data_out[47]~I .input_async_reset = "none";
defparam \data_out[47]~I .output_async_reset = "none";
defparam \data_out[47]~I .oe_async_reset = "none";
defparam \data_out[47]~I .input_sync_reset = "none";
defparam \data_out[47]~I .output_sync_reset = "none";
defparam \data_out[47]~I .oe_sync_reset = "none";
defparam \data_out[47]~I .input_power_up = "low";
defparam \data_out[47]~I .output_power_up = "low";
defparam \data_out[47]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N2
stratix_io \data_out[48]~I (
	.datain(\data_out[48]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[48]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[48]~I .operation_mode = "output";
defparam \data_out[48]~I .ddio_mode = "none";
defparam \data_out[48]~I .input_register_mode = "none";
defparam \data_out[48]~I .output_register_mode = "none";
defparam \data_out[48]~I .oe_register_mode = "none";
defparam \data_out[48]~I .input_async_reset = "none";
defparam \data_out[48]~I .output_async_reset = "none";
defparam \data_out[48]~I .oe_async_reset = "none";
defparam \data_out[48]~I .input_sync_reset = "none";
defparam \data_out[48]~I .output_sync_reset = "none";
defparam \data_out[48]~I .oe_sync_reset = "none";
defparam \data_out[48]~I .input_power_up = "low";
defparam \data_out[48]~I .output_power_up = "low";
defparam \data_out[48]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C4
stratix_io \data_out[49]~I (
	.datain(\data_out[49]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[49]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[49]~I .operation_mode = "output";
defparam \data_out[49]~I .ddio_mode = "none";
defparam \data_out[49]~I .input_register_mode = "none";
defparam \data_out[49]~I .output_register_mode = "none";
defparam \data_out[49]~I .oe_register_mode = "none";
defparam \data_out[49]~I .input_async_reset = "none";
defparam \data_out[49]~I .output_async_reset = "none";
defparam \data_out[49]~I .oe_async_reset = "none";
defparam \data_out[49]~I .input_sync_reset = "none";
defparam \data_out[49]~I .output_sync_reset = "none";
defparam \data_out[49]~I .oe_sync_reset = "none";
defparam \data_out[49]~I .input_power_up = "low";
defparam \data_out[49]~I .output_power_up = "low";
defparam \data_out[49]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_B7
stratix_io \data_out[50]~I (
	.datain(\data_out[50]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[50]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[50]~I .operation_mode = "output";
defparam \data_out[50]~I .ddio_mode = "none";
defparam \data_out[50]~I .input_register_mode = "none";
defparam \data_out[50]~I .output_register_mode = "none";
defparam \data_out[50]~I .oe_register_mode = "none";
defparam \data_out[50]~I .input_async_reset = "none";
defparam \data_out[50]~I .output_async_reset = "none";
defparam \data_out[50]~I .oe_async_reset = "none";
defparam \data_out[50]~I .input_sync_reset = "none";
defparam \data_out[50]~I .output_sync_reset = "none";
defparam \data_out[50]~I .oe_sync_reset = "none";
defparam \data_out[50]~I .input_power_up = "low";
defparam \data_out[50]~I .output_power_up = "low";
defparam \data_out[50]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_E5
stratix_io \data_out[51]~I (
	.datain(\data_out[51]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[51]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[51]~I .operation_mode = "output";
defparam \data_out[51]~I .ddio_mode = "none";
defparam \data_out[51]~I .input_register_mode = "none";
defparam \data_out[51]~I .output_register_mode = "none";
defparam \data_out[51]~I .oe_register_mode = "none";
defparam \data_out[51]~I .input_async_reset = "none";
defparam \data_out[51]~I .output_async_reset = "none";
defparam \data_out[51]~I .oe_async_reset = "none";
defparam \data_out[51]~I .input_sync_reset = "none";
defparam \data_out[51]~I .output_sync_reset = "none";
defparam \data_out[51]~I .oe_sync_reset = "none";
defparam \data_out[51]~I .input_power_up = "low";
defparam \data_out[51]~I .output_power_up = "low";
defparam \data_out[51]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_G8
stratix_io \data_out[52]~I (
	.datain(\data_out[52]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[52]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[52]~I .operation_mode = "output";
defparam \data_out[52]~I .ddio_mode = "none";
defparam \data_out[52]~I .input_register_mode = "none";
defparam \data_out[52]~I .output_register_mode = "none";
defparam \data_out[52]~I .oe_register_mode = "none";
defparam \data_out[52]~I .input_async_reset = "none";
defparam \data_out[52]~I .output_async_reset = "none";
defparam \data_out[52]~I .oe_async_reset = "none";
defparam \data_out[52]~I .input_sync_reset = "none";
defparam \data_out[52]~I .output_sync_reset = "none";
defparam \data_out[52]~I .oe_sync_reset = "none";
defparam \data_out[52]~I .input_power_up = "low";
defparam \data_out[52]~I .output_power_up = "low";
defparam \data_out[52]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C8
stratix_io \data_out[53]~I (
	.datain(\data_out[53]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[53]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[53]~I .operation_mode = "output";
defparam \data_out[53]~I .ddio_mode = "none";
defparam \data_out[53]~I .input_register_mode = "none";
defparam \data_out[53]~I .output_register_mode = "none";
defparam \data_out[53]~I .oe_register_mode = "none";
defparam \data_out[53]~I .input_async_reset = "none";
defparam \data_out[53]~I .output_async_reset = "none";
defparam \data_out[53]~I .oe_async_reset = "none";
defparam \data_out[53]~I .input_sync_reset = "none";
defparam \data_out[53]~I .output_sync_reset = "none";
defparam \data_out[53]~I .oe_sync_reset = "none";
defparam \data_out[53]~I .input_power_up = "low";
defparam \data_out[53]~I .output_power_up = "low";
defparam \data_out[53]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_A8
stratix_io \data_out[54]~I (
	.datain(\data_out[54]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[54]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[54]~I .operation_mode = "output";
defparam \data_out[54]~I .ddio_mode = "none";
defparam \data_out[54]~I .input_register_mode = "none";
defparam \data_out[54]~I .output_register_mode = "none";
defparam \data_out[54]~I .oe_register_mode = "none";
defparam \data_out[54]~I .input_async_reset = "none";
defparam \data_out[54]~I .output_async_reset = "none";
defparam \data_out[54]~I .oe_async_reset = "none";
defparam \data_out[54]~I .input_sync_reset = "none";
defparam \data_out[54]~I .output_sync_reset = "none";
defparam \data_out[54]~I .oe_sync_reset = "none";
defparam \data_out[54]~I .input_power_up = "low";
defparam \data_out[54]~I .output_power_up = "low";
defparam \data_out[54]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_B6
stratix_io \data_out[55]~I (
	.datain(\data_out[55]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[55]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[55]~I .operation_mode = "output";
defparam \data_out[55]~I .ddio_mode = "none";
defparam \data_out[55]~I .input_register_mode = "none";
defparam \data_out[55]~I .output_register_mode = "none";
defparam \data_out[55]~I .oe_register_mode = "none";
defparam \data_out[55]~I .input_async_reset = "none";
defparam \data_out[55]~I .output_async_reset = "none";
defparam \data_out[55]~I .oe_async_reset = "none";
defparam \data_out[55]~I .input_sync_reset = "none";
defparam \data_out[55]~I .output_sync_reset = "none";
defparam \data_out[55]~I .oe_sync_reset = "none";
defparam \data_out[55]~I .input_power_up = "low";
defparam \data_out[55]~I .output_power_up = "low";
defparam \data_out[55]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J2
stratix_io \data_out[56]~I (
	.datain(\data_out[56]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[56]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[56]~I .operation_mode = "output";
defparam \data_out[56]~I .ddio_mode = "none";
defparam \data_out[56]~I .input_register_mode = "none";
defparam \data_out[56]~I .output_register_mode = "none";
defparam \data_out[56]~I .oe_register_mode = "none";
defparam \data_out[56]~I .input_async_reset = "none";
defparam \data_out[56]~I .output_async_reset = "none";
defparam \data_out[56]~I .oe_async_reset = "none";
defparam \data_out[56]~I .input_sync_reset = "none";
defparam \data_out[56]~I .output_sync_reset = "none";
defparam \data_out[56]~I .oe_sync_reset = "none";
defparam \data_out[56]~I .input_power_up = "low";
defparam \data_out[56]~I .output_power_up = "low";
defparam \data_out[56]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_H10
stratix_io \data_out[57]~I (
	.datain(\data_out[57]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[57]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[57]~I .operation_mode = "output";
defparam \data_out[57]~I .ddio_mode = "none";
defparam \data_out[57]~I .input_register_mode = "none";
defparam \data_out[57]~I .output_register_mode = "none";
defparam \data_out[57]~I .oe_register_mode = "none";
defparam \data_out[57]~I .input_async_reset = "none";
defparam \data_out[57]~I .output_async_reset = "none";
defparam \data_out[57]~I .oe_async_reset = "none";
defparam \data_out[57]~I .input_sync_reset = "none";
defparam \data_out[57]~I .output_sync_reset = "none";
defparam \data_out[57]~I .oe_sync_reset = "none";
defparam \data_out[57]~I .input_power_up = "low";
defparam \data_out[57]~I .output_power_up = "low";
defparam \data_out[57]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_F6
stratix_io \data_out[58]~I (
	.datain(\data_out[58]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[58]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[58]~I .operation_mode = "output";
defparam \data_out[58]~I .ddio_mode = "none";
defparam \data_out[58]~I .input_register_mode = "none";
defparam \data_out[58]~I .output_register_mode = "none";
defparam \data_out[58]~I .oe_register_mode = "none";
defparam \data_out[58]~I .input_async_reset = "none";
defparam \data_out[58]~I .output_async_reset = "none";
defparam \data_out[58]~I .oe_async_reset = "none";
defparam \data_out[58]~I .input_sync_reset = "none";
defparam \data_out[58]~I .output_sync_reset = "none";
defparam \data_out[58]~I .oe_sync_reset = "none";
defparam \data_out[58]~I .input_power_up = "low";
defparam \data_out[58]~I .output_power_up = "low";
defparam \data_out[58]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_K6
stratix_io \data_out[59]~I (
	.datain(\data_out[59]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[59]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[59]~I .operation_mode = "output";
defparam \data_out[59]~I .ddio_mode = "none";
defparam \data_out[59]~I .input_register_mode = "none";
defparam \data_out[59]~I .output_register_mode = "none";
defparam \data_out[59]~I .oe_register_mode = "none";
defparam \data_out[59]~I .input_async_reset = "none";
defparam \data_out[59]~I .output_async_reset = "none";
defparam \data_out[59]~I .oe_async_reset = "none";
defparam \data_out[59]~I .input_sync_reset = "none";
defparam \data_out[59]~I .output_sync_reset = "none";
defparam \data_out[59]~I .oe_sync_reset = "none";
defparam \data_out[59]~I .input_power_up = "low";
defparam \data_out[59]~I .output_power_up = "low";
defparam \data_out[59]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_D6
stratix_io \data_out[60]~I (
	.datain(\data_out[60]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[60]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[60]~I .operation_mode = "output";
defparam \data_out[60]~I .ddio_mode = "none";
defparam \data_out[60]~I .input_register_mode = "none";
defparam \data_out[60]~I .output_register_mode = "none";
defparam \data_out[60]~I .oe_register_mode = "none";
defparam \data_out[60]~I .input_async_reset = "none";
defparam \data_out[60]~I .output_async_reset = "none";
defparam \data_out[60]~I .oe_async_reset = "none";
defparam \data_out[60]~I .input_sync_reset = "none";
defparam \data_out[60]~I .output_sync_reset = "none";
defparam \data_out[60]~I .oe_sync_reset = "none";
defparam \data_out[60]~I .input_power_up = "low";
defparam \data_out[60]~I .output_power_up = "low";
defparam \data_out[60]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_G4
stratix_io \data_out[61]~I (
	.datain(\data_out[61]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[61]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[61]~I .operation_mode = "output";
defparam \data_out[61]~I .ddio_mode = "none";
defparam \data_out[61]~I .input_register_mode = "none";
defparam \data_out[61]~I .output_register_mode = "none";
defparam \data_out[61]~I .oe_register_mode = "none";
defparam \data_out[61]~I .input_async_reset = "none";
defparam \data_out[61]~I .output_async_reset = "none";
defparam \data_out[61]~I .oe_async_reset = "none";
defparam \data_out[61]~I .input_sync_reset = "none";
defparam \data_out[61]~I .output_sync_reset = "none";
defparam \data_out[61]~I .oe_sync_reset = "none";
defparam \data_out[61]~I .input_power_up = "low";
defparam \data_out[61]~I .output_power_up = "low";
defparam \data_out[61]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_G2
stratix_io \data_out[62]~I (
	.datain(\data_out[62]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[62]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[62]~I .operation_mode = "output";
defparam \data_out[62]~I .ddio_mode = "none";
defparam \data_out[62]~I .input_register_mode = "none";
defparam \data_out[62]~I .output_register_mode = "none";
defparam \data_out[62]~I .oe_register_mode = "none";
defparam \data_out[62]~I .input_async_reset = "none";
defparam \data_out[62]~I .output_async_reset = "none";
defparam \data_out[62]~I .oe_async_reset = "none";
defparam \data_out[62]~I .input_sync_reset = "none";
defparam \data_out[62]~I .output_sync_reset = "none";
defparam \data_out[62]~I .oe_sync_reset = "none";
defparam \data_out[62]~I .input_power_up = "low";
defparam \data_out[62]~I .output_power_up = "low";
defparam \data_out[62]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J3
stratix_io \data_out[63]~I (
	.datain(\data_out[63]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(data_out[63]),
	.dqsundelayedout());
// synopsys translate_off
defparam \data_out[63]~I .operation_mode = "output";
defparam \data_out[63]~I .ddio_mode = "none";
defparam \data_out[63]~I .input_register_mode = "none";
defparam \data_out[63]~I .output_register_mode = "none";
defparam \data_out[63]~I .oe_register_mode = "none";
defparam \data_out[63]~I .input_async_reset = "none";
defparam \data_out[63]~I .output_async_reset = "none";
defparam \data_out[63]~I .oe_async_reset = "none";
defparam \data_out[63]~I .input_sync_reset = "none";
defparam \data_out[63]~I .output_sync_reset = "none";
defparam \data_out[63]~I .oe_sync_reset = "none";
defparam \data_out[63]~I .input_power_up = "low";
defparam \data_out[63]~I .output_power_up = "low";
defparam \data_out[63]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P10
stratix_io \done~I (
	.datain(\done~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(done),
	.dqsundelayedout());
// synopsys translate_off
defparam \done~I .operation_mode = "output";
defparam \done~I .ddio_mode = "none";
defparam \done~I .input_register_mode = "none";
defparam \done~I .output_register_mode = "none";
defparam \done~I .oe_register_mode = "none";
defparam \done~I .input_async_reset = "none";
defparam \done~I .output_async_reset = "none";
defparam \done~I .oe_async_reset = "none";
defparam \done~I .input_sync_reset = "none";
defparam \done~I .output_sync_reset = "none";
defparam \done~I .oe_sync_reset = "none";
defparam \done~I .input_power_up = "low";
defparam \done~I .output_power_up = "low";
defparam \done~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA8
stratix_io \state[0]~I (
	.datain(\state[0]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(state[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \state[0]~I .operation_mode = "output";
defparam \state[0]~I .ddio_mode = "none";
defparam \state[0]~I .input_register_mode = "none";
defparam \state[0]~I .output_register_mode = "none";
defparam \state[0]~I .oe_register_mode = "none";
defparam \state[0]~I .input_async_reset = "none";
defparam \state[0]~I .output_async_reset = "none";
defparam \state[0]~I .oe_async_reset = "none";
defparam \state[0]~I .input_sync_reset = "none";
defparam \state[0]~I .output_sync_reset = "none";
defparam \state[0]~I .oe_sync_reset = "none";
defparam \state[0]~I .input_power_up = "low";
defparam \state[0]~I .output_power_up = "low";
defparam \state[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y9
stratix_io \state[1]~I (
	.datain(\state[1]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(state[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \state[1]~I .operation_mode = "output";
defparam \state[1]~I .ddio_mode = "none";
defparam \state[1]~I .input_register_mode = "none";
defparam \state[1]~I .output_register_mode = "none";
defparam \state[1]~I .oe_register_mode = "none";
defparam \state[1]~I .input_async_reset = "none";
defparam \state[1]~I .output_async_reset = "none";
defparam \state[1]~I .oe_async_reset = "none";
defparam \state[1]~I .input_sync_reset = "none";
defparam \state[1]~I .output_sync_reset = "none";
defparam \state[1]~I .oe_sync_reset = "none";
defparam \state[1]~I .input_power_up = "low";
defparam \state[1]~I .output_power_up = "low";
defparam \state[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P8
stratix_io \state[2]~I (
	.datain(\state[2]~reg0 ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(state[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \state[2]~I .operation_mode = "output";
defparam \state[2]~I .ddio_mode = "none";
defparam \state[2]~I .input_register_mode = "none";
defparam \state[2]~I .output_register_mode = "none";
defparam \state[2]~I .oe_register_mode = "none";
defparam \state[2]~I .input_async_reset = "none";
defparam \state[2]~I .output_async_reset = "none";
defparam \state[2]~I .oe_async_reset = "none";
defparam \state[2]~I .input_sync_reset = "none";
defparam \state[2]~I .output_sync_reset = "none";
defparam \state[2]~I .oe_sync_reset = "none";
defparam \state[2]~I .input_power_up = "low";
defparam \state[2]~I .output_power_up = "low";
defparam \state[2]~I .oe_power_up = "low";
// synopsys translate_on

endmodule
