==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'DDR_TO_AXIS_READER_VGA64/ddr_to_axis_reader.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] DDR_TO_AXIS_READER_VGA64/ddr_to_axis_reader.cpp:41: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-811] Inferring bus burst read of length 512 on port 'base_ddr_addr' (DDR_TO_AXIS_READER_VGA64/ddr_to_axis_reader.cpp:40:3).
@I [HLS-111] Elapsed time: 14.913 seconds; current memory usage: 88.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'ddr_to_axis_reader' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'memcpy.buffer.base_ddr_addr'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Loop 1.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.067 seconds; current memory usage: 90.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@W [BIND-102] The specified resource core for memory 'buffer' will be ignored if a simpler one can be used.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.053 seconds; current memory usage: 90.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/outStream_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/base_ddr_addr' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_index_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_count' to 'ap_none'.
@W [RTGEN-101] Port 'frame_count' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_count_equals' to 'ap_none'.
@W [RTGEN-101] Port 'frame_count_equals' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting interface mode on function 'ddr_to_axis_reader' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'frame_count_inner' is power-on initialization.
@W [RTGEN-101] Register 'index_old' is power-on initialization.
@W [RTGEN-101] Register 'frame_count_equals_inner' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'ddr_to_axis_reader'.
@I [HLS-111] Elapsed time: 0.135 seconds; current memory usage: 90.4 MB.
@I [RTMG-278] Implementing memory 'ddr_to_axis_reader_buffer_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'ddr_to_axis_reader'.
@I [WVHDL-304] Generating RTL VHDL for 'ddr_to_axis_reader'.
@I [WVLOG-307] Generating RTL Verilog for 'ddr_to_axis_reader'.
@I [HLS-112] Total elapsed time: 15.856 seconds; peak memory usage: 90.4 MB.
