{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707314871828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 22:07:51 2024 " "Processing started: Wed Feb 07 22:07:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707314871830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda top_fpga --simulation=on --tool=modelsim --format=verilog " "Command: quartus_eda top_fpga --simulation=on --tool=modelsim --format=verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707314871844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_85c_slow.vo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_85c_slow.vo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707314873612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_0c_slow.vo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_0c_slow.vo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707314874143 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_min_1200mv_0c_fast.vo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_min_1200mv_0c_fast.vo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707314874680 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga.vo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga.vo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707314875213 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_85c_v_slow.sdo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_85c_v_slow.sdo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707314875684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_0c_v_slow.sdo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_0c_v_slow.sdo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707314876154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_min_1200mv_0c_v_fast.sdo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_min_1200mv_0c_v_fast.sdo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707314876620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_v.sdo D:/jichuang/CNN/quartus_prj/simulation/modelsim/ simulation " "Generated file top_fpga_v.sdo in folder \"D:/jichuang/CNN/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707314877093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707314877282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 07 22:07:57 2024 " "Processing ended: Wed Feb 07 22:07:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707314877282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707314877282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707314877282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707314877282 ""}
