Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 16:29:32 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_Test_wrapper_timing_summary_routed.rpt -pb I2C_Test_wrapper_timing_summary_routed.pb -rpx I2C_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  2           
HPDR-2     Warning   Port pin INOUT inconsistency      1           
TIMING-18  Warning   Missing input or output delay     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.673        0.000                      0                  332        0.115        0.000                      0                  332       41.160        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.673        0.000                      0                  332        0.115        0.000                      0                  332       41.160        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.673ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 2.435ns (42.699%)  route 3.268ns (57.301%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.799 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.799    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_6
    SLICE_X10Y66         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.434    88.128    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y66         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/C
                         clock pessimism              0.270    88.399    
                         clock uncertainty           -0.035    88.363    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)        0.109    88.472    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 77.673    

Slack (MET) :             77.777ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.331ns (41.634%)  route 3.268ns (58.366%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.695 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.695    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_7
    SLICE_X10Y66         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.434    88.128    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y66         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/C
                         clock pessimism              0.270    88.399    
                         clock uncertainty           -0.035    88.363    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)        0.109    88.472    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 77.777    

Slack (MET) :             77.791ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.318ns (41.499%)  route 3.268ns (58.501%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.682 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.682    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_6
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.435    88.129    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/C
                         clock pessimism              0.270    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X10Y65         FDRE (Setup_fdre_C_D)        0.109    88.473    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                 77.791    

Slack (MET) :             77.799ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.310ns (41.415%)  route 3.268ns (58.585%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.674 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.674    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_4
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.435    88.129    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/C
                         clock pessimism              0.270    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X10Y65         FDRE (Setup_fdre_C_D)        0.109    88.473    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                 77.799    

Slack (MET) :             77.875ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.234ns (40.605%)  route 3.268ns (59.395%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.598 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.598    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_5
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.435    88.129    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
                         clock pessimism              0.270    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X10Y65         FDRE (Setup_fdre_C_D)        0.109    88.473    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 77.875    

Slack (MET) :             77.895ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 2.214ns (40.389%)  route 3.268ns (59.611%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.129 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.578 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.578    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_7
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.435    88.129    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/C
                         clock pessimism              0.270    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X10Y65         FDRE (Setup_fdre_C_D)        0.109    88.473    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 77.895    

Slack (MET) :             77.909ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.201ns (40.247%)  route 3.268ns (59.753%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.565 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.565    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_6
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.436    88.130    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/C
                         clock pessimism              0.270    88.401    
                         clock uncertainty           -0.035    88.365    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.109    88.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                 77.909    

Slack (MET) :             77.917ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 2.193ns (40.160%)  route 3.268ns (59.840%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.557 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.557    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_4
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.436    88.130    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/C
                         clock pessimism              0.270    88.401    
                         clock uncertainty           -0.035    88.365    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.109    88.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 77.917    

Slack (MET) :             77.993ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 2.117ns (39.315%)  route 3.268ns (60.685%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.481 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.481    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_5
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.436    88.130    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/C
                         clock pessimism              0.270    88.401    
                         clock uncertainty           -0.035    88.365    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.109    88.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                 77.993    

Slack (MET) :             78.013ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 2.097ns (39.089%)  route 3.268ns (60.911%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.553     5.097    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.423    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X11Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8/O
                         net (fo=2, routed)           0.643     7.190    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.314 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.402     7.716    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.840 f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=28, routed)          1.414     9.254    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.378 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.891 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.461 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.461    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_7
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.436    88.130    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/C
                         clock pessimism              0.270    88.401    
                         clock uncertainty           -0.035    88.365    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)        0.109    88.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                 78.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.555     1.459    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y70         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/Q
                         net (fo=2, routed)           0.063     1.663    I2C_Test_i/I2Cmod_0/U0/data_rx[3]
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.822     1.972    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.076     1.548    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.556     1.460    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y69          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[4]/Q
                         net (fo=1, routed)           0.110     1.711    I2C_Test_i/UART_TXmod_0/U0/i_TX_Byte[4]
    SLICE_X9Y68          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.824     1.974    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X9Y68          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.070     1.545    I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.559     1.463    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X13Y66         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/Q
                         net (fo=6, routed)           0.113     1.717    I2C_Test_i/I2Cmod_0/U0/D[5]
    SLICE_X15Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[5]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.071     1.548    I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.559     1.463    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X13Y66         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/Q
                         net (fo=6, routed)           0.114     1.718    I2C_Test_i/I2Cmod_0/U0/D[3]
    SLICE_X15Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.070     1.547    I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.559     1.463    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X13Y66         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[4]/Q
                         net (fo=6, routed)           0.113     1.717    I2C_Test_i/I2Cmod_0/U0/D[1]
    SLICE_X15Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.067     1.544    I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.760%)  route 0.121ns (46.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.556     1.460    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y69         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.121     1.722    I2C_Test_i/I2Cmod_0/U0/data_rx[2]
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.822     1.972    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/C
                         clock pessimism             -0.499     1.473    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.076     1.549    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.477%)  route 0.122ns (39.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.554     1.458    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  I2C_Test_i/I2Cmod_0/U0/count_reg[2]/Q
                         net (fo=7, routed)           0.122     1.720    I2C_Test_i/I2Cmod_0/U0/count[2]
    SLICE_X14Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  I2C_Test_i/I2Cmod_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    I2C_Test_i/I2Cmod_0/U0/count_0[0]
    SLICE_X14Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.820     1.970    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X14Y72         FDCE (Hold_fdce_C_D)         0.121     1.592    I2C_Test_i/I2Cmod_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.477%)  route 0.122ns (39.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.554     1.458    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/Q
                         net (fo=8, routed)           0.122     1.720    I2C_Test_i/I2Cmod_0/U0/stretch__0
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  I2C_Test_i/I2Cmod_0/U0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.765    I2C_Test_i/I2Cmod_0/U0/count_0[4]
    SLICE_X14Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.820     1.970    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[4]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X14Y72         FDCE (Hold_fdce_C_D)         0.121     1.592    I2C_Test_i/I2Cmod_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.087%)  route 0.124ns (39.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.554     1.458    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X15Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/Q
                         net (fo=8, routed)           0.124     1.722    I2C_Test_i/I2Cmod_0/U0/stretch__0
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  I2C_Test_i/I2Cmod_0/U0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    I2C_Test_i/I2Cmod_0/U0/count_0[3]
    SLICE_X14Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.820     1.970    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y72         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X14Y72         FDCE (Hold_fdce_C_D)         0.120     1.591    I2C_Test_i/I2Cmod_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.836%)  route 0.126ns (47.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.555     1.459    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y70         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.126     1.726    I2C_Test_i/I2Cmod_0/U0/data_rx[1]
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.822     1.972    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y70         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X12Y70         FDCE (Hold_fdce_C_D)         0.076     1.548    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X15Y67   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X12Y69   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X13Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y68   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.101ns  (logic 4.605ns (50.601%)  route 4.496ns (49.399%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.545     5.089    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y69         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.823     6.390    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X14Y69         LUT4 (Prop_lut4_I3_O)        0.295     6.685 r  I2C_Test_i/I2Cmod_0/U0/SDA_INST_0_i_1/O
                         net (fo=1, routed)           0.275     6.960    I2C_Test_i/I2Cmod_0/U0/SDA_INST_0_i_1_n_0
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.116     7.076 r  I2C_Test_i/I2Cmod_0/U0/SDA_INST_0/O
                         net (fo=9, routed)           3.397    10.473    SDA_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.716    14.189 r  SDA_OBUF_inst/O
                         net (fo=0)                   0.000    14.189    SDA
    M3                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.043ns (57.327%)  route 3.009ns (42.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         1.548     5.092    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X8Y67          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           3.009     8.619    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.144 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.144    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.390ns (58.909%)  route 0.969ns (41.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.558     1.462    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X8Y67          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.969     2.595    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.821 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.821    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.486ns (51.009%)  route 1.427ns (48.991%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=182, routed)         0.557     1.461    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y68         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.241     1.866    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.043     1.909 r  I2C_Test_i/I2Cmod_0/U0/SDA_INST_0/O
                         net (fo=9, routed)           1.186     3.095    SDA_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.279     4.374 r  SDA_OBUF_inst/O
                         net (fo=0)                   0.000     4.374    SDA
    M3                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





