
---------- Begin Simulation Statistics ----------
final_tick                                81675039500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93925                       # Simulator instruction rate (inst/s)
host_mem_usage                                 650988                       # Number of bytes of host memory used
host_op_rate                                    95160                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1064.68                       # Real time elapsed on the host
host_tick_rate                               76712886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101315146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081675                       # Number of seconds simulated
sim_ticks                                 81675039500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101315146                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.633501                       # CPI: cycles per instruction
system.cpu.discardedOps                        415403                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32522777                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.612182                       # IPC: instructions per cycle
system.cpu.numCycles                        163350079                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41355305     40.82%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::MemRead               47143133     46.53%     87.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12816457     12.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315146                       # Class of committed instruction
system.cpu.tickCycles                       130827302                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       110406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        237415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          416                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       744895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1490549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            424                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 5468009                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4426745                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            158679                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2790257                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2785792                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.839979                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  121264                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                461                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              220                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57634498                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57634498                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57672675                       # number of overall hits
system.cpu.dcache.overall_hits::total        57672675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       761695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         761695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       815092                       # number of overall misses
system.cpu.dcache.overall_misses::total        815092                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21215222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21215222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21215222500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21215222500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58396193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58396193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58487767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58487767                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013936                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27852.647713                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27852.647713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26028.009722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26028.009722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       671993                       # number of writebacks
system.cpu.dcache.writebacks::total            671993                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        39771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39771                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39771                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       721924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       721924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       744744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744744                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17529022500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17529022500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19501640500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19501640500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012363                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012733                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012733                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24280.980408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24280.980408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26185.696696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26185.696696                       # average overall mshr miss latency
system.cpu.dcache.replacements                 744233                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45169740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45169740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       419054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        419054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7169307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7169307500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45588794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45588794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17108.314203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17108.314203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       412434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       412434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6351129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6351129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15399.140226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15399.140226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12464758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12464758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       342641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       342641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14045915000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14045915000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026753                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026753                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40993.094814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40993.094814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       309490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       309490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11177893500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11177893500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36117.139488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36117.139488                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        38177                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         38177                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        53397                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        53397                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.583102                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.583102                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        22820                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        22820                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1972618000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1972618000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.249197                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.249197                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86442.506573                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86442.506573                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        90000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        90000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.483248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58417495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            744745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.439593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.483248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117720431                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117720431                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37066504                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           48254846                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          12327682                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     11940654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11940654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11940654                       # number of overall hits
system.cpu.icache.overall_hits::total        11940654                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          912                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            912                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          912                       # number of overall misses
system.cpu.icache.overall_misses::total           912                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50926000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50926000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50926000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50926000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11941566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11941566                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11941566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11941566                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55839.912281                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55839.912281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55839.912281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55839.912281                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          659                       # number of writebacks
system.cpu.icache.writebacks::total               659                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          912                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          912                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          912                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50014000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50014000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54839.912281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54839.912281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54839.912281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54839.912281                       # average overall mshr miss latency
system.cpu.icache.replacements                    659                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11940654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11940654                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          912                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           912                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50926000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50926000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11941566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11941566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55839.912281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55839.912281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          912                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          912                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54839.912281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54839.912281                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           247.938352                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11941566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13093.822368                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   247.938352                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23884044                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23884044                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  81675039500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101315146                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               618217                       # number of demand (read+write) hits
system.l2.demand_hits::total                   618615                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 398                       # number of overall hits
system.l2.overall_hits::.cpu.data              618217                       # number of overall hits
system.l2.overall_hits::total                  618615                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             126528                       # number of demand (read+write) misses
system.l2.demand_misses::total                 127042                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data            126528                       # number of overall misses
system.l2.overall_misses::total                127042                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11764689500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11809042000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44352500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11764689500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11809042000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           744745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               745657                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          744745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              745657                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.563596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.169894                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170376                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.563596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.169894                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170376                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86288.910506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92980.917267                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92953.842036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86288.910506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92980.917267                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92953.842036                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               75951                       # number of writebacks
system.l2.writebacks::total                     75951                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  18                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 18                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        126511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            127024                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       126511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           127024                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10498294000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10537442000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10498294000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10537442000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.562500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.169872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.562500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.169872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170352                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76311.890838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82983.250468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82956.307469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76311.890838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82983.250468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82956.307469                       # average overall mshr miss latency
system.l2.replacements                         110815                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       671993                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           671993                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       671993                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       671993                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          632                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              632                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          632                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          632                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            222006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                222006                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           87484                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87484                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8367713500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8367713500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        309490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            309490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.282671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.282671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95648.501440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95648.501440                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        87484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7492873500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7492873500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.282671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.282671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85648.501440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85648.501440                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44352500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44352500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.563596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.563596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86288.910506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86288.910506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39148000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39148000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.562500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.562500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76311.890838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76311.890838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        396211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            396211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        39044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           39044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3396976000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3396976000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       435255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        435255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87003.790595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87003.790595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        39027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        39027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3005420500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3005420500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77008.750352                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77008.750352                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15990.063874                       # Cycle average of tags in use
system.l2.tags.total_refs                     1490115                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    127199                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.714833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.669764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        62.687586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15875.706523                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12048263                       # Number of tag accesses
system.l2.tags.data_accesses                 12048263                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    151902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    252970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004409796500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9133                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9133                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              461128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142987                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      127024                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75951                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254048                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151902                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     52                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254048                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151902                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   89967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   90318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   36673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.809263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.240410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.861391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9113     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           18      0.20%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9133                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.628819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.597633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6510     71.28%     71.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.39%     71.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2309     25.28%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      0.49%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              216      2.37%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9133                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16259072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9721728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    199.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   81673332000                       # Total gap between requests
system.mem_ctrls.avgGap                     402381.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        65664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     16190080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9719744                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 803966.553331143456                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 198225554.577172845602                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 119005072.535042971373                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1026                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       253022                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       151902                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33458500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9929927250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1871631471000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32610.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39245.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12321308.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        65664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     16193408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16259072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        65664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9721728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9721728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          513                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       126511                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         127024                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        75951                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         75951                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       803967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    198266301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        199070268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       803967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       803967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    119029364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       119029364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    119029364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       803967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    198266301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       318099632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               253996                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              151871                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        16208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        15736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        15884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15994                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9488                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5200960750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1269980000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9963385750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20476.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39226.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              208822                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             119501                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        77543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   334.980076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   214.034584                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   354.145864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3736      4.82%      4.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        48588     62.66%     67.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5084      6.56%     74.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1795      2.31%     76.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1234      1.59%     77.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          721      0.93%     78.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1325      1.71%     80.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1163      1.50%     82.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13897     17.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        77543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16255744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9719744                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              199.029521                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              119.005073                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       280102200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       148874055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      914983860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     400102560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6446958960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17093794980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16968440640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42253257255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.333784                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43920784250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2727140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  35027115250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       273561960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       145401630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      898547580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     392664060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6446958960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  16390539240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17560656000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42108329430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.559340                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  45470258750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2727140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33477640750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75951                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34440                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87484                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39540                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       364439                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 364439                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25980800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25980800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            127024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  127024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              127024                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           880710500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1192132750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            436167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       747944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          659                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          107104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           309490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          309490                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       435255                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2483                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2233723                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2236206                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       201088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    181342464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              181543552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          110815                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9721728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           856472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 855629     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    842      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             856472                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81675039500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2090578500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2280499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1861870983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
