<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcsg324-1" LaunchTime="1686879857">
  <File Type="PWROPT-DCP" Name="top_module_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="top_module_power_routed.rpt"/>
  <File Type="PA-TCL" Name="top_module.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="top_module_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="top_module_reports.tcl"/>
  <File Type="BG-DRC" Name="top_module.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="top_module_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="top_module_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="top_module.hwdef"/>
  <File Type="OPT-DCP" Name="top_module_opt.dcp"/>
  <File Type="OPT-DRC" Name="top_module_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="top_module_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="top_module_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="top_module_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="top_module_placed.dcp"/>
  <File Type="PLACE-IO" Name="top_module_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="top_module_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="top_module_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_module_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="top_module_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="top_module_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_module_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="top_module_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_module_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="top_module_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="top_module_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="top_module_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="top_module.bit"/>
  <File Type="PHYSOPT-TIMING" Name="top_module_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_module_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="top_module_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_module_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="top_module_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="top_module_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="top_module.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="top_module_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="top_module.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_module_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="top_module.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_module_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="top_module.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_module_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="top_module_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="top_module_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_module_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_module_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="top_module_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_module_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="top_module_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="top_module.vdi"/>
  <File Type="ROUTE-CLK" Name="top_module_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_module_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_module_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="top_module_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="top_module_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="top_module_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="top_module.nky"/>
  <File Type="BITSTR-BMM" Name="top_module_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="top_module.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="top_module.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="top_module.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/char_fifo/char_fifo.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/ip/char_fifo/char_fifo.xci"/>
        <Attr Name="ImportTime" Val="1686286012"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_core/clk_core.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/ip/clk_core/clk_core.xci"/>
        <Attr Name="ImportTime" Val="1686286014"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/Abs.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Verilog/Abs.v"/>
        <Attr Name="ImportTime" Val="1683972967"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/VGA_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/new/VGA_top.v"/>
        <Attr Name="ImportTime" Val="1686288796"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/bt_uart.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/bt_uart.v"/>
        <Attr Name="ImportTime" Val="1686284758"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/clk_div.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/clk_div.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/clk_divide128.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/pendulum/pendulum.srcs/sources_1/new/clk_divide128.v"/>
        <Attr Name="ImportTime" Val="1686141020"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Verilog/clk_division.v"/>
        <Attr Name="ImportTime" Val="1648131985"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/clk_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/clk_gen.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/cmd_parse.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/cmd_parse.v"/>
        <Attr Name="ImportTime" Val="1686284758"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/debouncer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/debouncer.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/divide_clk.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/pendulum/pendulum.srcs/sources_1/new/divide_clk.v"/>
        <Attr Name="ImportTime" Val="1686139886"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/fsm_drp.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Verilog/fsm_drp.v"/>
        <Attr Name="ImportTime" Val="1685626864"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/hex_to_bcd.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Verilog/hex_to_bcd.v"/>
        <Attr Name="ImportTime" Val="1656089732"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/lb_ctl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/lb_ctl.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/led.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Verilog/led.v"/>
        <Attr Name="ImportTime" Val="1648006642"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/meta_harden.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/meta_harden.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/pendulum/pendulum.srcs/sources_1/new/pendulum.v"/>
        <Attr Name="ImportTime" Val="1686406963"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pid_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/pendulum/pendulum.srcs/sources_1/new/pid_top.v"/>
        <Attr Name="ImportTime" Val="1686406963"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/pendulum/pendulum.srcs/sources_1/new/pwm.v"/>
        <Attr Name="ImportTime" Val="1686408167"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/reset_bridge.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/reset_bridge.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/resp_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/resp_gen.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/rst_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/rst_gen.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/seg7decimal.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/seg7decimal.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/seg_selection.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Verilog/seg_selection.v"/>
        <Attr Name="ImportTime" Val="1648006674"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/switch_convert_16_to_42.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Verilog/switch_convert_16_to_42.v"/>
        <Attr Name="ImportTime" Val="1656767818"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/to_bcd.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/to_bcd.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/uart_baud_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/uart_baud_gen.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/uart_rx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/uart_rx.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/uart_rx_ctl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/uart_rx_ctl.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/uart_tx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/uart_tx.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/uart_tx_ctl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/imports/new/uart_tx_ctl.v"/>
        <Attr Name="ImportTime" Val="1479194718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_640_480.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/new/vga_640_480.v"/>
        <Attr Name="ImportTime" Val="1685855894"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_dis_num.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/PID_VGA_2.0/PID_VGA_2.0.srcs/sources_1/new/vga_dis_num.v"/>
        <Attr Name="ImportTime" Val="1686237272"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Verilog/top_module.v"/>
        <Attr Name="ImportTime" Val="1686407457"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/digitalBIGHW/daolibai.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Documents/WeChat Files/wxid_p0o17fpz34pq11/FileStorage/File/2023-06/digitalBIGHW/digitalBIGHW/daolibai.coe"/>
        <Attr Name="ImportTime" Val="1686146496"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top_module"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Constraints/fsm_xadc.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Huang Xianmin/Desktop/数字系统/xadc_release/Design sources/Constraints/fsm_xadc.xdc"/>
        <Attr Name="ImportTime" Val="1686280055"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/Constraints/fsm_xadc.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Adder"/>
  <BlockFileSet Type="BlockSrcs" Name="rom_title"/>
  <BlockFileSet Type="BlockSrcs" Name="Multiplier"/>
  <BlockFileSet Type="BlockSrcs" Name="xadc_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ila_0"/>
</GenRun>
