\appendix
\section{Código VHDL}

\subsection{\texttt{ALU}}
\lstinputlisting[language=VHDL]{vhdl/ALU.vhdl}

\pagebreak

\subsection{\textit{Branch Target Buffer}}
\lstinputlisting[language=VHDL]{vhdl/BTB.vhdl}

\pagebreak

\subsection{Verifica Condição}
\lstinputlisting[language=VHDL]{vhdl/CheckCond.vhdl}

\pagebreak

\subsection{\texttt{ID}}
\lstinputlisting[language=VHDL]{vhdl/ID.vhdl}

\pagebreak

\subsection{Memória de Programa}
\lstinputlisting[language=VHDL]{vhdl/IR.vhdl}

\pagebreak

\subsection{Selector de \textit{forwarding}}
\lstinputlisting[language=VHDL]{vhdl/forward_selector.vhdl}

\pagebreak

\subsection{\texttt{RAM}}
\lstinputlisting[language=VHDL]{vhdl/ram.vhdl}

\pagebreak

\subsection{\textit{Register File}}
\lstinputlisting[language=VHDL]{vhdl/register_file.vhdl}

\pagebreak

\subsection{\textmu RISC}
\lstinputlisting[language=VHDL]{vhdl/uRisc.vhdl}
