

================================================================
== Vitis HLS Report for 'matrixa'
================================================================
* Date:           Sat Nov  2 12:31:35 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matrixa
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.877 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1_loop2  |       10|       10|         3|          1|          1|     9|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     88|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     18|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|     31|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     31|    178|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+---+----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------+--------------+---------+----+---+----+-----+
    |mux_21_8_1_1_U1  |mux_21_8_1_1  |        0|   0|  0|   9|    0|
    |mux_21_8_1_1_U2  |mux_21_8_1_1  |        0|   0|  0|   9|    0|
    +-----------------+--------------+---------+----+---+----+-----+
    |Total            |              |        0|   0|  0|  18|    0|
    +-----------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_305_p2    |         +|   0|  0|   7|           4|           4|
    |add_ln10_fu_280_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln5_1_fu_165_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln5_fu_177_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln7_fu_233_p2       |         +|   0|  0|  10|           2|           1|
    |sub_ln10_fu_296_p2      |         -|   0|  0|   7|           4|           4|
    |ap_condition_127        |       and|   0|  0|   2|           1|           1|
    |icmp_ln5_fu_159_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln7_fu_183_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln5_1_fu_197_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln5_fu_189_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  88|          35|          32|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |i_fu_68                               |   9|          2|    2|          4|
    |indvar_flatten_fu_72                  |   9|          2|    4|          8|
    |j_fu_64                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   18|         36|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |add_ln10_reg_382                    |  9|   0|    9|          0|
    |ap_CS_fsm                           |  1|   0|    1|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |  1|   0|    1|          0|
    |i_fu_68                             |  2|   0|    2|          0|
    |indvar_flatten_fu_72                |  4|   0|    4|          0|
    |j_fu_64                             |  2|   0|    2|          0|
    |select_ln5_1_reg_350                |  2|   0|    2|          0|
    |select_ln5_1_reg_350_pp0_iter1_reg  |  2|   0|    2|          0|
    |select_ln5_reg_345                  |  2|   0|    2|          0|
    |select_ln5_reg_345_pp0_iter1_reg    |  2|   0|    2|          0|
    |tmp_4_reg_376                       |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 31|   0|   31|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|       matrixa|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|       matrixa|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|       matrixa|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|       matrixa|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|       matrixa|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|       matrixa|  return value|
|a_0_address0     |  out|    3|   ap_memory|           a_0|         array|
|a_0_ce0          |  out|    1|   ap_memory|           a_0|         array|
|a_0_q0           |   in|    8|   ap_memory|           a_0|         array|
|a_1_address0     |  out|    3|   ap_memory|           a_1|         array|
|a_1_ce0          |  out|    1|   ap_memory|           a_1|         array|
|a_1_q0           |   in|    8|   ap_memory|           a_1|         array|
|b_0_address0     |  out|    3|   ap_memory|           b_0|         array|
|b_0_ce0          |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0           |   in|    8|   ap_memory|           b_0|         array|
|b_1_address0     |  out|    3|   ap_memory|           b_1|         array|
|b_1_ce0          |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0           |   in|    8|   ap_memory|           b_1|         array|
|result_address0  |  out|    4|   ap_memory|        result|         array|
|result_ce0       |  out|    1|   ap_memory|        result|         array|
|result_we0       |  out|    1|   ap_memory|        result|         array|
|result_d0        |  out|   32|   ap_memory|        result|         array|
+-----------------+-----+-----+------------+--------------+--------------+

