Timing Analyzer report for top
Tue Mar 26 14:05:38 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Setup: 'clk_50'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Hold: 'clk_50'
 22. Slow 1200mV 85C Model Hold: 'n/a'
 23. Slow 1200mV 85C Model Recovery: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 24. Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 27. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 37. Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'n/a'
 39. Slow 1200mV 0C Model Setup: 'clk_50'
 40. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Hold: 'clk_50'
 45. Slow 1200mV 0C Model Hold: 'n/a'
 46. Slow 1200mV 0C Model Recovery: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 47. Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 50. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 59. Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'n/a'
 61. Fast 1200mV 0C Model Setup: 'clk_50'
 62. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 63. Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 64. Fast 1200mV 0C Model Hold: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Hold: 'clk_50'
 67. Fast 1200mV 0C Model Hold: 'n/a'
 68. Fast 1200mV 0C Model Recovery: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 69. Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 70. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'
 72. Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX15BF14C6                                          ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.58        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.8%      ;
;     Processor 3            ;  12.0%      ;
;     Processor 4            ;   8.1%      ;
;     Processors 5-10        ;   3.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                           ;
+---------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                       ; Status ; Read at                  ;
+---------------------------------------------------------------------+--------+--------------------------+
; ethernet_sys/synthesis/submodules/altera_reset_controller.sdc       ; OK     ; Tue Mar 26 14:05:32 2024 ;
; ethernet_sys/synthesis/submodules/ethernet_sys_nios2_gen2_0_cpu.sdc ; OK     ; Tue Mar 26 14:05:32 2024 ;
; ethernet_sys/synthesis/submodules/altera_eth_tse_pcs_pma_gxb.sdc    ; OK     ; Tue Mar 26 14:05:33 2024 ;
; ethernet_sys/synthesis/submodules/altera_eth_tse_mac.sdc            ; OK     ; Tue Mar 26 14:05:33 2024 ;
; SDC1.sdc                                                            ; OK     ; Tue Mar 26 14:05:33 2024 ;
+---------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                                                 ; Source                                                                                                                                                                  ; Targets                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                                                                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                        ;                                                                                                                                                                         ; { altera_reserved_tck }                                                                                                                                                    ;
; clk_50                                                                                                                                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                        ;                                                                                                                                                                         ; { clk_b7_se }                                                                                                                                                              ;
; clk_125                                                                                                                                                                ; Base      ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                        ;                                                                                                                                                                         ; { refclk_125_p }                                                                                                                                                           ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                            ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_50                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|inclk[0]                                                                                                                                           ; { u0|altpll_0|sd1|pll7|clk[0] }                                                                                                                                            ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 1.600   ; 625.0 MHz ; 0.000 ; 0.800  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; clk_125                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|inclk[0] ; { u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[0] }  ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_125                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|inclk[0] ; { u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1] }  ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 8.000   ; 125.0 MHz ; 0.000 ; 1.600  ; 20.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_125                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|inclk[0] ; { u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[2] }  ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 1.600   ; 625.0 MHz ; 0.000 ; 0.800  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; clk_125                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|inclk[0] ; { u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk } ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pma0|clockout            ; Generated ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk  ; { u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pma0|clockout }            ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout             ; Generated ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|localrefclk         ; { u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout }             ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout           ; Generated ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1]   ; { u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout }           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 77.5 MHz   ; 77.5 MHz        ; altera_reserved_tck                                                                                                                                        ;                                                               ;
; 121.04 MHz ; 121.04 MHz      ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ;                                                               ;
; 162.07 MHz ; 162.07 MHz      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ;                                                               ;
; 449.84 MHz ; 250.0 MHz       ; clk_50                                                                                                                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 1.738  ; 0.000         ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 1.830  ; 0.000         ;
; n/a                                                                                                                                                        ; 14.820 ; 0.000         ;
; clk_50                                                                                                                                                     ; 17.777 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 43.548 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 0.230 ; 0.000         ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.296 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 0.355 ; 0.000         ;
; clk_50                                                                                                                                                     ; 0.355 ; 0.000         ;
; n/a                                                                                                                                                        ; 3.773 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 4.805  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 6.176  ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 48.181 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.882 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 1.018 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 1.030 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout   ; 3.726  ; 0.000         ;
; clk_125                                                                                                                                                      ; 3.976  ; 0.000         ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout ; 4.000  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ; 4.715  ; 0.000         ;
; clk_50                                                                                                                                                       ; 9.714  ; 0.000         ;
; altera_reserved_tck                                                                                                                                          ; 49.604 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.738 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.185      ;
; 1.842 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.081      ;
; 1.847 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.076      ;
; 1.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.046      ;
; 1.881 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.042      ;
; 1.970 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.953      ;
; 1.981 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.942      ;
; 1.990 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.934      ;
; 2.003 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.920      ;
; 2.035 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.888      ;
; 2.067 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.857      ;
; 2.070 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.853      ;
; 2.073 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.851      ;
; 2.136 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.771      ;
; 2.151 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.772      ;
; 2.167 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[2]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.761      ;
; 2.171 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.753      ;
; 2.173 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[2]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 7.774      ;
; 2.176 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.748      ;
; 2.186 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[1]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.742      ;
; 2.187 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[1]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.736      ;
; 2.198 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_gen_which_resides_within_ethernet_sys_sgdma_1:the_byteenable_gen_which_resides_within_ethernet_sys_sgdma_1|thirty_two_bit_byteenable_FSM_which_resides_within_ethernet_sys_sgdma_1:the_thirty_two_bit_byteenable_FSM|state_bit ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.730      ;
; 2.206 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.718      ;
; 2.210 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.714      ;
; 2.213 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[38]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.710      ;
; 2.223 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_enable                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.705      ;
; 2.240 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.667      ;
; 2.243 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[8]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.680      ;
; 2.245 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.662      ;
; 2.260 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.646      ;
; 2.275 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[4]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.648      ;
; 2.275 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.632      ;
; 2.279 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.628      ;
; 2.281 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[39]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.642      ;
; 2.299 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.625      ;
; 2.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.595      ;
; 2.310 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.614      ;
; 2.317 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.311     ; 7.367      ;
; 2.317 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.311     ; 7.367      ;
; 2.319 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.606      ;
; 2.327 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_enable                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 7.620      ;
; 2.332 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.592      ;
; 2.332 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[3]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.591      ;
; 2.334 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[47]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.590      ;
; 2.336 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.349      ;
; 2.336 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.349      ;
; 2.336 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.349      ;
; 2.336 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.349      ;
; 2.336 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.349      ;
; 2.336 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.349      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[8]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[1]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[2]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[3]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[4]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[5]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[6]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[7]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[10]                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.347 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 7.338      ;
; 2.351 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[6]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.572      ;
; 2.353 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.553      ;
; 2.359 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.545      ;
; 2.361 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[42]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.563      ;
; 2.364 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.542      ;
; 2.368 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.539      ;
; 2.369 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.537      ;
; 2.371 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.533      ;
; 2.373 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.551      ;
; 2.376 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.528      ;
; 2.379 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.528      ;
; 2.388 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 7.520      ;
; 2.397 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 7.508      ;
; 2.399 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.525      ;
; 2.399 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.507      ;
; 2.401 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.506      ;
; 2.403 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.503      ;
; 2.411 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.514      ;
; 2.420 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[0]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.508      ;
; 2.426 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[5]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.497      ;
; 2.427 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[40]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.497      ;
; 2.433 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[1]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 7.514      ;
; 2.442 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.465      ;
; 2.457 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.447      ;
; 2.457 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.449      ;
; 2.462 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.444      ;
; 2.468 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.439      ;
; 2.475 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.429      ;
; 2.477 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_gen_which_resides_within_ethernet_sys_sgdma_1:the_byteenable_gen_which_resides_within_ethernet_sys_sgdma_1|thirty_two_bit_byteenable_FSM_which_resides_within_ethernet_sys_sgdma_1:the_thirty_two_bit_byteenable_FSM|state_bit ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 7.470      ;
; 2.480 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.444      ;
; 2.480 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.424      ;
; 2.480 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 7.428      ;
; 2.488 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a6~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.235      ; 7.775      ;
; 2.492 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.414      ;
; 2.492 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.414      ;
; 2.494 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 7.414      ;
; 2.496 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a6~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.230      ; 7.762      ;
; 2.496 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.410      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 6.080      ;
; 2.038 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.872      ;
; 2.063 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.847      ;
; 2.098 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.833      ;
; 2.100 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.831      ;
; 2.101 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.830      ;
; 2.104 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.806      ;
; 2.140 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 5.769      ;
; 2.170 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.740      ;
; 2.230 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.680      ;
; 2.232 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.678      ;
; 2.258 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.089     ; 5.648      ;
; 2.271 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.639      ;
; 2.312 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.598      ;
; 2.318 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 5.603      ;
; 2.331 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.600      ;
; 2.333 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.598      ;
; 2.334 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.597      ;
; 2.334 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 5.575      ;
; 2.336 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 5.573      ;
; 2.362 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.090     ; 5.543      ;
; 2.372 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.559      ;
; 2.374 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.557      ;
; 2.375 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.556      ;
; 2.378 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.532      ;
; 2.391 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.092     ; 5.512      ;
; 2.434 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 5.475      ;
; 2.436 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.093     ; 5.466      ;
; 2.438 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.493      ;
; 2.440 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.491      ;
; 2.441 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.490      ;
; 2.463 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.447      ;
; 2.465 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.445      ;
; 2.491 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.089     ; 5.415      ;
; 2.504 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.406      ;
; 2.506 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.404      ;
; 2.512 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.398      ;
; 2.528 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.382      ;
; 2.532 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.089     ; 5.374      ;
; 2.567 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.092     ; 5.336      ;
; 2.570 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.340      ;
; 2.572 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.338      ;
; 2.580 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 5.341      ;
; 2.586 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.356      ;
; 2.588 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.354      ;
; 2.589 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.353      ;
; 2.592 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 5.329      ;
; 2.598 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.089     ; 5.308      ;
; 2.606 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 5.315      ;
; 2.612 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.093     ; 5.290      ;
; 2.618 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 5.303      ;
; 2.628 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_RX_INVAL  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 5.300      ;
; 2.637 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.273      ;
; 2.640 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.093     ; 5.262      ;
; 2.680 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 5.250      ;
; 2.682 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 5.248      ;
; 2.682 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 5.248      ;
; 2.698 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 5.231      ;
; 2.720 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.190      ;
; 2.722 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.188      ;
; 2.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg2            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.173      ;
; 2.741 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 5.168      ;
; 2.748 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.089     ; 5.158      ;
; 2.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg1            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.147      ;
; 2.764 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.167      ;
; 2.765 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[3]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 5.164      ;
; 2.780 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.151      ;
; 2.782 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.149      ;
; 2.783 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 5.148      ;
; 2.802 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 5.126      ;
; 2.816 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.093     ; 5.086      ;
; 2.826 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.116      ;
; 2.828 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.114      ;
; 2.828 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.114      ;
; 2.841 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|wire_receive_pcs0_runningdisp[0]           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_carrierdetect                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.201      ; 5.355      ;
; 2.849 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[3]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.092     ; 5.054      ;
; 2.852 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.090      ;
; 2.853 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_START ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.057      ;
; 2.854 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.088      ;
; 2.854 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 5.088      ;
; 2.867 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg1            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 5.042      ;
; 2.870 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 5.040      ;
; 2.887 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 5.030      ;
; 2.890 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.063     ; 5.042      ;
; 2.891 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.076     ; 5.028      ;
; 2.904 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 5.021      ;
; 2.905 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.063     ; 5.027      ;
; 2.908 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 5.013      ;
; 2.910 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 5.011      ;
; 2.911 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.085     ; 4.999      ;
; 2.913 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 5.004      ;
; 2.916 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[3]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 5.013      ;
; 2.927 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[6]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 5.002      ;
; 2.931 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 4.998      ;
; 2.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 4.996      ;
; 2.947 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 4.974      ;
; 2.949 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 4.972      ;
; 2.950 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.064     ; 4.981      ;
; 2.951 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[6]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.093     ; 4.951      ;
; 2.957 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_START ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 4.952      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.820 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -3.614     ; 1.566      ;
; 14.820 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -3.614     ; 1.566      ;
; 15.499 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -3.628     ; 0.873      ;
; 15.499 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -3.628     ; 0.873      ;
; 15.549 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; n/a         ; 20.000       ; -3.553     ; 0.898      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                               ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 17.777 ; cntr[0]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 2.153      ;
; 17.778 ; cntr[1]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 2.152      ;
; 17.788 ; cntr[2]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 2.142      ;
; 17.893 ; cntr[3]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 2.037      ;
; 17.908 ; cntr[4]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 2.022      ;
; 18.008 ; cntr[5]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.922      ;
; 18.019 ; cntr[6]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.911      ;
; 18.088 ; cntr[2]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.842      ;
; 18.123 ; cntr[7]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.807      ;
; 18.135 ; cntr[8]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.795      ;
; 18.169 ; cntr[1]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.761      ;
; 18.171 ; cntr[0]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.759      ;
; 18.198 ; cntr[0]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.732      ;
; 18.199 ; cntr[1]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.731      ;
; 18.204 ; cntr[2]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.726      ;
; 18.208 ; cntr[4]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.722      ;
; 18.210 ; cntr[2]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.720      ;
; 18.241 ; cntr[9]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.689      ;
; 18.285 ; cntr[3]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.645      ;
; 18.285 ; cntr[1]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.645      ;
; 18.287 ; cntr[0]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.643      ;
; 18.314 ; cntr[0]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.616      ;
; 18.314 ; cntr[3]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.616      ;
; 18.315 ; cntr[1]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.615      ;
; 18.319 ; cntr[6]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.611      ;
; 18.320 ; cntr[2]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.610      ;
; 18.324 ; cntr[4]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.606      ;
; 18.326 ; cntr[2]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.604      ;
; 18.330 ; cntr[4]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.600      ;
; 18.401 ; cntr[3]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.529      ;
; 18.401 ; cntr[1]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.529      ;
; 18.403 ; cntr[5]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.527      ;
; 18.403 ; cntr[0]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.527      ;
; 18.429 ; cntr[5]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.501      ;
; 18.430 ; cntr[0]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.500      ;
; 18.430 ; cntr[3]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.500      ;
; 18.431 ; cntr[1]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.499      ;
; 18.435 ; cntr[8]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.495      ;
; 18.435 ; cntr[6]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.495      ;
; 18.436 ; cntr[2]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.494      ;
; 18.440 ; cntr[4]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.490      ;
; 18.441 ; cntr[6]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.489      ;
; 18.442 ; cntr[2]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.488      ;
; 18.446 ; cntr[4]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.484      ;
; 18.517 ; cntr[3]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.413      ;
; 18.517 ; cntr[1]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.413      ;
; 18.518 ; cntr[7]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.412      ;
; 18.519 ; cntr[5]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.411      ;
; 18.519 ; cntr[0]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.411      ;
; 18.544 ; cntr[7]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.386      ;
; 18.545 ; cntr[5]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.385      ;
; 18.546 ; cntr[0]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.384      ;
; 18.546 ; cntr[3]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.384      ;
; 18.547 ; cntr[1]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.383      ;
; 18.811 ; cntr[10]  ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.811 ; cntr[10]  ; cntr[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.119      ;
; 18.910 ; cntr[10]  ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 1.020      ;
; 18.946 ; cntr[9]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.984      ;
; 18.947 ; cntr[1]   ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.983      ;
; 18.947 ; cntr[3]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.983      ;
; 18.950 ; cntr[7]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.980      ;
; 18.951 ; cntr[5]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.979      ;
; 18.951 ; cntr[0]   ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.979      ;
; 18.971 ; cntr[8]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.959      ;
; 18.971 ; cntr[6]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.959      ;
; 18.972 ; cntr[2]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.958      ;
; 18.975 ; cntr[4]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.955      ;
; 19.271 ; cntr[0]   ; cntr[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 0.659      ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 6.521      ;
; 43.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 6.306      ;
; 44.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 5.734      ;
; 44.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 5.712      ;
; 44.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 5.472      ;
; 44.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 5.285      ;
; 44.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 5.170      ;
; 44.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 5.093      ;
; 45.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 5.009      ;
; 45.167 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 4.913      ;
; 45.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 4.851      ;
; 45.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 4.826      ;
; 45.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 4.698      ;
; 45.635 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 4.438      ;
; 45.661 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 4.411      ;
; 45.908 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 4.170      ;
; 46.178 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.902      ;
; 46.226 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.848      ;
; 46.273 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.801      ;
; 46.289 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.787      ;
; 46.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 3.675      ;
; 46.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.579      ;
; 46.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.209      ;
; 46.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.172      ;
; 46.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 3.136      ;
; 46.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.101      ;
; 46.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.091      ;
; 47.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.842      ;
; 47.312 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.762      ;
; 47.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.593      ;
; 47.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.142      ;
; 48.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 1.910      ;
; 48.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 1.885      ;
; 48.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 1.821      ;
; 48.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 1.746      ;
; 48.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 1.714      ;
; 48.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 1.718      ;
; 49.243 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 0.835      ;
; 94.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.713      ;
; 94.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.710      ;
; 94.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.551      ;
; 94.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.518      ;
; 94.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.498      ;
; 94.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.495      ;
; 94.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.359      ;
; 94.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.359      ;
; 94.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.359      ;
; 94.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.359      ;
; 94.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.359      ;
; 94.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.359      ;
; 94.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.359      ;
; 94.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.336      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.271      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.251      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.251      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.251      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.251      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.251      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.251      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.251      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.251      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.152      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.140      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.140      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.140      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.140      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.140      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.140      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.140      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.119      ;
; 94.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.957      ;
; 94.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.950      ;
; 95.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.926      ;
; 95.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.923      ;
; 95.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.918      ;
; 95.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.925      ;
; 95.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.904      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.230 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.796      ;
; 0.264 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 0.848      ;
; 0.282 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.853      ;
; 0.282 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.853      ;
; 0.289 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[75]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.879      ;
; 0.289 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[77]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.879      ;
; 0.292 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[14]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.868      ;
; 0.293 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[78]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 0.885      ;
; 0.296 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[11]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.872      ;
; 0.297 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[192]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.886      ;
; 0.298 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[202]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.887      ;
; 0.300 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[203]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.890      ;
; 0.301 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.886      ;
; 0.302 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.873      ;
; 0.304 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[201]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.894      ;
; 0.305 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.871      ;
; 0.305 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_0|descriptor_write_writedata[17]                                                                                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_66b2:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.877      ;
; 0.306 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[207]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.882      ;
; 0.306 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.877      ;
; 0.308 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[71]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.897      ;
; 0.309 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.875      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.894      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[205]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.900      ;
; 0.311 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.882      ;
; 0.311 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.882      ;
; 0.314 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.885      ;
; 0.315 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.886      ;
; 0.316 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.887      ;
; 0.316 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[73]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.906      ;
; 0.318 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[203]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.893      ;
; 0.319 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.890      ;
; 0.319 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.886      ;
; 0.319 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.886      ;
; 0.319 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.886      ;
; 0.319 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.892      ;
; 0.320 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.888      ;
; 0.320 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[205]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.896      ;
; 0.320 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.891      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[11]                                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.892      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.889      ;
; 0.322 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.888      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[198]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.911      ;
; 0.323 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[68]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.912      ;
; 0.324 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.890      ;
; 0.325 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[199]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.914      ;
; 0.326 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.895      ;
; 0.327 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[200]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.903      ;
; 0.328 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.895      ;
; 0.329 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.895      ;
; 0.329 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.900      ;
; 0.330 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.901      ;
; 0.331 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.897      ;
; 0.333 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[200]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.922      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.904      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.902      ;
; 0.337 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[13]                                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.908      ;
; 0.338 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[14]                                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.909      ;
; 0.339 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.905      ;
; 0.342 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_control[9]                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_control[9]                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[196]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.931      ;
; 0.343 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.910      ;
; 0.344 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.915      ;
; 0.344 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[10]                                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.915      ;
; 0.345 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[67]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.934      ;
; 0.346 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.913      ;
; 0.346 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.912      ;
; 0.350 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.917      ;
; 0.353 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.924      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_control[9]                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.589      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[72]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.943      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_0:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_0|csr_irq                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_0:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_0|csr_irq                                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty  ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|sdone                                                                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|sdone                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.925      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[1]                                                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[1]                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[2]                                                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[2]                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rhold_reg[1]                                                                                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rhold_reg[1]                                                                                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit                                                                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|sdone                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|sdone                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|rinit                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|rinit                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|sdone                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|sdone                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|rinit                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|rinit                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|full_dff                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|full_dff                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|usedw_is_0_dff                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|usedw_is_0_dff                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_read:the_ethernet_sys_sgdma_0_m_read|remaining_transactions[15]                                                                                                                                                                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_read:the_ethernet_sys_sgdma_0_m_read|remaining_transactions[15]                                                                                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                                                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[13]                                                                                                                                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[13]                                                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.296 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.380      ; 0.863      ;
; 0.323 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.380      ; 0.890      ;
; 0.324 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.313      ; 0.824      ;
; 0.330 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a16~porta_address_reg0                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.375      ; 0.892      ;
; 0.332 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.380      ; 0.899      ;
; 0.338 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a8~porta_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.375      ; 0.900      ;
; 0.341 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a8~porta_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.375      ; 0.903      ;
; 0.343 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a8~porta_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.375      ; 0.905      ;
; 0.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.580      ;
; 0.346 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a8~porta_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.375      ; 0.908      ;
; 0.354 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.380      ; 0.921      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[2]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[2]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[1]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[1]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[0]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[0]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[2]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[2]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.080      ; 0.592      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.590      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length_invalid                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length_invalid                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.590      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[3]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[3]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[1]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[1]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[4]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[4]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~portb_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.317      ; 0.859      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[0]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[0]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_s_reg                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_s_reg                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[1]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[1]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_p_lgth_inf_46_reg[1]                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_p_lgth_inf_46_reg[1]                                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_inc                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_inc                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched_temp                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched_temp                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_IDLE_D                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_IDLE_D                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[1]                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[1]                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[0]                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[0]                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[0]                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[0]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[1]                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[1]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_END_EXTEND2                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_END_EXTEND2                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|rx_even_sync_done                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|rx_even_sync_done                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.080      ; 0.593      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]                                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.591      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.591      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.591      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.591      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s                                                                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err_reg                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err_reg                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_NO_AN_LINK                                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_NO_AN_LINK                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatainserted_reg1                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatainserted                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_status                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_status                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.079      ; 0.593      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.077      ; 0.591      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.078      ; 0.592      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.580      ;
; 0.359 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.580      ;
; 0.369 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.591      ;
; 0.369 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.591      ;
; 0.369 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.591      ;
; 0.369 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.591      ;
; 0.369 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.591      ;
; 0.369 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.591      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.591      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.593      ;
; 0.371 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.594      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.594      ;
; 0.372 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.595      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.595      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.595      ;
; 0.374 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.595      ;
; 0.374 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.595      ;
; 0.375 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.375 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                               ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.355 ; cntr[10]  ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.577      ;
; 0.358 ; cntr[0]   ; cntr[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.580      ;
; 0.553 ; cntr[4]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.775      ;
; 0.553 ; cntr[2]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.775      ;
; 0.554 ; cntr[9]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.776      ;
; 0.554 ; cntr[8]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.776      ;
; 0.554 ; cntr[6]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.776      ;
; 0.554 ; cntr[3]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.776      ;
; 0.556 ; cntr[7]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.778      ;
; 0.556 ; cntr[5]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.778      ;
; 0.563 ; cntr[0]   ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.785      ;
; 0.567 ; cntr[1]   ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 0.789      ;
; 0.827 ; cntr[2]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.049      ;
; 0.828 ; cntr[8]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.050      ;
; 0.828 ; cntr[6]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.050      ;
; 0.828 ; cntr[4]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.050      ;
; 0.841 ; cntr[1]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.063      ;
; 0.841 ; cntr[0]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.063      ;
; 0.842 ; cntr[3]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.064      ;
; 0.843 ; cntr[7]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.065      ;
; 0.843 ; cntr[5]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.065      ;
; 0.843 ; cntr[1]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.065      ;
; 0.843 ; cntr[0]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.065      ;
; 0.844 ; cntr[3]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.066      ;
; 0.845 ; cntr[7]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.067      ;
; 0.845 ; cntr[5]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.067      ;
; 0.907 ; cntr[10]  ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.907 ; cntr[10]  ; cntr[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.129      ;
; 0.937 ; cntr[2]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.159      ;
; 0.938 ; cntr[6]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.160      ;
; 0.938 ; cntr[4]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.160      ;
; 0.939 ; cntr[2]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.161      ;
; 0.940 ; cntr[6]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.162      ;
; 0.940 ; cntr[4]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.162      ;
; 0.953 ; cntr[1]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.175      ;
; 0.953 ; cntr[0]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.175      ;
; 0.954 ; cntr[3]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.176      ;
; 0.955 ; cntr[5]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.177      ;
; 0.955 ; cntr[1]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.177      ;
; 0.955 ; cntr[0]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.177      ;
; 0.956 ; cntr[3]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.178      ;
; 0.957 ; cntr[5]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.179      ;
; 1.049 ; cntr[2]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.271      ;
; 1.050 ; cntr[4]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.272      ;
; 1.051 ; cntr[2]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.273      ;
; 1.052 ; cntr[4]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.274      ;
; 1.065 ; cntr[1]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.287      ;
; 1.065 ; cntr[0]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.287      ;
; 1.066 ; cntr[3]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.288      ;
; 1.067 ; cntr[1]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.289      ;
; 1.067 ; cntr[0]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.289      ;
; 1.068 ; cntr[3]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.290      ;
; 1.134 ; cntr[9]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.356      ;
; 1.161 ; cntr[2]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.383      ;
; 1.163 ; cntr[2]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.385      ;
; 1.177 ; cntr[1]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.399      ;
; 1.177 ; cntr[0]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.399      ;
; 1.179 ; cntr[1]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.401      ;
; 1.179 ; cntr[0]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.401      ;
; 1.230 ; cntr[8]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.452      ;
; 1.247 ; cntr[7]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.469      ;
; 1.342 ; cntr[6]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.564      ;
; 1.359 ; cntr[5]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.581      ;
; 1.454 ; cntr[4]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.676      ;
; 1.470 ; cntr[3]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.692      ;
; 1.565 ; cntr[2]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.787      ;
; 1.581 ; cntr[1]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.803      ;
; 1.581 ; cntr[0]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.803      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 3.773 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -2.972     ; 0.801      ;
; 3.773 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -2.972     ; 0.801      ;
; 3.980 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; n/a         ; 0.000        ; -3.165     ; 0.815      ;
; 4.428 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -2.959     ; 1.469      ;
; 4.428 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -2.959     ; 1.469      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.135      ;
; 4.863 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.047     ; 3.085      ;
; 4.864 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 3.066      ;
; 4.864 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 3.066      ;
; 4.872 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 3.074      ;
; 4.872 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[3]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 3.074      ;
; 4.872 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[0]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 3.074      ;
; 4.872 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 3.074      ;
; 4.872 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[6]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 3.074      ;
; 4.872 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[1]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 3.074      ;
; 4.872 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[0]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 3.074      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.934 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.069     ; 2.992      ;
; 4.936 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 2.993      ;
; 4.936 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 2.993      ;
; 4.936 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 2.993      ;
; 4.936 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 2.993      ;
; 4.936 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.066     ; 2.993      ;
; 4.944 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 2.986      ;
; 4.944 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 2.986      ;
; 4.944 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 2.986      ;
; 4.944 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.065     ; 2.986      ;
; 4.964 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[9]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.091     ; 2.940      ;
; 4.964 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[14]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.091     ; 2.940      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|page_receive_l                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.079     ; 2.950      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_PAGE_RCV_RXCK|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.079     ; 2.950      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_PAGE_RCV_RXCK|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.079     ; 2.950      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[3]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 2.949      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[4]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 2.949      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[6]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 2.949      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[11]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 2.949      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[13]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 2.949      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[7]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 2.949      ;
; 4.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[15]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 2.949      ;
; 4.971 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.081     ; 2.943      ;
; 4.971 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.081     ; 2.943      ;
; 4.972 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.079     ; 2.944      ;
; 4.972 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.079     ; 2.944      ;
; 4.972 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|phy_rd_ack0                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.079     ; 2.944      ;
; 4.973 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|inf_64                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.948      ;
; 4.973 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[2]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.948      ;
; 4.973 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[0]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.948      ;
; 4.973 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[3]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.948      ;
; 4.973 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[1]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.948      ;
; 4.973 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|sup_frm_maxv                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.948      ;
; 4.977 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data[0]                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 2.932      ;
; 4.977 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg2[0]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 2.932      ;
; 4.977 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data[4]                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 2.932      ;
; 4.977 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg2[4]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 2.932      ;
; 4.977 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.086     ; 2.932      ;
; 5.031 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[0]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.202      ; 3.100      ;
; 5.031 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[1]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.202      ; 3.100      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[26]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[25]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[24]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.745      ;
; 5.192 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[29]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.054     ; 2.749      ;
; 5.192 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.054     ; 2.749      ;
; 5.192 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.054     ; 2.749      ;
; 5.192 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.054     ; 2.749      ;
; 5.192 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[27]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.054     ; 2.749      ;
; 5.192 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.054     ; 2.749      ;
; 5.193 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.747      ;
; 5.193 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.747      ;
; 5.193 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[3]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.747      ;
; 5.193 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[5]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.747      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[30]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
; 5.194 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 2.742      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.176 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.757      ;
; 6.176 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[1] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.757      ;
; 6.191 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[8]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.722      ;
; 6.191 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[12]                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.722      ;
; 6.192 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[15]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.734      ;
; 6.192 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[12]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.734      ;
; 6.192 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[1]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.723      ;
; 6.192 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[5]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.723      ;
; 6.192 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[6]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.723      ;
; 6.192 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[21]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.734      ;
; 6.192 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[23]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.734      ;
; 6.193 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_write                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.732      ;
; 6.201 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[3]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.725      ;
; 6.201 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.725      ;
; 6.201 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[6]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.725      ;
; 6.201 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[8]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.725      ;
; 6.201 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[11]                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.714      ;
; 6.201 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[18]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.725      ;
; 6.201 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[17]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.725      ;
; 6.203 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[25]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.721      ;
; 6.222 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.731      ;
; 6.224 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[25]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.724      ;
; 6.224 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[28]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.724      ;
; 6.224 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[7]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.724      ;
; 6.224 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[5]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.724      ;
; 6.224 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[2]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.724      ;
; 6.224 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[1]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.724      ;
; 6.224 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[0]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.724      ;
; 6.224 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[17]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.724      ;
; 6.229 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|clear_interrupt                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.698      ;
; 6.229 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|delayed_csr_write                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.698      ;
; 6.231 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|eop_encountered                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.700      ;
; 6.231 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[16]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.700      ;
; 6.231 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[17]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.700      ;
; 6.231 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[1]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.700      ;
; 6.231 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[19]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.700      ;
; 6.231 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|delayed_eop_encountered           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.700      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[14]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.694      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[13]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.694      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[12]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.694      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[11]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.694      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[10]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.694      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[9]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.694      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[8]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.694      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[23]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.694      ;
; 6.239 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_assembler[144]                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.699      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.417      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.417      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.417      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[0]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.417      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[1]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.417      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.398      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator|av_readdata_pre[21]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_readdata_pre[21]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|data_out[11]                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|readdata_sig[11]                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator|av_readdata_pre[11]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.400      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[4]                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|data_out[4]                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|readdata_sig[4]                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator|av_readdata_pre[4]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|av_readdata_pre[3]                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|data_out[3]                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|readdata_sig[3]                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator|av_readdata_pre[3]                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.401      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
; 6.513 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.399      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 1.899      ;
; 48.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 1.899      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.455      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.455      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.455      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.434      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.434      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.434      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.434      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.434      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.434      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.434      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.459      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.458      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.459      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.459      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.459      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.454      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.433      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.433      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.433      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.433      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.433      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.453      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.453      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.453      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.453      ;
; 96.480 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.453      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.454      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.454      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.455      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.454      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.454      ;
; 96.481 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.454      ;
; 96.487 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.436      ;
; 96.487 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.436      ;
; 96.487 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.436      ;
; 96.487 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.436      ;
; 96.487 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.436      ;
; 96.488 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.434      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.882 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[1]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 1.104      ;
; 0.882 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[0]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.065      ; 1.104      ;
; 1.032 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_errdetect                                                                                                                                                                                                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 1.253      ;
; 1.032 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[2]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 1.253      ;
; 1.032 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[3]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 1.253      ;
; 1.032 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_ctrldetect                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.064      ; 1.253      ;
; 1.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatainserted                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.435      ; 1.755      ;
; 1.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatadeleted_reg1                                                                                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.435      ; 1.755      ;
; 1.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatainserted_reg1                                                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.435      ; 1.755      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_carrierdetect                                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runningdisp_reg1                                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_patterndetect_reg1                                                                                                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_disperr_reg1                                                                                                                                                                                                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_errdetect_reg1                                                                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[2]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[4]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[1]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[3]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[0]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.345 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_ctrldetect_reg1                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.578      ;
; 1.472 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[7]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.705      ;
; 1.472 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[4]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.705      ;
; 1.472 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[5]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.705      ;
; 1.472 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[6]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.705      ;
; 1.472 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg1                                                                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.705      ;
; 1.472 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[7]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.705      ;
; 1.472 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[5]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.705      ;
; 1.472 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[6]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.076      ; 1.705      ;
; 1.501 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.067      ; 1.725      ;
; 1.521 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.068      ; 1.746      ;
; 1.521 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.068      ; 1.746      ;
; 1.523 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatadeleted                                                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.075      ; 1.755      ;
; 1.523 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg2                                                                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.075      ; 1.755      ;
; 1.545 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.067      ; 1.769      ;
; 1.561 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.068      ; 1.786      ;
; 1.561 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.068      ; 1.786      ;
; 1.628 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.442      ; 2.227      ;
; 1.628 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.442      ; 2.227      ;
; 1.677 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.442      ; 2.276      ;
; 1.677 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.442      ; 2.276      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_IDLE                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|tx_even_int                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.755 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.974      ;
; 1.757 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.976      ;
; 1.757 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.976      ;
; 1.757 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.976      ;
; 1.757 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END2                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.976      ;
; 1.757 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END3                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.976      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|kchar                                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[6]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.763 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[4]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 1.982      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.779 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 1.999      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_IDLE                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|tx_even_int                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.020      ;
; 1.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.024      ;
; 1.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.024      ;
; 1.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.024      ;
; 1.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END2                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.024      ;
; 1.805 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END3                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.024      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|kchar                                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[6]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.812 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[4]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.062      ; 2.031      ;
; 1.825 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 2.045      ;
; 1.825 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 2.045      ;
; 1.825 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 2.045      ;
; 1.825 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.063      ; 2.045      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.239      ;
; 1.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.239      ;
; 1.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.239      ;
; 1.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.239      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.421      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.421      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.421      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.424      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.424      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.424      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.457      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.689      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.702      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.702      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.702      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.702      ;
; 1.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.702      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.711      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.944      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.963      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.963      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.157      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.178      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.178      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.178      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.178      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.178      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.178      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.178      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.367      ;
; 2.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.413      ;
; 2.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.413      ;
; 2.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.413      ;
; 2.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.413      ;
; 3.046 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.265      ;
; 3.046 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.265      ;
; 3.046 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.265      ;
; 3.046 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.265      ;
; 3.046 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.265      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[8]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[0]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[1]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[2]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[3]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[4]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[5]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[6]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[7]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.252      ;
; 1.457 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[5]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.687      ;
; 1.457 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[4]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.687      ;
; 1.457 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[3]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.687      ;
; 1.457 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[2]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.687      ;
; 1.457 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[1]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.687      ;
; 1.457 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[0]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.687      ;
; 1.457 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[6]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.687      ;
; 1.457 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zstart                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.687      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[0]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[1]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|rinit                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|rinit                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|sdone                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|sdone                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|sdone                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[2]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rhold_reg[1]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.652 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rhold_reg[0]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.664 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[1]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.664 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[0]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.664 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[2]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.664 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rinit                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.664 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|sdone                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.664 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zstart                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.664 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|reset_start                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.687 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 2.302      ;
; 1.687 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 2.302      ;
; 1.710 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 2.308      ;
; 1.710 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 2.308      ;
; 1.711 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.308      ;
; 1.711 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 2.308      ;
; 1.711 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.306      ;
; 1.711 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.306      ;
; 1.735 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.325      ;
; 1.735 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.325      ;
; 1.735 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.325      ;
; 1.735 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.325      ;
; 1.735 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.325      ;
; 1.735 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.325      ;
; 1.736 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.312      ;
; 1.736 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.312      ;
; 1.736 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.312      ;
; 1.736 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.312      ;
; 1.736 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.312      ;
; 1.736 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.312      ;
; 1.736 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|wr_b_rptr[4]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.312      ;
; 1.736 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|wr_b_rptr[5]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.419      ; 2.312      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.307      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.307      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.307      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.307      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.307      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.307      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 2.312      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 2.312      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 2.312      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 2.312      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 2.312      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.418      ; 2.312      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.307      ;
; 1.737 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 1.739 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.307      ;
; 2.030 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 2.618      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mac_0[2]                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mac_0[3]                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mac_0[25]                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mac_0[29]                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mac_0[27]                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mac_0[18]                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mac_0[19]                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mac_0[17]                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[27]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_ae_level_reg[0]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.305      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_ae_level_reg[1]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.305      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_ae_level_reg[4]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.305      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_ipg_len_reg[0]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.308      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_section_empty_reg[7]                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.305      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[25]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[20]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[19]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
; 2.065 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[18]                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 218
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.151
Worst Case Available Settling Time: 7.090 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                                                         ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 86.57 MHz  ; 86.57 MHz       ; altera_reserved_tck                                                                                                                                        ;                                                               ;
; 135.14 MHz ; 135.14 MHz      ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ;                                                               ;
; 179.69 MHz ; 179.69 MHz      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ;                                                               ;
; 506.84 MHz ; 250.0 MHz       ; clk_50                                                                                                                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 2.435  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 2.600  ; 0.000         ;
; n/a                                                                                                                                                        ; 15.144 ; 0.000         ;
; clk_50                                                                                                                                                     ; 18.027 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 44.224 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 0.228 ; 0.000         ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.293 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 0.309 ; 0.000         ;
; clk_50                                                                                                                                                     ; 0.310 ; 0.000         ;
; n/a                                                                                                                                                        ; 3.542 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 5.141  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 6.563  ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 48.373 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.793 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 0.918 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 0.935 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout   ; 3.725  ; 0.000         ;
; clk_125                                                                                                                                                      ; 3.979  ; 0.000         ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout ; 4.000  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ; 4.711  ; 0.000         ;
; clk_50                                                                                                                                                       ; 9.717  ; 0.000         ;
; altera_reserved_tck                                                                                                                                          ; 49.608 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.435 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.483      ;
; 2.632 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.286      ;
; 2.649 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.269      ;
; 2.682 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.255      ;
; 2.684 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.253      ;
; 2.684 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.253      ;
; 2.686 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.232      ;
; 2.713 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 5.204      ;
; 2.744 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.174      ;
; 2.825 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.093      ;
; 2.826 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.092      ;
; 2.832 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 5.083      ;
; 2.846 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.072      ;
; 2.865 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 5.053      ;
; 2.876 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 5.052      ;
; 2.896 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.041      ;
; 2.898 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.039      ;
; 2.898 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.039      ;
; 2.909 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 5.008      ;
; 2.910 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 5.007      ;
; 2.916 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.081     ; 4.998      ;
; 2.933 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.004      ;
; 2.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.002      ;
; 2.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 5.002      ;
; 2.941 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.977      ;
; 2.963 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.082     ; 4.950      ;
; 2.991 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 4.946      ;
; 2.993 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 4.944      ;
; 2.993 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 4.944      ;
; 2.997 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 4.920      ;
; 3.007 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.082     ; 4.906      ;
; 3.039 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.879      ;
; 3.040 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.878      ;
; 3.040 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.878      ;
; 3.046 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 4.869      ;
; 3.073 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.845      ;
; 3.076 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.842      ;
; 3.077 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.841      ;
; 3.083 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 4.832      ;
; 3.105 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 4.823      ;
; 3.114 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.082     ; 4.799      ;
; 3.123 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.824      ;
; 3.125 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.822      ;
; 3.125 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.822      ;
; 3.134 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.784      ;
; 3.135 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.783      ;
; 3.136 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 4.792      ;
; 3.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 4.774      ;
; 3.149 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 4.779      ;
; 3.154 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|wire_receive_pcs0_runningdisp[0]           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_carrierdetect                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.165      ; 5.006      ;
; 3.159 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.082     ; 4.754      ;
; 3.166 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 4.762      ;
; 3.178 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.740      ;
; 3.182 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_RX_INVAL  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 4.752      ;
; 3.183 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.082     ; 4.730      ;
; 3.210 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 4.726      ;
; 3.212 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 4.724      ;
; 3.212 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.059     ; 4.724      ;
; 3.228 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.060     ; 4.707      ;
; 3.262 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 4.655      ;
; 3.266 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.652      ;
; 3.266 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[3]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.060     ; 4.669      ;
; 3.267 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.651      ;
; 3.273 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.080     ; 4.642      ;
; 3.287 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 4.650      ;
; 3.289 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 4.648      ;
; 3.289 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 4.648      ;
; 3.293 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg1            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.625      ;
; 3.297 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg2            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.621      ;
; 3.307 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.057     ; 4.631      ;
; 3.312 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 4.622      ;
; 3.332 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.615      ;
; 3.334 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.613      ;
; 3.334 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.613      ;
; 3.335 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.082     ; 4.578      ;
; 3.349 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.598      ;
; 3.351 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.596      ;
; 3.351 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 4.596      ;
; 3.369 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_START ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.549      ;
; 3.377 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg1            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 4.540      ;
; 3.380 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[3]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.060     ; 4.555      ;
; 3.382 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[3]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.082     ; 4.531      ;
; 3.392 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.526      ;
; 3.403 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 4.522      ;
; 3.411 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 4.517      ;
; 3.412 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 4.516      ;
; 3.419 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.057     ; 4.519      ;
; 3.420 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 4.505      ;
; 3.429 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.489      ;
; 3.431 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[6]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.082     ; 4.482      ;
; 3.440 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.057     ; 4.498      ;
; 3.442 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.060     ; 4.493      ;
; 3.444 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 4.484      ;
; 3.445 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 4.483      ;
; 3.453 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_START ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.078     ; 4.464      ;
; 3.456 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.057     ; 4.482      ;
; 3.464 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.068     ; 4.463      ;
; 3.471 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FALSE_CAR ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.077     ; 4.447      ;
; 3.479 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.060     ; 4.456      ;
; 3.480 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 4.445      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.600 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.332      ;
; 2.696 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.236      ;
; 2.697 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.235      ;
; 2.707 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.225      ;
; 2.726 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.206      ;
; 2.787 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.145      ;
; 2.798 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.134      ;
; 2.829 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.104      ;
; 2.838 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.094      ;
; 2.843 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.092      ;
; 2.864 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.068      ;
; 2.917 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.015      ;
; 2.939 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.996      ;
; 2.940 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.995      ;
; 2.954 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[2]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.982      ;
; 2.957 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.978      ;
; 2.960 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 6.973      ;
; 2.968 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.964      ;
; 2.971 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.964      ;
; 2.974 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.945      ;
; 2.986 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_gen_which_resides_within_ethernet_sys_sgdma_1:the_byteenable_gen_which_resides_within_ethernet_sys_sgdma_1|thirty_two_bit_byteenable_FSM_which_resides_within_ethernet_sys_sgdma_1:the_thirty_two_bit_byteenable_FSM|state_bit ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.950      ;
; 2.990 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[38]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.942      ;
; 3.002 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[1]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.930      ;
; 3.009 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[2]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 6.945      ;
; 3.028 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[1]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.908      ;
; 3.031 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_enable                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.905      ;
; 3.037 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.898      ;
; 3.043 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[8]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.889      ;
; 3.048 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.887      ;
; 3.054 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.862      ;
; 3.068 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.654      ;
; 3.068 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.654      ;
; 3.070 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.849      ;
; 3.071 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.848      ;
; 3.072 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.864      ;
; 3.074 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[4]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.858      ;
; 3.081 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.854      ;
; 3.089 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.830      ;
; 3.091 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.631      ;
; 3.091 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.631      ;
; 3.091 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.631      ;
; 3.091 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.631      ;
; 3.091 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.631      ;
; 3.091 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.631      ;
; 3.092 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[39]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.840      ;
; 3.102 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.817      ;
; 3.105 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[47]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 6.828      ;
; 3.107 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.828      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[8]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[1]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[2]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[3]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[4]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[5]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[6]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[7]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[10]                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.111 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~portb_address_reg0 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.273     ; 6.611      ;
; 3.119 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_enable                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 6.835      ;
; 3.133 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 6.781      ;
; 3.140 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[6]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.792      ;
; 3.142 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[3]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.790      ;
; 3.149 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.767      ;
; 3.149 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[42]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 6.784      ;
; 3.150 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.766      ;
; 3.151 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.765      ;
; 3.159 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 6.755      ;
; 3.167 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.768      ;
; 3.169 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.750      ;
; 3.169 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.747      ;
; 3.171 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[40]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 6.762      ;
; 3.176 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 6.738      ;
; 3.180 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.739      ;
; 3.182 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.734      ;
; 3.195 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a6~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 7.026      ;
; 3.197 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a6~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.204      ; 7.027      ;
; 3.198 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 6.716      ;
; 3.203 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 6.717      ;
; 3.209 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a1~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.214      ; 7.025      ;
; 3.210 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.726      ;
; 3.211 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[5]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 6.721      ;
; 3.211 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.724      ;
; 3.212 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.707      ;
; 3.218 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a0~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.212      ; 7.014      ;
; 3.219 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a1~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.217      ; 7.018      ;
; 3.220 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a0~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.215      ; 7.015      ;
; 3.227 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.692      ;
; 3.233 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[38]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.702      ;
; 3.233 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a6~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.202      ; 6.989      ;
; 3.237 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[0]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 6.699      ;
; 3.238 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[1]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 6.716      ;
; 3.238 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.681      ;
; 3.240 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a2~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 6.993      ;
; 3.241 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a19~portb_we_reg                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.195      ; 6.974      ;
; 3.241 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 6.674      ;
; 3.242 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a19~portb_we_reg                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.189      ; 6.967      ;
; 3.242 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a2~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.216      ; 6.994      ;
; 3.245 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[1]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 6.690      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 15.144 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -3.440     ; 1.416      ;
; 15.144 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -3.440     ; 1.416      ;
; 15.767 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -3.453     ; 0.780      ;
; 15.767 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -3.453     ; 0.780      ;
; 15.966 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; n/a         ; 20.000       ; -3.229     ; 0.805      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 18.027 ; cntr[0]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.911      ;
; 18.028 ; cntr[1]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.910      ;
; 18.060 ; cntr[2]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.878      ;
; 18.127 ; cntr[3]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.811      ;
; 18.164 ; cntr[4]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.774      ;
; 18.226 ; cntr[5]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.712      ;
; 18.261 ; cntr[6]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.677      ;
; 18.313 ; cntr[2]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.625      ;
; 18.326 ; cntr[7]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.612      ;
; 18.360 ; cntr[8]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.578      ;
; 18.379 ; cntr[1]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.559      ;
; 18.384 ; cntr[0]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.554      ;
; 18.403 ; cntr[0]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.535      ;
; 18.404 ; cntr[1]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.534      ;
; 18.413 ; cntr[2]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.525      ;
; 18.417 ; cntr[4]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.521      ;
; 18.427 ; cntr[9]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.511      ;
; 18.431 ; cntr[2]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.507      ;
; 18.479 ; cntr[3]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.459      ;
; 18.479 ; cntr[1]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.459      ;
; 18.484 ; cntr[0]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.454      ;
; 18.503 ; cntr[0]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.435      ;
; 18.503 ; cntr[3]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.435      ;
; 18.504 ; cntr[1]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.434      ;
; 18.513 ; cntr[2]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.425      ;
; 18.514 ; cntr[6]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.424      ;
; 18.517 ; cntr[4]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.421      ;
; 18.531 ; cntr[2]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.407      ;
; 18.535 ; cntr[4]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.403      ;
; 18.579 ; cntr[3]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.359      ;
; 18.579 ; cntr[1]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.359      ;
; 18.584 ; cntr[5]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.354      ;
; 18.584 ; cntr[0]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.354      ;
; 18.602 ; cntr[5]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.336      ;
; 18.603 ; cntr[0]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.335      ;
; 18.603 ; cntr[3]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.335      ;
; 18.604 ; cntr[1]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.334      ;
; 18.613 ; cntr[2]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.325      ;
; 18.613 ; cntr[8]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.325      ;
; 18.614 ; cntr[6]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.324      ;
; 18.617 ; cntr[4]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.321      ;
; 18.631 ; cntr[2]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.307      ;
; 18.632 ; cntr[6]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.306      ;
; 18.635 ; cntr[4]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.303      ;
; 18.679 ; cntr[3]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.259      ;
; 18.679 ; cntr[1]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.259      ;
; 18.683 ; cntr[7]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.255      ;
; 18.684 ; cntr[5]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.254      ;
; 18.684 ; cntr[0]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.254      ;
; 18.702 ; cntr[7]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.236      ;
; 18.702 ; cntr[5]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.236      ;
; 18.703 ; cntr[0]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.235      ;
; 18.703 ; cntr[3]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.235      ;
; 18.704 ; cntr[1]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.234      ;
; 18.926 ; cntr[10]  ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 18.926 ; cntr[10]  ; cntr[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 1.012      ;
; 19.020 ; cntr[10]  ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.918      ;
; 19.066 ; cntr[9]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.872      ;
; 19.067 ; cntr[1]   ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.871      ;
; 19.067 ; cntr[3]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.871      ;
; 19.071 ; cntr[7]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.867      ;
; 19.072 ; cntr[5]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.866      ;
; 19.072 ; cntr[0]   ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.866      ;
; 19.081 ; cntr[8]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.857      ;
; 19.081 ; cntr[2]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.857      ;
; 19.082 ; cntr[6]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.856      ;
; 19.083 ; cntr[4]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.855      ;
; 19.355 ; cntr[0]   ; cntr[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 0.583      ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 5.842      ;
; 44.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 5.626      ;
; 44.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 5.116      ;
; 44.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 5.103      ;
; 45.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.885      ;
; 45.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.719      ;
; 45.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.606      ;
; 45.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 4.536      ;
; 45.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.481      ;
; 45.704 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 4.371      ;
; 45.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.351      ;
; 45.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.325      ;
; 45.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.207      ;
; 46.124 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 3.944      ;
; 46.139 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 3.930      ;
; 46.371 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.703      ;
; 46.613 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.463      ;
; 46.646 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.424      ;
; 46.680 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 3.391      ;
; 46.700 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.373      ;
; 46.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 3.271      ;
; 46.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 3.192      ;
; 47.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 2.881      ;
; 47.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.844      ;
; 47.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 2.787      ;
; 47.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.786      ;
; 47.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 2.752      ;
; 47.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.568      ;
; 47.608 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 2.461      ;
; 47.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.317      ;
; 48.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 1.901      ;
; 48.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 1.706      ;
; 48.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 1.695      ;
; 48.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 1.617      ;
; 48.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 1.550      ;
; 48.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 1.543      ;
; 48.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 1.519      ;
; 49.329 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 0.741      ;
; 94.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.144      ;
; 94.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.141      ;
; 94.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.007      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.987      ;
; 95.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.916      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.913      ;
; 95.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.863      ;
; 95.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.863      ;
; 95.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.863      ;
; 95.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.863      ;
; 95.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.863      ;
; 95.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.863      ;
; 95.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.863      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.785      ;
; 95.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.771      ;
; 95.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.766      ;
; 95.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.766      ;
; 95.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.766      ;
; 95.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.766      ;
; 95.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.766      ;
; 95.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.766      ;
; 95.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.766      ;
; 95.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.766      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.647      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.647      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.647      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.647      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.647      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.647      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.647      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.622      ;
; 95.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.574      ;
; 95.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.440      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.431      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.416      ;
; 95.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.406      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.403      ;
; 95.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.393      ;
; 95.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.390      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.228 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.736      ;
; 0.265 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.356      ; 0.790      ;
; 0.275 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.786      ;
; 0.281 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_0|descriptor_write_writedata[17]                                                                                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_66b2:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 0.795      ;
; 0.282 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.794      ;
; 0.285 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[14]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.348      ; 0.802      ;
; 0.288 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[75]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.361      ; 0.818      ;
; 0.288 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[77]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.361      ; 0.818      ;
; 0.290 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[11]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.348      ; 0.807      ;
; 0.291 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[78]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.363      ; 0.823      ;
; 0.296 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[192]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 0.825      ;
; 0.296 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[202]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 0.825      ;
; 0.297 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.357      ; 0.823      ;
; 0.298 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_control[9]                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_control[9]                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[203]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.361      ; 0.828      ;
; 0.298 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[207]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.348      ; 0.815      ;
; 0.298 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.810      ;
; 0.300 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.812      ;
; 0.301 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[201]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.361      ; 0.831      ;
; 0.302 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.810      ;
; 0.303 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.810      ;
; 0.305 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[71]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 0.834      ;
; 0.305 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.817      ;
; 0.306 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.817      ;
; 0.306 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.357      ; 0.832      ;
; 0.308 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.820      ;
; 0.308 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[205]                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.361      ; 0.838      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|full_dff                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|full_dff                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|usedw_is_0_dff                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|usedw_is_0_dff                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                                                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_READ                                                                                                                                                                                                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_READ                                                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_IDLE                                                                                                                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_IDLE                                                                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_WR_WAIT                                                                                                                                                                                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_WR_WAIT                                                                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_WAIT                                                                                                                                                                                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_WAIT                                                                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[9]                                                                                                                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[9]                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_write                                                                                                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_write                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_read                                                                                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_read                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[8]                                                                                                                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[8]                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[18]                                                                                                                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[18]                                                                                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.820      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|transmitted_eop                                                                                                                                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|transmitted_eop                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|low_addressa[0]                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|low_addressa[0]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|source_stream_valid_reg                                                                                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|source_stream_valid_reg                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.821      ;
; 0.309 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.818      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem:the_ethernet_sys_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|an_expansion[1]                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|an_expansion[1]                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_rst                                                                                                                                                                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_rst                                                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_status[2]                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_status[2]                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|eop_reg                                                                                                                                                                                                                                                                                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|eop_reg                                                                                                                                                                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|status_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|status_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_read:the_ethernet_sys_sgdma_0_m_read|m_read_state[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_read:the_ethernet_sys_sgdma_0_m_read|m_read_state[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_IDLE                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_IDLE                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_RST_DONE                                                                                                                                                                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_RST_DONE                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_FF_DATA_FLUSH_WAIT                                                                                                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_FF_DATA_FLUSH_WAIT                                                                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[1]                                                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[1]                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[2]                                                                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[2]                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rinit                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rinit                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|sdone                                                                                                                                                                                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|sdone                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|full_dff                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|full_dff                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_0:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_0|chain_completed_int                                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_0:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_0|chain_completed_int                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[73]                                                                                                                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.361      ; 0.839      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.819      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_desc_address_fifo:the_ethernet_sys_sgdma_1_desc_address_fifo|scfifo:ethernet_sys_sgdma_1_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_desc_address_fifo:the_ethernet_sys_sgdma_1_desc_address_fifo|scfifo:ethernet_sys_sgdma_1_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_desc_address_fifo:the_ethernet_sys_sgdma_1_desc_address_fifo|scfifo:ethernet_sys_sgdma_1_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_desc_address_fifo:the_ethernet_sys_sgdma_1_desc_address_fifo|scfifo:ethernet_sys_sgdma_1_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_desc_address_fifo:the_ethernet_sys_sgdma_1_desc_address_fifo|scfifo:ethernet_sys_sgdma_1_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_desc_address_fifo:the_ethernet_sys_sgdma_1_desc_address_fifo|scfifo:ethernet_sys_sgdma_1_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|received_desc_counter[0]                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|received_desc_counter[0]                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|received_desc_counter[3]                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|received_desc_counter[3]                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|received_desc_counter[2]                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|received_desc_counter[2]                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|received_desc_counter[1]                                                                                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|received_desc_counter[1]                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_desc_counter[3]                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_desc_counter[3]                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_desc_counter[0]                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_desc_counter[0]                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_desc_counter[1]                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_desc_counter[1]                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_desc_counter[2]                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_desc_counter[2]                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_0:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_0|csr_irq                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_0:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_0|csr_irq                                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_0:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_0|can_have_new_chain_complete                                                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_0:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_0|can_have_new_chain_complete                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_read_queued                                                                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|posted_read_queued                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty  ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ethernet_sys_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_desc_address_fifo:the_ethernet_sys_sgdma_0_desc_address_fifo|scfifo:ethernet_sys_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_status_token_fifo:the_ethernet_sys_sgdma_0_status_token_fifo|scfifo:ethernet_sys_sgdma_0_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_status_token_fifo:the_ethernet_sys_sgdma_0_status_token_fifo|scfifo:ethernet_sys_sgdma_0_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_status_token_fifo:the_ethernet_sys_sgdma_0_status_token_fifo|scfifo:ethernet_sys_sgdma_0_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_status_token_fifo:the_ethernet_sys_sgdma_0_status_token_fifo|scfifo:ethernet_sys_sgdma_0_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.293 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.340      ; 0.802      ;
; 0.304 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.519      ;
; 0.308 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_END_EXTEND2                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_END_EXTEND2                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|rx_even_sync_done                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|rx_even_sync_done                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.059      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s                                                                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err_reg                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err_reg                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_inc                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_inc                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched_temp                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched_temp                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_IDLE_D                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_IDLE_D                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_NO_AN_LINK                                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_NO_AN_LINK                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[1]                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[1]                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[0]                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[0]                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[0]                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[0]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[1]                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[1]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_status                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_status                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[2]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[2]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[1]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[1]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[0]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[0]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[2]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[2]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length_invalid                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length_invalid                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[3]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[3]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[1]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[1]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[4]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[4]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[0]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[0]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_s_reg                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_lgth_err_s_reg                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[1]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[1]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_p_lgth_inf_46_reg[1]                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_p_lgth_inf_46_reg[1]                                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]                                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 0.511      ;
; 0.316 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|rx_even                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|rx_even                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.059      ; 0.519      ;
; 0.317 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|idle_cnt[0]                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|idle_cnt[0]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.519      ;
; 0.317 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[0]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[0]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 0.519      ;
; 0.318 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[1]                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[1]                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_rd[2]                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_rd[2]                                                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena_i                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena_i                                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.340      ; 0.827      ;
; 0.319 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a16~porta_address_reg0                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.335      ; 0.823      ;
; 0.320 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatainserted_reg1                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatainserted                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.072      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.072      ; 0.537      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.535      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.321 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.536      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.537      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.537      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.537      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.537      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.537      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.072      ; 0.538      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.536      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.537      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.071      ; 0.537      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.536      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.536      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.536      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 0.535      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 0.535      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 0.535      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 0.535      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.536      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.536      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.536      ;
; 0.322 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.536      ;
; 0.323 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 0.536      ;
; 0.323 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.537      ;
; 0.323 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.537      ;
; 0.323 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.070      ; 0.537      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.519      ;
; 0.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.533      ;
; 0.333 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.535      ;
; 0.333 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.535      ;
; 0.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.534      ;
; 0.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.534      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.536      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.535      ;
; 0.334 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.535      ;
; 0.334 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.537      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.536      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.538      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.539      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.540      ;
; 0.339 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                      ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.541      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.310 ; cntr[10]  ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; cntr[0]   ; cntr[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.519      ;
; 0.500 ; cntr[8]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.701      ;
; 0.500 ; cntr[6]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.701      ;
; 0.500 ; cntr[4]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.701      ;
; 0.500 ; cntr[3]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.701      ;
; 0.500 ; cntr[2]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.701      ;
; 0.501 ; cntr[9]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.702      ;
; 0.502 ; cntr[7]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.703      ;
; 0.502 ; cntr[5]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.703      ;
; 0.511 ; cntr[0]   ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.712      ;
; 0.514 ; cntr[1]   ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.715      ;
; 0.744 ; cntr[4]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.945      ;
; 0.745 ; cntr[2]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.946      ;
; 0.745 ; cntr[8]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.946      ;
; 0.745 ; cntr[6]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.946      ;
; 0.749 ; cntr[3]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.950      ;
; 0.749 ; cntr[1]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.950      ;
; 0.750 ; cntr[0]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.951      ;
; 0.751 ; cntr[7]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.952      ;
; 0.751 ; cntr[5]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.952      ;
; 0.756 ; cntr[3]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.957      ;
; 0.756 ; cntr[1]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.957      ;
; 0.757 ; cntr[0]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.958      ;
; 0.758 ; cntr[7]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.959      ;
; 0.758 ; cntr[5]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.959      ;
; 0.821 ; cntr[10]  ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.821 ; cntr[10]  ; cntr[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.022      ;
; 0.833 ; cntr[4]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.034      ;
; 0.834 ; cntr[2]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.035      ;
; 0.834 ; cntr[6]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.035      ;
; 0.840 ; cntr[4]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.041      ;
; 0.841 ; cntr[2]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.042      ;
; 0.841 ; cntr[6]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.042      ;
; 0.845 ; cntr[3]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.046      ;
; 0.845 ; cntr[1]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.046      ;
; 0.846 ; cntr[0]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.047      ;
; 0.847 ; cntr[5]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.048      ;
; 0.852 ; cntr[3]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.053      ;
; 0.852 ; cntr[1]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.053      ;
; 0.853 ; cntr[0]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.054      ;
; 0.854 ; cntr[5]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.055      ;
; 0.929 ; cntr[4]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.130      ;
; 0.930 ; cntr[2]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.131      ;
; 0.936 ; cntr[4]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.137      ;
; 0.937 ; cntr[2]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.138      ;
; 0.941 ; cntr[3]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.142      ;
; 0.941 ; cntr[1]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.142      ;
; 0.942 ; cntr[0]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.143      ;
; 0.948 ; cntr[3]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.149      ;
; 0.948 ; cntr[1]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.149      ;
; 0.949 ; cntr[0]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.150      ;
; 1.011 ; cntr[9]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.212      ;
; 1.026 ; cntr[2]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.227      ;
; 1.033 ; cntr[2]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.234      ;
; 1.037 ; cntr[1]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.238      ;
; 1.038 ; cntr[0]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.239      ;
; 1.044 ; cntr[1]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.245      ;
; 1.045 ; cntr[0]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.246      ;
; 1.095 ; cntr[8]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.296      ;
; 1.108 ; cntr[7]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.309      ;
; 1.191 ; cntr[6]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.392      ;
; 1.204 ; cntr[5]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.405      ;
; 1.286 ; cntr[4]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.487      ;
; 1.298 ; cntr[3]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.499      ;
; 1.383 ; cntr[2]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.584      ;
; 1.394 ; cntr[1]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.595      ;
; 1.395 ; cntr[0]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.596      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 3.542 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -2.810     ; 0.732      ;
; 3.542 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -2.810     ; 0.732      ;
; 3.634 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; n/a         ; 0.000        ; -2.887     ; 0.747      ;
; 4.149 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -2.798     ; 1.351      ;
; 4.149 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -2.798     ; 1.351      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.141 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.805      ;
; 5.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 2.753      ;
; 5.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 2.753      ;
; 5.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.041     ; 2.768      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.044     ; 2.760      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[3]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.044     ; 2.760      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[0]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.044     ; 2.760      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.044     ; 2.760      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[6]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.044     ; 2.760      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[1]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.044     ; 2.760      ;
; 5.191 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[0]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.044     ; 2.760      ;
; 5.248 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.686      ;
; 5.248 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.686      ;
; 5.248 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.686      ;
; 5.248 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.686      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.062     ; 2.684      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.062     ; 2.684      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.062     ; 2.684      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.062     ; 2.684      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.062     ; 2.684      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.062     ; 2.684      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.062     ; 2.684      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.249 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.061     ; 2.685      ;
; 5.274 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.073     ; 2.648      ;
; 5.274 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.073     ; 2.648      ;
; 5.275 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[9]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.079     ; 2.641      ;
; 5.275 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[14]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.079     ; 2.641      ;
; 5.276 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[3]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 2.649      ;
; 5.276 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[4]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 2.649      ;
; 5.276 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[6]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 2.649      ;
; 5.276 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[11]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 2.649      ;
; 5.276 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[13]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 2.649      ;
; 5.276 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[7]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 2.649      ;
; 5.276 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[15]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.070     ; 2.649      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|page_receive_l                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.068     ; 2.650      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_PAGE_RCV_RXCK|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.068     ; 2.650      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_PAGE_RCV_RXCK|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.068     ; 2.650      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|inf_64                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 2.651      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[2]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 2.651      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[0]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 2.651      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[3]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 2.651      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[1]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 2.651      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|sup_frm_maxv                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.067     ; 2.651      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.071     ; 2.647      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.071     ; 2.647      ;
; 5.277 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|phy_rd_ack0                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.071     ; 2.647      ;
; 5.287 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data[0]                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.634      ;
; 5.287 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg2[0]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.634      ;
; 5.287 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data[4]                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.634      ;
; 5.287 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg2[4]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.634      ;
; 5.287 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.074     ; 2.634      ;
; 5.348 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[0]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.176      ; 2.766      ;
; 5.348 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[1]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.176      ; 2.766      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[26]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[29]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 2.464      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 2.464      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 2.464      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 2.464      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[27]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 2.464      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.048     ; 2.464      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[25]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[24]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 2.460      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.462      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 2.462      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[30]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[0]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.053     ; 2.458      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.563 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_write                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.371      ;
; 6.578 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 3.363      ;
; 6.578 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[1] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 3.363      ;
; 6.589 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[15]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.346      ;
; 6.589 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[12]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.346      ;
; 6.589 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[21]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.346      ;
; 6.589 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[23]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.346      ;
; 6.590 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 3.369      ;
; 6.592 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[25]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.361      ;
; 6.592 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[28]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.361      ;
; 6.592 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[7]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.361      ;
; 6.592 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[5]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.361      ;
; 6.592 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[2]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.361      ;
; 6.592 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[1]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.361      ;
; 6.592 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[0]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.361      ;
; 6.592 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[17]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 3.361      ;
; 6.592 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[1]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.332      ;
; 6.592 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[5]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.332      ;
; 6.592 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[6]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.332      ;
; 6.592 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[8]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.331      ;
; 6.592 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[12]                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.331      ;
; 6.593 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[3]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.343      ;
; 6.593 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.343      ;
; 6.593 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[6]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.343      ;
; 6.593 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[8]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.343      ;
; 6.593 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[18]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.343      ;
; 6.593 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[17]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.343      ;
; 6.595 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[11]                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.329      ;
; 6.595 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[25]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.338      ;
; 6.597 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|clear_interrupt                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.339      ;
; 6.597 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|delayed_csr_write                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.339      ;
; 6.598 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|eop_encountered                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.340      ;
; 6.598 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[16]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.340      ;
; 6.598 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[17]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.340      ;
; 6.598 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[1]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.340      ;
; 6.598 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[19]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.340      ;
; 6.598 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|delayed_eop_encountered           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.340      ;
; 6.601 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[14]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.335      ;
; 6.601 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[13]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.335      ;
; 6.601 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[12]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.335      ;
; 6.601 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[11]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.335      ;
; 6.601 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[10]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.335      ;
; 6.601 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[9]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.335      ;
; 6.601 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[8]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.335      ;
; 6.601 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[23]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.335      ;
; 6.606 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_assembler[144]                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 3.340      ;
; 6.876 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[30]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.072      ;
; 6.876 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[25]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.072      ;
; 6.876 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[24]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.072      ;
; 6.876 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[22]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.072      ;
; 6.876 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[8]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.072      ;
; 6.876 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.072      ;
; 6.876 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[7]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.072      ;
; 6.876 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[3]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 3.072      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[31]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[29]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[28]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[27]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[23]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[21]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[20]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[18]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[15]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[14]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[12]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[19]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[17]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.877 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_writedata_reg[16]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.054      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[2]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 3.060      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 3.062      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 3.060      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 3.062      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.881 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.061      ;
; 6.882 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|full_dff                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 3.067      ;
; 6.882 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|empty_dff                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 3.067      ;
; 6.882 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_0_dff              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 3.067      ;
; 6.882 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_1_dff              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 3.067      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 1.701      ;
; 48.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 1.701      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.095      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.076      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.099      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.098      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.098      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.098      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.098      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.098      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.098      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.096      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.096      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.096      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.096      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.096      ;
; 96.847 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.096      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.098      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.099      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.098      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.098      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.098      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.098      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.098      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.098      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.094      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.848 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.095      ;
; 96.857 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.073      ;
; 96.857 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.073      ;
; 96.857 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.073      ;
; 96.857 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.073      ;
; 96.857 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.073      ;
; 96.857 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.073      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.793 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[1]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.059      ; 0.996      ;
; 0.793 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[0]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.059      ; 0.996      ;
; 0.932 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_errdetect                                                                                                                                                                                                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 1.134      ;
; 0.932 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[2]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 1.134      ;
; 0.932 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[3]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 1.134      ;
; 0.932 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_ctrldetect                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.058      ; 1.134      ;
; 1.064 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatainserted                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.396      ; 1.604      ;
; 1.064 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatadeleted_reg1                                                                                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.396      ; 1.604      ;
; 1.064 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatainserted_reg1                                                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.396      ; 1.604      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_carrierdetect                                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runningdisp_reg1                                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_patterndetect_reg1                                                                                                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_disperr_reg1                                                                                                                                                                                                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_errdetect_reg1                                                                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[2]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[4]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[1]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[3]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[0]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.220 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_ctrldetect_reg1                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.433      ;
; 1.344 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[7]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.557      ;
; 1.344 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[4]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.557      ;
; 1.344 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[5]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.557      ;
; 1.344 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[6]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.557      ;
; 1.344 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg1                                                                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.557      ;
; 1.344 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[7]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.557      ;
; 1.344 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[5]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.557      ;
; 1.344 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[6]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.069      ; 1.557      ;
; 1.355 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.060      ; 1.559      ;
; 1.372 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.060      ; 1.576      ;
; 1.372 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.060      ; 1.576      ;
; 1.382 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.060      ; 1.586      ;
; 1.392 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatadeleted                                                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.068      ; 1.604      ;
; 1.392 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg2                                                                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.068      ; 1.604      ;
; 1.399 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.060      ; 1.603      ;
; 1.399 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.060      ; 1.603      ;
; 1.471 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.405      ; 2.020      ;
; 1.471 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.405      ; 2.020      ;
; 1.491 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.405      ; 2.040      ;
; 1.491 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.405      ; 2.040      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END2                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END3                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_IDLE                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|tx_even_int                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.587 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.787      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|kchar                                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[6]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.593 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[4]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.793      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.608 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.809      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_IDLE                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|tx_even_int                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.613 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.813      ;
; 1.615 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.815      ;
; 1.615 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.815      ;
; 1.615 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.815      ;
; 1.615 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END2                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.815      ;
; 1.615 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END3                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.815      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|kchar                                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[6]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.622 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[4]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.056      ; 1.822      ;
; 1.630 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.416      ; 2.190      ;
; 1.630 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.416      ; 2.190      ;
; 1.634 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.835      ;
; 1.634 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.057      ; 1.835      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.119      ;
; 0.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.119      ;
; 0.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.119      ;
; 0.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.119      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.288      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.288      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.288      ;
; 1.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.291      ;
; 1.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.291      ;
; 1.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.291      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.317      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.416      ;
; 1.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.542      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.553      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.553      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.553      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.553      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.553      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.557      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.764      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.764      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.764      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.774      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.774      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.961      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.984      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.984      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.984      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.984      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.984      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.984      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.984      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.155      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.195      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.195      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.195      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.195      ;
; 2.737 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.942      ;
; 2.737 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.942      ;
; 2.737 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.942      ;
; 2.737 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.942      ;
; 2.737 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.942      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[8]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[0]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[1]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[2]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[3]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[4]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[5]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[6]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[7]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 1.337 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[5]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.337 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[4]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.337 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[3]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.337 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[2]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.337 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[1]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.337 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[0]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.337 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[6]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.337 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zstart                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.544      ;
; 1.481 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.045      ;
; 1.481 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 2.045      ;
; 1.503 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.047      ;
; 1.503 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.047      ;
; 1.504 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.047      ;
; 1.504 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.047      ;
; 1.506 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.050      ;
; 1.506 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.050      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[0]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[1]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|rinit                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|rinit                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|sdone                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|sdone                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|sdone                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[2]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rhold_reg[1]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.511 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rhold_reg[0]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.719      ;
; 1.516 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[1]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.720      ;
; 1.516 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[0]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.720      ;
; 1.516 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[2]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.720      ;
; 1.516 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rinit                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.720      ;
; 1.516 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|sdone                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.720      ;
; 1.516 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zstart                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.720      ;
; 1.516 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|reset_start                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.720      ;
; 1.523 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.061      ;
; 1.523 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.061      ;
; 1.523 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.061      ;
; 1.523 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.061      ;
; 1.523 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.061      ;
; 1.523 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.061      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.051      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.051      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.051      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.051      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 2.052      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 2.052      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 2.052      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 2.052      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 2.052      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 2.052      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.051      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 2.051      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|wr_b_rptr[4]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 2.052      ;
; 1.527 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|wr_b_rptr[5]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 2.052      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.049      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.049      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.049      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.049      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.049      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.049      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.049      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 2.049      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.531 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 2.047      ;
; 1.787 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 2.325      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[1]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[2]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[3]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[4]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[5]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[6]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[7]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[8]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[10]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.055      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.045      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.045      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[0]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.044      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[1]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.044      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[2]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.044      ;
; 1.830 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[3]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.044      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 218
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.151
Worst Case Available Settling Time: 7.184 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 4.520  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 5.160  ; 0.000         ;
; n/a                                                                                                                                                        ; 17.034 ; 0.000         ;
; clk_50                                                                                                                                                     ; 18.750 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 46.544 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 0.100 ; 0.000         ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.148 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 0.185 ; 0.000         ;
; clk_50                                                                                                                                                     ; 0.186 ; 0.000         ;
; n/a                                                                                                                                                        ; 2.159 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 6.122  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 7.725  ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 49.223 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.484 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 0.557 ; 0.000         ;
; altera_reserved_tck                                                                                                                                        ; 0.560 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout   ; 3.745  ; 0.000         ;
; clk_125                                                                                                                                                      ; 3.987  ; 0.000         ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout ; 4.000  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ; 4.752  ; 0.000         ;
; clk_50                                                                                                                                                       ; 9.472  ; 0.000         ;
; altera_reserved_tck                                                                                                                                          ; 49.401 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.520 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.416      ;
; 4.656 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.037     ; 3.294      ;
; 4.658 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.037     ; 3.292      ;
; 4.658 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.037     ; 3.292      ;
; 4.659 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.277      ;
; 4.664 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.273      ;
; 4.685 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.252      ;
; 4.731 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.206      ;
; 4.741 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.195      ;
; 4.750 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.186      ;
; 4.751 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.185      ;
; 4.787 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 3.148      ;
; 4.794 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 3.151      ;
; 4.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.151      ;
; 4.802 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.149      ;
; 4.802 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.149      ;
; 4.803 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.134      ;
; 4.821 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.130      ;
; 4.823 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.128      ;
; 4.823 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.128      ;
; 4.824 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.113      ;
; 4.832 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.104      ;
; 4.833 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.103      ;
; 4.837 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.099      ;
; 4.845 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.087      ;
; 4.855 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 3.077      ;
; 4.867 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.084      ;
; 4.869 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.082      ;
; 4.869 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 3.082      ;
; 4.869 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 3.066      ;
; 4.870 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.067      ;
; 4.894 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.043      ;
; 4.895 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.042      ;
; 4.915 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.022      ;
; 4.916 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.021      ;
; 4.923 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 3.014      ;
; 4.929 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 3.016      ;
; 4.930 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 3.029      ;
; 4.931 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 3.005      ;
; 4.932 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 3.027      ;
; 4.932 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 3.027      ;
; 4.952 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.984      ;
; 4.953 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 2.992      ;
; 4.955 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.982      ;
; 4.957 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.975      ;
; 4.961 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.976      ;
; 4.962 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.975      ;
; 4.965 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_err_reg1           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 2.980      ;
; 4.967 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.965      ;
; 4.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.037     ; 2.976      ;
; 4.976 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.037     ; 2.974      ;
; 4.976 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.037     ; 2.974      ;
; 4.982 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.954      ;
; 4.982 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.950      ;
; 4.989 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 2.956      ;
; 4.992 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_RX_INVAL  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 2.956      ;
; 4.998 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[7]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.938      ;
; 4.999 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[3]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.040     ; 2.948      ;
; 5.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg2            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.934      ;
; 5.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.037     ; 2.925      ;
; 5.043 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 2.905      ;
; 5.046 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.891      ;
; 5.047 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.890      ;
; 5.047 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.046     ; 2.894      ;
; 5.059 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 2.892      ;
; 5.061 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 2.890      ;
; 5.061 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 2.890      ;
; 5.062 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg1            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.874      ;
; 5.064 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.872      ;
; 5.064 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 2.881      ;
; 5.066 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 2.893      ;
; 5.068 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 2.891      ;
; 5.068 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 2.891      ;
; 5.083 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[3]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.853      ;
; 5.093 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.043     ; 2.851      ;
; 5.094 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_en_reg                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.838      ;
; 5.102 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[4]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 2.857      ;
; 5.104 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[4]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_START ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.832      ;
; 5.104 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[5]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 2.855      ;
; 5.104 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[6]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.028     ; 2.855      ;
; 5.105 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|wire_receive_pcs0_runningdisp[0]           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_carrierdetect                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.102      ; 2.984      ;
; 5.107 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[3]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.055     ; 2.825      ;
; 5.112 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[6]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.040     ; 2.835      ;
; 5.123 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 2.828      ;
; 5.125 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|idle_ena                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 2.823      ;
; 5.126 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.811      ;
; 5.129 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[0]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.043     ; 2.815      ;
; 5.130 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[3]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.040     ; 2.817      ;
; 5.133 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 2.818      ;
; 5.135 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[2]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 2.816      ;
; 5.144 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[6]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg1            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.051     ; 2.792      ;
; 5.145 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 2.806      ;
; 5.146 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[2]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg2            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.791      ;
; 5.147 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[7]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.790      ;
; 5.149 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[1]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 2.796      ;
; 5.150 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[1]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[3]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 2.795      ;
; 5.152 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|char_err_int                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[2]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.042     ; 2.793      ;
; 5.156 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|kchar_int                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.043     ; 2.788      ;
; 5.161 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]                                                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.037     ; 2.789      ;
; 5.167 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|frame_int[5]                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_dv_reg2            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 2.770      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 5.160 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.786      ;
; 5.217 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.729      ;
; 5.223 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.723      ;
; 5.228 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.718      ;
; 5.240 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.706      ;
; 5.286 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.660      ;
; 5.296 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.650      ;
; 5.309 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.637      ;
; 5.349 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.596      ;
; 5.356 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.591      ;
; 5.380 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.566      ;
; 5.412 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.533      ;
; 5.413 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.534      ;
; 5.415 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.522      ;
; 5.416 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.529      ;
; 5.418 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[1]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.529      ;
; 5.419 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.528      ;
; 5.424 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.523      ;
; 5.430 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_gen_which_resides_within_ethernet_sys_sgdma_1:the_byteenable_gen_which_resides_within_ethernet_sys_sgdma_1|thirty_two_bit_byteenable_FSM_which_resides_within_ethernet_sys_sgdma_1:the_thirty_two_bit_byteenable_FSM|state_bit ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.517      ;
; 5.436 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.511      ;
; 5.450 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[2]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 4.511      ;
; 5.462 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.469      ;
; 5.466 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_enable                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.481      ;
; 5.472 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.465      ;
; 5.473 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[1]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.472      ;
; 5.477 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.458      ;
; 5.478 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.459      ;
; 5.480 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[2]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.467      ;
; 5.482 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.465      ;
; 5.483 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.454      ;
; 5.484 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.448      ;
; 5.488 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[39]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.457      ;
; 5.488 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[47]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.458      ;
; 5.492 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.455      ;
; 5.493 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.439      ;
; 5.495 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[38]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.450      ;
; 5.495 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.442      ;
; 5.501 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.444      ;
; 5.505 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.442      ;
; 5.507 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[42]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.439      ;
; 5.509 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.422      ;
; 5.525 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.406      ;
; 5.534 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.401      ;
; 5.537 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_enable                                                                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 4.424      ;
; 5.540 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[40]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.406      ;
; 5.540 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.395      ;
; 5.541 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.396      ;
; 5.541 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.391      ;
; 5.545 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.401      ;
; 5.545 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.390      ;
; 5.547 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.385      ;
; 5.549 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[0]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.398      ;
; 5.551 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.386      ;
; 5.552 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.380      ;
; 5.555 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.380      ;
; 5.555 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[8]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.390      ;
; 5.556 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[3]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.389      ;
; 5.557 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.378      ;
; 5.564 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.373      ;
; 5.564 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.368      ;
; 5.574 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[4]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.371      ;
; 5.576 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.371      ;
; 5.586 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[1]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.345      ;
; 5.587 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.346      ;
; 5.594 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.337      ;
; 5.598 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[1]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 4.363      ;
; 5.603 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.332      ;
; 5.604 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.332      ;
; 5.608 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[38]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.323      ;
; 5.608 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.338      ;
; 5.610 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[43]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.322      ;
; 5.612 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[0]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.334      ;
; 5.612 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.323      ;
; 5.613 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[5]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.332      ;
; 5.613 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.322      ;
; 5.618 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.317      ;
; 5.619 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[6]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.326      ;
; 5.620 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[41]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.312      ;
; 5.623 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.312      ;
; 5.626 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.309      ;
; 5.630 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[34]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.302      ;
; 5.634 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.304      ;
; 5.635 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[33]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.302      ;
; 5.635 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.300      ;
; 5.636 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.301      ;
; 5.640 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_byteenable_reg[2]                                                                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[33] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 4.322      ;
; 5.643 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|byteenable_gen_which_resides_within_ethernet_sys_sgdma_1:the_byteenable_gen_which_resides_within_ethernet_sys_sgdma_1|thirty_two_bit_byteenable_FSM_which_resides_within_ethernet_sys_sgdma_1:the_thirty_two_bit_byteenable_FSM|state_bit ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[34] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 4.318      ;
; 5.644 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[44]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.289      ;
; 5.648 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[8]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.283      ;
; 5.650 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a6~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.125      ; 4.484      ;
; 5.650 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[32]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.283      ;
; 5.655 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[45]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.278      ;
; 5.663 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.275      ;
; 5.666 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[35]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.272      ;
; 5.666 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[37]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.268      ;
; 5.667 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[4]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.264      ;
; 5.667 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[36]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.269      ;
; 5.667 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|write_command_data_reg[46]                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.266      ;
; 5.669 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_mva2:auto_generated|ram_block1a1~portb_we_reg                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.136      ; 4.476      ;
; 5.669 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[3]                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|out_data[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.262      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.034 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -2.036     ; 0.930      ;
; 17.034 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -2.036     ; 0.930      ;
; 17.421 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; n/a         ; 20.000       ; -2.060     ; 0.519      ;
; 17.459 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -2.046     ; 0.495      ;
; 17.459 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 20.000       ; -2.046     ; 0.495      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 18.750 ; cntr[2]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.200      ;
; 18.758 ; cntr[1]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.192      ;
; 18.759 ; cntr[0]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.191      ;
; 18.821 ; cntr[4]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.129      ;
; 18.826 ; cntr[3]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.124      ;
; 18.886 ; cntr[6]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.064      ;
; 18.895 ; cntr[5]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.055      ;
; 18.924 ; cntr[2]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.026      ;
; 18.953 ; cntr[8]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.997      ;
; 18.963 ; cntr[7]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.987      ;
; 18.972 ; cntr[1]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.978      ;
; 18.972 ; cntr[0]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.978      ;
; 18.988 ; cntr[2]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.962      ;
; 18.992 ; cntr[2]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.958      ;
; 18.995 ; cntr[4]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.955      ;
; 18.996 ; cntr[1]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.954      ;
; 18.997 ; cntr[0]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.953      ;
; 19.030 ; cntr[9]   ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.920      ;
; 19.040 ; cntr[3]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.910      ;
; 19.040 ; cntr[1]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.910      ;
; 19.040 ; cntr[0]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.910      ;
; 19.056 ; cntr[2]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.894      ;
; 19.059 ; cntr[4]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.891      ;
; 19.060 ; cntr[2]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.890      ;
; 19.060 ; cntr[6]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.890      ;
; 19.063 ; cntr[4]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.887      ;
; 19.064 ; cntr[3]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.886      ;
; 19.064 ; cntr[1]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.886      ;
; 19.065 ; cntr[0]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.885      ;
; 19.108 ; cntr[5]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.842      ;
; 19.108 ; cntr[3]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.842      ;
; 19.108 ; cntr[1]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.842      ;
; 19.108 ; cntr[0]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.842      ;
; 19.124 ; cntr[2]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.826      ;
; 19.124 ; cntr[6]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.826      ;
; 19.127 ; cntr[8]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.823      ;
; 19.127 ; cntr[4]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.823      ;
; 19.128 ; cntr[2]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.822      ;
; 19.128 ; cntr[6]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.822      ;
; 19.131 ; cntr[4]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.819      ;
; 19.132 ; cntr[3]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.818      ;
; 19.132 ; cntr[1]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.818      ;
; 19.133 ; cntr[5]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.817      ;
; 19.133 ; cntr[0]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.817      ;
; 19.176 ; cntr[7]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.774      ;
; 19.176 ; cntr[5]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.774      ;
; 19.176 ; cntr[3]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.774      ;
; 19.176 ; cntr[1]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.774      ;
; 19.176 ; cntr[0]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.774      ;
; 19.200 ; cntr[1]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.750      ;
; 19.200 ; cntr[3]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.750      ;
; 19.201 ; cntr[7]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.749      ;
; 19.201 ; cntr[5]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.749      ;
; 19.201 ; cntr[0]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.749      ;
; 19.336 ; cntr[10]  ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.336 ; cntr[10]  ; cntr[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.614      ;
; 19.390 ; cntr[10]  ; cntr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.560      ;
; 19.410 ; cntr[9]   ; cntr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.540      ;
; 19.411 ; cntr[1]   ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.539      ;
; 19.411 ; cntr[3]   ; cntr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.539      ;
; 19.412 ; cntr[7]   ; cntr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.538      ;
; 19.412 ; cntr[5]   ; cntr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.538      ;
; 19.412 ; cntr[0]   ; cntr[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.538      ;
; 19.420 ; cntr[8]   ; cntr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.530      ;
; 19.421 ; cntr[6]   ; cntr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.529      ;
; 19.421 ; cntr[2]   ; cntr[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.529      ;
; 19.423 ; cntr[4]   ; cntr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.527      ;
; 19.591 ; cntr[0]   ; cntr[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 0.359      ;
+--------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 3.768      ;
; 46.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 3.673      ;
; 46.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 3.330      ;
; 47.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 3.298      ;
; 47.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 3.168      ;
; 47.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 3.058      ;
; 47.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.989      ;
; 47.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 2.924      ;
; 47.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.880      ;
; 47.501 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.815      ;
; 47.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.725      ;
; 47.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.708      ;
; 47.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.638      ;
; 47.784 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.532      ;
; 47.785 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.528      ;
; 47.966 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 2.352      ;
; 48.115 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 2.199      ;
; 48.119 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.333      ; 2.201      ;
; 48.157 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 2.158      ;
; 48.162 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 2.155      ;
; 48.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.091      ;
; 48.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.036      ;
; 48.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 1.786      ;
; 48.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 1.781      ;
; 48.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 1.759      ;
; 48.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 1.749      ;
; 48.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 1.734      ;
; 48.711 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 1.602      ;
; 48.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 1.596      ;
; 48.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.332      ; 1.495      ;
; 49.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 1.188      ;
; 49.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 1.100      ;
; 49.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 1.067      ;
; 49.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 1.008      ;
; 49.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 0.969      ;
; 49.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 0.974      ;
; 49.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 0.950      ;
; 49.859 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 0.459      ;
; 96.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.342      ;
; 96.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.340      ;
; 96.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.247      ;
; 96.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.242      ;
; 96.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.245      ;
; 96.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.182      ;
; 96.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.147      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.109      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.109      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.109      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.109      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.109      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.109      ;
; 96.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.109      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.061      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.050      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.050      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.050      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.050      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.050      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.050      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.050      ;
; 96.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.050      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.014      ;
; 96.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.991      ;
; 96.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.961      ;
; 96.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.961      ;
; 96.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.961      ;
; 96.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.961      ;
; 96.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.961      ;
; 96.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.961      ;
; 96.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_caj:auto_generated|counter_reg_bit[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.961      ;
; 97.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.912      ;
; 97.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.904      ;
; 97.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.902      ;
; 97.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.894      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.872      ;
; 97.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.870      ;
; 97.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.863      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.100 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.423      ;
; 0.120 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.456      ;
; 0.135 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.461      ;
; 0.136 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_0|descriptor_write_writedata[17]                                                                                                      ; ethernet_sys:u0|ethernet_sys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_66b2:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.462      ;
; 0.138 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.463      ;
; 0.142 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[14]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.144 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[75]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.481      ;
; 0.144 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[77]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.481      ;
; 0.144 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[78]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.483      ;
; 0.145 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[11]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.147 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[207]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[192]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.486      ;
; 0.150 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[202]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.487      ;
; 0.151 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[203]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.488      ;
; 0.153 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[201]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.490      ;
; 0.153 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[205]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.490      ;
; 0.154 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[203]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[8]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]           ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9jh1:auto_generated|ram_block1a0~porta_address_reg0                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[71]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.492      ;
; 0.156 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.491      ;
; 0.157 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[205]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[12]                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.160 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                                        ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_address_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[2]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_register_bank_b_module:ethernet_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_0qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.497      ;
; 0.162 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_chain:the_ethernet_sys_sgdma_0_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_0:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_0|desc_reg[200]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_command_fifo:the_ethernet_sys_sgdma_0_command_fifo|scfifo:ethernet_sys_sgdma_0_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[11]                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[73]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.500      ;
; 0.163 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[198]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.500      ;
; 0.164 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]           ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[68]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.501      ;
; 0.165 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a16~porta_address_reg0                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.165 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[199]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.502      ;
; 0.166 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]           ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a16~porta_address_reg0                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[200]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.504      ;
; 0.168 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.168 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[14]                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[13]                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]           ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.494      ;
; 0.171 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a16~porta_address_reg0                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[10]                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.173 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[196]                                                                                                                         ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.510      ;
; 0.173 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[5]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[67]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.512      ;
; 0.176 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.178 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_control[9]                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|mdio_control[9]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[1]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.504      ;
; 0.179 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[3]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.504      ;
; 0.179 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[15]                                                                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.504      ;
; 0.180 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[6]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[9]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.181 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_reg[72]                                                                                                                          ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.518      ;
; 0.182 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.182 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.506      ;
; 0.182 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.506      ;
; 0.183 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[7]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.508      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4924:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|counter[4]                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_status_token_fifo:the_ethernet_sys_sgdma_1_status_token_fifo|scfifo:ethernet_sys_sgdma_1_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.509      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|usedw_is_0_dff                               ; ethernet_sys:u0|ethernet_sys_sgdma_0:sgdma_0|ethernet_sys_sgdma_0_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo|ethernet_sys_sgdma_0_m_readfifo_m_readfifo:the_ethernet_sys_sgdma_0_m_readfifo_m_readfifo|scfifo:ethernet_sys_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|usedw_is_0_dff                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_write                                                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_write                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_read                                                                                                                                                                                                                             ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_read                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[8]                                                                                                                                                                                                                          ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[8]                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.148 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.220      ; 0.472      ;
; 0.162 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.220      ; 0.486      ;
; 0.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a0~portb_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.175      ; 0.442      ;
; 0.166 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.220      ; 0.490      ;
; 0.172 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a16~porta_address_reg0                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.217      ; 0.493      ;
; 0.176 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a8~porta_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.218      ; 0.498      ;
; 0.176 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dmh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.220      ; 0.500      ;
; 0.177 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a8~porta_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.218      ; 0.499      ;
; 0.179 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a8~porta_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.218      ; 0.501      ;
; 0.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_9sh1:auto_generated|ram_block1a8~porta_address_reg0                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.218      ; 0.503      ;
; 0.183 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.312      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.312      ;
; 0.184 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatainserted_reg1                                                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatainserted                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length_invalid                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length_invalid                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s                                                                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err_reg                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err_reg                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_inc                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_inc                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_wait                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3]                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3]                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched                                                                                                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched_temp                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched_temp                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok                                                                                                                                                                         ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok                                                                                                                                                                          ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_IDLE_D                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_IDLE_D                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[1]                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[1]                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[0]                                                                                                                                      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ack_cnt[0]                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[0]                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[0]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[1]                                                                                                                                   ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_abiliy_cnt[1]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_status                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_status                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_END_EXTEND2                                                                                                           ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|state.STM_TYP_FRM_END_EXTEND2                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|rx_even_sync_done                                                                                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|rx_even_sync_done                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[2]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[2]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[1]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[1]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                                                                                                                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[0]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[0]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[2]                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[2]                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                    ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok                                                                                                                                                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                                                                               ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                                                            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                       ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                                        ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[3]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[3]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[1]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[1]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[4]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[4]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]                                                                                                                                                                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                     ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.044      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                  ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                       ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                      ; ethernet_sys:u0|ethernet_sys_nios2_gen2_0:nios2_gen2_0|ethernet_sys_nios2_gen2_0_cpu:cpu|ethernet_sys_nios2_gen2_0_cpu_nios2_oci:the_ethernet_sys_nios2_gen2_0_cpu_nios2_oci|ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_wrapper|ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck:the_ethernet_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                                                                                                                ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.186 ; cntr[10]  ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; cntr[0]   ; cntr[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.314      ;
; 0.297 ; cntr[8]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; cntr[6]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; cntr[4]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; cntr[2]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; cntr[9]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cntr[7]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cntr[5]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cntr[3]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.419      ;
; 0.302 ; cntr[0]   ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; cntr[1]   ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.424      ;
; 0.446 ; cntr[8]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; cntr[6]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; cntr[4]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; cntr[2]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.567      ;
; 0.455 ; cntr[1]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; cntr[0]   ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; cntr[7]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; cntr[5]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; cntr[3]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.577      ;
; 0.458 ; cntr[1]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; cntr[0]   ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; cntr[7]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; cntr[5]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; cntr[3]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.580      ;
; 0.492 ; cntr[10]  ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; cntr[10]  ; cntr[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.613      ;
; 0.509 ; cntr[6]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; cntr[4]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; cntr[2]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.630      ;
; 0.512 ; cntr[6]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; cntr[4]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; cntr[2]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.633      ;
; 0.521 ; cntr[1]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; cntr[0]   ; cntr[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; cntr[5]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; cntr[3]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; cntr[1]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; cntr[0]   ; cntr[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; cntr[5]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; cntr[3]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.646      ;
; 0.575 ; cntr[4]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; cntr[2]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.696      ;
; 0.578 ; cntr[4]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.699      ;
; 0.578 ; cntr[2]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.699      ;
; 0.587 ; cntr[1]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; cntr[0]   ; cntr[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; cntr[3]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.709      ;
; 0.590 ; cntr[1]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; cntr[0]   ; cntr[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; cntr[3]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.712      ;
; 0.607 ; cntr[9]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.728      ;
; 0.641 ; cntr[2]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.762      ;
; 0.644 ; cntr[2]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.765      ;
; 0.653 ; cntr[1]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.774      ;
; 0.653 ; cntr[0]   ; cntr[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.774      ;
; 0.656 ; cntr[1]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.777      ;
; 0.656 ; cntr[0]   ; cntr[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.777      ;
; 0.660 ; cntr[8]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.781      ;
; 0.673 ; cntr[7]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.794      ;
; 0.726 ; cntr[6]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.847      ;
; 0.739 ; cntr[5]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.860      ;
; 0.792 ; cntr[4]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.913      ;
; 0.805 ; cntr[3]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.926      ;
; 0.858 ; cntr[2]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.979      ;
; 0.870 ; cntr[1]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.991      ;
; 0.870 ; cntr[0]   ; cntr[10] ; clk_50       ; clk_50      ; 0.000        ; 0.037      ; 0.991      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.159 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -1.733     ; 0.426      ;
; 2.159 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -1.733     ; 0.426      ;
; 2.314 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; n/a         ; 0.000        ; -1.871     ; 0.443      ;
; 2.528 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -1.723     ; 0.805      ;
; 2.528 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                              ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; n/a         ; 0.000        ; -1.723     ; 0.805      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.122 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.032     ; 1.833      ;
; 6.153 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.796      ;
; 6.153 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.796      ;
; 6.157 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.025     ; 1.805      ;
; 6.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.029     ; 1.795      ;
; 6.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[3]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.029     ; 1.795      ;
; 6.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[0]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.029     ; 1.795      ;
; 6.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.029     ; 1.795      ;
; 6.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[6]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.029     ; 1.795      ;
; 6.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[1]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.029     ; 1.795      ;
; 6.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[0]                                                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.029     ; 1.795      ;
; 6.201 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.747      ;
; 6.201 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.747      ;
; 6.201 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.747      ;
; 6.201 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.747      ;
; 6.201 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.747      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.747      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.746      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.747      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.746      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.746      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.747      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.746      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.746      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.746      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.039     ; 1.746      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.747      ;
; 6.202 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.747      ;
; 6.206 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.743      ;
; 6.206 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.743      ;
; 6.206 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.743      ;
; 6.206 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.038     ; 1.743      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|page_receive_l                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 1.711      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_PAGE_RCV_RXCK|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 1.711      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_PAGE_RCV_RXCK|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 1.711      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[3]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 1.710      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[4]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 1.710      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[6]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 1.710      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[11]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 1.710      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[13]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 1.710      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[7]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 1.710      ;
; 6.227 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[15]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.050     ; 1.710      ;
; 6.228 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[9]                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 1.701      ;
; 6.228 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[14]                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.058     ; 1.701      ;
; 6.229 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                                                                                                                                  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.047     ; 1.711      ;
; 6.229 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.047     ; 1.711      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|inf_64                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.045     ; 1.708      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[2]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.045     ; 1.708      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[0]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.045     ; 1.708      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[3]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.045     ; 1.708      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_max_eq[1]                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.045     ; 1.708      ;
; 6.234 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|sup_frm_maxv                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.045     ; 1.708      ;
; 6.235 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 1.703      ;
; 6.235 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                     ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 1.703      ;
; 6.235 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|phy_rd_ack0                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.049     ; 1.703      ;
; 6.240 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data[0]                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 1.695      ;
; 6.240 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg2[0]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 1.695      ;
; 6.240 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data[4]                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 1.695      ;
; 6.240 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg2[4]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 1.695      ;
; 6.240 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|gmii_data_reg1[0]                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.052     ; 1.695      ;
; 6.286 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[0]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.113      ; 1.782      ;
; 6.286 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[1]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; 0.113      ; 1.782      ;
; 6.351 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[29]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.033     ; 1.603      ;
; 6.351 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.033     ; 1.603      ;
; 6.351 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.033     ; 1.603      ;
; 6.351 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.033     ; 1.603      ;
; 6.351 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[27]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.033     ; 1.603      ;
; 6.351 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.033     ; 1.603      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[26]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.035     ; 1.600      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.035     ; 1.600      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.034     ; 1.601      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.034     ; 1.601      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[30]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[25]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.035     ; 1.600      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.035     ; 1.600      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[24]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.035     ; 1.600      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.035     ; 1.600      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[0]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[1]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[2]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[3]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.034     ; 1.601      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[4]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.036     ; 1.599      ;
; 6.352 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[5]                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 8.000        ; -0.034     ; 1.601      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 7.725 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.226      ;
; 7.725 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_avalon_st_adapter_001:avalon_st_adapter_001|ethernet_sys_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo:ethernet_sys_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[1] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.226      ;
; 7.732 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[15]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.216      ;
; 7.732 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[12]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.216      ;
; 7.732 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[21]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.216      ;
; 7.732 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[23]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.216      ;
; 7.734 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[1]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.206      ;
; 7.734 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[5]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.206      ;
; 7.734 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[6]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.206      ;
; 7.734 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[8]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.205      ;
; 7.734 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[12]                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.205      ;
; 7.738 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[3]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.211      ;
; 7.738 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.211      ;
; 7.738 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[6]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.211      ;
; 7.738 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[8]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.211      ;
; 7.738 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[18]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.211      ;
; 7.738 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[17]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.211      ;
; 7.738 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_m_write:the_ethernet_sys_sgdma_1_m_write|m_write_write                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 2.209      ;
; 7.739 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|link_timer_reg[11]                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.201      ;
; 7.740 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_avalon_arbiter:avalon_arbiter|channel_writedata[25]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.206      ;
; 7.757 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|clear_interrupt                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.191      ;
; 7.757 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|delayed_csr_write                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.191      ;
; 7.760 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_command_fifo:the_ethernet_sys_sgdma_1_command_fifo|scfifo:ethernet_sys_sgdma_1_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 2.207      ;
; 7.761 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[25]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.200      ;
; 7.761 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[28]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.200      ;
; 7.761 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[7]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.200      ;
; 7.761 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[5]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.200      ;
; 7.761 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[2]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.200      ;
; 7.761 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[1]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.200      ;
; 7.761 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[0]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.200      ;
; 7.761 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[17]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.200      ;
; 7.762 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|eop_encountered                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.188      ;
; 7.762 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[16]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.188      ;
; 7.762 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[17]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.188      ;
; 7.762 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[1]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.188      ;
; 7.762 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|control_reg[19]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.188      ;
; 7.762 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|control_status_slave_which_resides_within_ethernet_sys_sgdma_1:the_control_status_slave_which_resides_within_ethernet_sys_sgdma_1|delayed_eop_encountered           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.188      ;
; 7.764 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[14]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.185      ;
; 7.764 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[13]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.185      ;
; 7.764 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[12]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.185      ;
; 7.764 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[11]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.185      ;
; 7.764 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[10]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.185      ;
; 7.764 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[9]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.185      ;
; 7.764 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[8]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.185      ;
; 7.764 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_write_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_write_which_resides_within_ethernet_sys_sgdma_1|descriptor_write_writedata[23]            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.185      ;
; 7.768 ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|reset_n                  ; ethernet_sys:u0|ethernet_sys_sgdma_1:sgdma_1|ethernet_sys_sgdma_1_chain:the_ethernet_sys_sgdma_1_chain|descriptor_read_which_resides_within_ethernet_sys_sgdma_1:the_descriptor_read_which_resides_within_ethernet_sys_sgdma_1|desc_assembler[144]                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.190      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[2]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.033      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.035      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_vef:auto_generated|counter_reg_bit[0]                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_vef:auto_generated|counter_reg_bit[1]                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_vef:auto_generated|counter_reg_bit[2]                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_vef:auto_generated|counter_reg_bit[3]                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_vef:auto_generated|counter_reg_bit[4]                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_vef:auto_generated|counter_reg_bit[5]                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate1                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate2                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.033      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.033      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.033      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[3]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.033      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.033      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.033      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.035      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|ethernet_sys_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.033      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:descriptor_memory_s1_translator|read_latency_shift_reg[0]                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.034      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[5]                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.024      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.025      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.025      ;
; 7.920 ; ethernet_sys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|ethernet_sys_jtag_uart_0_scfifo_r:the_ethernet_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.025      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 1.098      ;
; 49.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 1.098      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.051      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.051      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.051      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.051      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.051      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.067      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.890 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.065      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.051      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.051      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.051      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.051      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.051      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.051      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.051      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.064      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.064      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.064      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.064      ;
; 97.891 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.064      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.892 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.062      ;
; 97.898 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.061      ;
; 97.898 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.061      ;
; 97.898 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.061      ;
; 97.898 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.061      ;
; 97.898 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.061      ;
; 97.898 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.061      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                                                                                               ; Latch Clock                                                                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[1]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.605      ;
; 0.484 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[0]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.037      ; 0.605      ;
; 0.558 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_errdetect                                                                                                                                                                                                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.036      ; 0.678      ;
; 0.558 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[2]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.036      ; 0.678      ;
; 0.558 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[3]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.036      ; 0.678      ;
; 0.558 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_ctrldetect                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.036      ; 0.678      ;
; 0.632 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatainserted                                                                                                                                                                                                        ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.239      ; 0.955      ;
; 0.632 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatadeleted_reg1                                                                                                                                                                                                       ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.239      ; 0.955      ;
; 0.632 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_rmfifodatainserted_reg1                                                                                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.239      ; 0.955      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runlengthviolation_latched                                                                                                                                                                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_carrierdetect                                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_runningdisp_reg1                                                                                                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_patterndetect_reg1                                                                                                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_disperr_reg1                                                                                                                                                                                                                 ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_errdetect_reg1                                                                                                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[2]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[4]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[1]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[3]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[0]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.729 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_ctrldetect_reg1                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.858      ;
; 0.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[7]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.929      ;
; 0.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[4]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.929      ;
; 0.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[5]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.929      ;
; 0.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_dataout[6]                                                                                                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.929      ;
; 0.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg1                                                                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.929      ;
; 0.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[7]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.929      ;
; 0.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[5]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.929      ;
; 0.800 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_dataout_reg1[6]                                                                                                                                                                                                              ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.929      ;
; 0.826 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|altpcs_rmfifodatadeleted                                                                                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.955      ;
; 0.826 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg2                                                                                                                                                                                                                    ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.045      ; 0.955      ;
; 0.833 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 0.956      ;
; 0.841 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.040      ; 0.965      ;
; 0.841 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.040      ; 0.965      ;
; 0.884 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.007      ;
; 0.892 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.040      ; 1.016      ;
; 0.892 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.040      ; 1.016      ;
; 0.901 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.244      ; 1.229      ;
; 0.901 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.244      ; 1.229      ;
; 0.952 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.244      ; 1.280      ;
; 0.952 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.244      ; 1.280      ;
; 0.972 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.094      ;
; 0.972 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.094      ;
; 0.972 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.094      ;
; 0.972 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END2                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.094      ;
; 0.972 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END3                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.094      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_IDLE                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|tx_even_int                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.974 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.096      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|kchar                                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[6]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.978 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[4]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.101      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 0.983 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.106      ;
; 1.023 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.145      ;
; 1.023 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.145      ;
; 1.023 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.145      ;
; 1.023 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END2                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.145      ;
; 1.023 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_FRM_END3                                                                                                                           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.145      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1D                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_IDLE                                                                                                                               ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|tx_even_int                                                                                                                                      ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.025 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.038      ; 1.147      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                   ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1A                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|kchar                                                                                                                                            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[7]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[6]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[5]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.029 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[4]                                                                                                                                         ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.152      ;
; 1.034 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C2C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.157      ;
; 1.034 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1B                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.157      ;
; 1.034 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|state.STM_TYP_CF_C1C                                                                                                                             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.157      ;
; 1.034 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out      ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 0.000        ; 0.039      ; 1.157      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[8]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[0]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[1]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[2]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[3]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[4]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[5]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[6]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rhold_reg[7]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.679      ;
; 0.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[5]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[4]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[3]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[2]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[1]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[0]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|zspulse[6]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zstart                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[1]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.023      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[0]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.023      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zspulse[2]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.023      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|rinit                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.023      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalreset|sdone                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.023      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_digitalonly|zstart                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.023      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[0]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[1]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|rinit                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|rinit                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_pll_powerdown|sdone                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalreset|sdone                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rinit                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|sdone                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_tx_digitalonly|zspulse[2]                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rhold_reg[1]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_sequencer:altera_tse_reset_sequencer_inst|altera_tse_reset_ctrl_lego:lego_rx_analogreset|rhold_reg[0]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.026      ;
; 0.899 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|altera_tse_reset_synchronizer:reset_sync_u0|altera_tse_reset_synchronizer_chain_out ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_pcs_pma_gxb:i_tse_pcs_0|reset_start                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.023      ;
; 0.976 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.313      ;
; 0.976 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.313      ;
; 0.987 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.313      ;
; 0.987 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.313      ;
; 0.990 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 1.317      ;
; 0.990 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 1.317      ;
; 0.992 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.317      ;
; 0.992 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.317      ;
; 1.000 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.318      ;
; 1.000 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.318      ;
; 1.000 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.318      ;
; 1.000 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.318      ;
; 1.000 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.318      ;
; 1.000 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.318      ;
; 1.001 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.319      ;
; 1.001 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.319      ;
; 1.001 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.319      ;
; 1.001 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.319      ;
; 1.001 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.319      ;
; 1.001 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.319      ;
; 1.001 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|wr_b_rptr[4]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.319      ;
; 1.001 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|wr_b_rptr[5]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.319      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.325      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.325      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.325      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.325      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.325      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.325      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.002 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.313      ;
; 1.003 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.316      ;
; 1.003 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.316      ;
; 1.003 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.316      ;
; 1.003 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.316      ;
; 1.003 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.316      ;
; 1.003 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.316      ;
; 1.003 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.316      ;
; 1.003 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.316      ;
; 1.163 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 1.488      ;
; 1.180 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr_reg[0]                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 1.507      ;
; 1.180 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_data_out_reg[0]                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 1.507      ;
; 1.180 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[0]                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 1.507      ;
; 1.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.313      ;
; 1.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.313      ;
; 1.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.313      ;
; 1.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.313      ;
; 1.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.313      ;
; 1.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.313      ;
; 1.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.313      ;
; 1.181 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.313      ;
; 1.182 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.317      ;
; 1.182 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.317      ;
; 1.182 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.315      ;
; 1.182 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.315      ;
; 1.182 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.316      ;
; 1.182 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.316      ;
; 1.182 ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out            ; ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.316      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.682      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.682      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.682      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.682      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.802      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.848      ;
; 0.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.915      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.943      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.943      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.943      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.943      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.943      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.947      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.067      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.067      ;
; 0.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.075      ;
; 0.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.075      ;
; 0.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.075      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.189      ;
; 1.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.197      ;
; 1.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.197      ;
; 1.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.197      ;
; 1.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.197      ;
; 1.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.197      ;
; 1.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.197      ;
; 1.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ethernet_sys:u0|ethernet_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ethernet_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.197      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.315      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.343      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.343      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.343      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.343      ;
; 1.754 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.877      ;
; 1.754 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.877      ;
; 1.754 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.877      ;
; 1.754 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.877      ;
; 1.754 ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.877      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 218
Shortest Synchronizer Chain: 1 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.151
Worst Case Available Settling Time: 7.507 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                                                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                                              ; 1.738  ; 0.100 ; 4.805    ; 0.484   ; 3.725               ;
;  altera_reserved_tck                                                                                                                                          ; 43.548 ; 0.185 ; 48.181   ; 0.560   ; 49.401              ;
;  clk_125                                                                                                                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 3.976               ;
;  clk_50                                                                                                                                                       ; 17.777 ; 0.186 ; N/A      ; N/A     ; 9.472               ;
;  n/a                                                                                                                                                          ; 14.820 ; 2.159 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ; 1.738  ; 0.100 ; 6.176    ; 0.557   ; 4.711               ;
;  u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout   ; 1.830  ; 0.148 ; 4.805    ; 0.484   ; 3.725               ;
;  u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout ; N/A    ; N/A   ; N/A      ; N/A     ; 4.000               ;
; Design-wide TNS                                                                                                                                               ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                                                                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_125                                                                                                                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_50                                                                                                                                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                                                                          ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; fsm_a[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[14]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[15]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[16]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[17]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[18]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[19]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[20]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[21]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[22]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_a[23]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_oen             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_wen             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_bwan           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_bwbn           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_cen            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_clk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; enet_mdc            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; enet_resetn         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_csn             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; max2_csn            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[14]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[15]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fsm_d[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; enet_mdio           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; diff_125_p          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enet_intn           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pcie_perstn         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fsm_d[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enet_mdio           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_b7_se           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refclk_125_p        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; user_pb[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_pb[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cpu_resetn          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refclk_125_p(n)     ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fsm_a[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_a[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; fsm_a[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_a[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_a[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_a[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; fsm_a[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.34 V              ; -0.00633 V          ; 0.232 V                              ; 0.083 V                              ; 1.94e-09 s                  ; 1.83e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.34 V             ; -0.00633 V         ; 0.232 V                             ; 0.083 V                             ; 1.94e-09 s                 ; 1.83e-09 s                 ; No                        ; Yes                       ;
; fsm_a[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; fsm_a[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; fsm_a[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_a[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_a[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_a[20]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_a[21]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_a[22]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_a[23]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_oen             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_wen             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; sram_bwan           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; sram_bwbn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; sram_cen            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; sram_clk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; enet_mdc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; enet_resetn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; lcd_csn             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; max2_csn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_d[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_d[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_d[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; fsm_d[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; fsm_d[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_d[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_d[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_d[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; fsm_d[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.34 V              ; -0.00633 V          ; 0.232 V                              ; 0.083 V                              ; 1.94e-09 s                  ; 1.83e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.34 V             ; -0.00633 V         ; 0.232 V                             ; 0.083 V                             ; 1.94e-09 s                 ; 1.83e-09 s                 ; No                        ; Yes                       ;
; fsm_d[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_d[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; fsm_d[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; enet_mdio           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-08 V                   ; 2.34 V              ; -0.00371 V          ; 0.119 V                              ; 0.099 V                              ; 8.06e-10 s                  ; 1.69e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.47e-08 V                  ; 2.34 V             ; -0.00371 V         ; 0.119 V                             ; 0.099 V                             ; 8.06e-10 s                 ; 1.69e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fsm_a[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_a[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; fsm_a[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_a[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_a[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_a[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.203 V                              ; 0.046 V                              ; 2.34e-09 s                  ; 2.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.203 V                             ; 0.046 V                             ; 2.34e-09 s                 ; 2.24e-09 s                 ; Yes                       ; Yes                       ;
; fsm_a[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_a[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_a[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_a[20]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_a[21]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_a[22]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_a[23]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_oen             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_wen             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; sram_bwan           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; sram_bwbn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; sram_cen            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; sram_clk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; enet_mdc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; enet_resetn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; lcd_csn             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; max2_csn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_d[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_d[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_d[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; fsm_d[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; fsm_d[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_d[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_d[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_d[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.203 V                              ; 0.046 V                              ; 2.34e-09 s                  ; 2.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.203 V                             ; 0.046 V                             ; 2.34e-09 s                 ; 2.24e-09 s                 ; Yes                       ; Yes                       ;
; fsm_d[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_d[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; fsm_d[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; enet_mdio           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.84e-06 V                   ; 2.33 V              ; 7.84e-06 V          ; 0.035 V                              ; 0.05 V                               ; 9.66e-10 s                  ; 2.23e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.84e-06 V                  ; 2.33 V             ; 7.84e-06 V         ; 0.035 V                             ; 0.05 V                              ; 9.66e-10 s                 ; 2.23e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fsm_a[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_a[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; fsm_a[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_a[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_a[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_a[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.65 V              ; -0.0109 V           ; 0.234 V                              ; 0.125 V                              ; 1.64e-09 s                  ; 1.59e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.65 V             ; -0.0109 V          ; 0.234 V                             ; 0.125 V                             ; 1.64e-09 s                 ; 1.59e-09 s                 ; No                        ; Yes                       ;
; fsm_a[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsm_a[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_a[18]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_a[19]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_a[20]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_a[21]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_a[22]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_a[23]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_oen             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_wen             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; sram_bwan           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; sram_bwbn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; sram_cen            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; sram_clk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; enet_mdc            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; enet_resetn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; lcd_csn             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; max2_csn            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_d[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_d[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_d[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; fsm_d[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; fsm_d[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_d[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_d[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_d[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; fsm_d[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.65 V              ; -0.0109 V           ; 0.234 V                              ; 0.125 V                              ; 1.64e-09 s                  ; 1.59e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.65 V             ; -0.0109 V          ; 0.234 V                             ; 0.125 V                             ; 1.64e-09 s                 ; 1.59e-09 s                 ; No                        ; Yes                       ;
; fsm_d[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_d[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; fsm_d[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; enet_mdio           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.87e-07 V                   ; 2.64 V              ; -0.00681 V          ; 0.148 V                              ; 0.22 V                               ; 6.42e-10 s                  ; 1.44e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.87e-07 V                  ; 2.64 V             ; -0.00681 V         ; 0.148 V                             ; 0.22 V                              ; 6.42e-10 s                 ; 1.44e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                                                                                                 ; To Clock                                                                                                                                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                                                                                                        ; altera_reserved_tck                                                                                                                                        ; 7174       ; 0          ; 109      ; 3        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; altera_reserved_tck                                                                                                                                        ; false path ; 0          ; 0        ; 0        ;
; clk_50                                                                                                                                                     ; clk_50                                                                                                                                                     ; 77         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; false path ; false path ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 143741     ; 0          ; 0        ; 0        ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 54         ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 273        ; 0          ; 0        ; 0        ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 13892      ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                                                                                                 ; To Clock                                                                                                                                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                                                                                                        ; altera_reserved_tck                                                                                                                                        ; 7174       ; 0          ; 109      ; 3        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; altera_reserved_tck                                                                                                                                        ; false path ; 0          ; 0        ; 0        ;
; clk_50                                                                                                                                                     ; clk_50                                                                                                                                                     ; 77         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; false path ; false path ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 143741     ; 0          ; 0        ; 0        ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 54         ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 273        ; 0          ; 0        ; 0        ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 13892      ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                 ; To Clock                                                                                                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                        ; altera_reserved_tck                                                                                                                                        ; 331        ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 3          ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 4522       ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 30         ; 0        ; 0        ; 0        ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 1585       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                 ; To Clock                                                                                                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                        ; altera_reserved_tck                                                                                                                                        ; 331        ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 3          ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; 4522       ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 30         ; 0        ; 0        ; 0        ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout ; 1585       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 135   ; 135  ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 62    ; 62   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                                                 ; Clock                                                                                                                                                                  ; Type      ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; altera_reserved_tck                                                                                                                                                    ; altera_reserved_tck                                                                                                                                                    ; Base      ; Constrained ;
; clk_b7_se                                                                                                                                                              ; clk_50                                                                                                                                                                 ; Base      ; Constrained ;
; refclk_125_p                                                                                                                                                           ; clk_125                                                                                                                                                                ; Base      ; Constrained ;
; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                            ; Generated ; Constrained ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[0]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; Constrained ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[2]  ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; Constrained ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk ; Generated ; Constrained ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pma0|clockout            ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pma0|clockout            ; Generated ; Constrained ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout             ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout             ; Generated ; Constrained ;
; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout           ; u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout           ; Generated ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_resetn          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[9]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[10]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[11]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[12]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[13]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[14]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[15]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_pb[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_pb[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enet_mdc            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enet_mdio           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_a[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_a[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_oen             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_wen             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_csn             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_bwan           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_bwbn           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_cen            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_clk            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_resetn          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[9]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[10]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[11]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[12]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[13]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[14]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[15]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_pb[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_pb[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enet_mdc            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enet_mdio           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_a[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_a[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_d[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_oen             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fsm_wen             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_csn             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_bwan           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_bwbn           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_cen            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_clk            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Mar 26 14:05:26 2024
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ethernet_sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ethernet_sys/synthesis/submodules/ethernet_sys_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'ethernet_sys/synthesis/submodules/altera_eth_tse_pcs_pma_gxb.sdc'
Info (332104): Reading SDC File: 'ethernet_sys/synthesis/submodules/altera_eth_tse_mac.sdc'
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk} {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[0]} {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1]} {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|inclk[0]} -duty_cycle 20.00 -name {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[2]} {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout} {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout} {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout}
    Info (332110): create_generated_clock -source {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pma0|clockout} {u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pma0|clockout}
    Info (332110): set_max_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { ethernet_sys:u0|ethernet_sys_eth_tse_0:eth_tse_0|altera_tse_altgxb:i_altgxb_0|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_altgx_civgx_gige:the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308:altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Warning (332174): Ignored filter at SDC1.sdc(9): clk_full could not be matched with a port File: C:/projects/quartus/ethernet/SDC1.sdc Line: 9
Warning (332049): Ignored create_clock at SDC1.sdc(9): Argument <targets> is an empty collection File: C:/projects/quartus/ethernet/SDC1.sdc Line: 9
    Info (332050): create_clock -name clk_full -period 5.000 [get_ports clk_full] File: C:/projects/quartus/ethernet/SDC1.sdc Line: 9
Warning (332174): Ignored filter at SDC1.sdc(10): clk could not be matched with a port File: C:/projects/quartus/ethernet/SDC1.sdc Line: 10
Warning (332049): Ignored create_clock at SDC1.sdc(10): Argument <targets> is an empty collection File: C:/projects/quartus/ethernet/SDC1.sdc Line: 10
    Info (332050): create_clock -name clk -period 5.000 [get_ports clk] File: C:/projects/quartus/ethernet/SDC1.sdc Line: 10
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): Cell: u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0  from: localrefclk  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.738               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.830               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):    14.820               0.000 n/a 
    Info (332119):    17.777               0.000 clk_50 
    Info (332119):    43.548               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.230               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.296               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     0.355               0.000 altera_reserved_tck 
    Info (332119):     0.355               0.000 clk_50 
    Info (332119):     3.773               0.000 n/a 
Info (332146): Worst-case recovery slack is 4.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.805               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     6.176               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    48.181               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.882
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.882               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     1.018               0.000 altera_reserved_tck 
    Info (332119):     1.030               0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.726               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     3.976               0.000 clk_125 
    Info (332119):     4.000               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout 
    Info (332119):     4.715               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.714               0.000 clk_50 
    Info (332119):    49.604               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 218 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 218
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.151
    Info (332114): Worst Case Available Settling Time: 7.090 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): Cell: u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0  from: localrefclk  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.435               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     2.600               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    15.144               0.000 n/a 
    Info (332119):    18.027               0.000 clk_50 
    Info (332119):    44.224               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.228               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.293               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     0.309               0.000 altera_reserved_tck 
    Info (332119):     0.310               0.000 clk_50 
    Info (332119):     3.542               0.000 n/a 
Info (332146): Worst-case recovery slack is 5.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.141               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     6.563               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    48.373               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.793
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.793               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     0.918               0.000 altera_reserved_tck 
    Info (332119):     0.935               0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.725               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     3.979               0.000 clk_125 
    Info (332119):     4.000               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout 
    Info (332119):     4.711               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.717               0.000 clk_50 
    Info (332119):    49.608               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 218 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 218
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.151
    Info (332114): Worst Case Available Settling Time: 7.184 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): Cell: u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0  from: localrefclk  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.520               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     5.160               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.034               0.000 n/a 
    Info (332119):    18.750               0.000 clk_50 
    Info (332119):    46.544               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.100               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.148               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     0.185               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 clk_50 
    Info (332119):     2.159               0.000 n/a 
Info (332146): Worst-case recovery slack is 6.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.122               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     7.725               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    49.223               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.484               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     0.557               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.560               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 3.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.745               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pcs0|clkout 
    Info (332119):     3.987               0.000 clk_125 
    Info (332119):     4.000               0.000 u0|eth_tse_0|i_altgxb_0|the_altera_tse_gxb_gige_inst|the_altera_tse_alt_gx_civgx|altera_tse_altgx_civgx_gige_alt_c3gxb_g308_component|transmit_pma0|clockout 
    Info (332119):     4.752               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.472               0.000 clk_50 
    Info (332119):    49.401               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 218 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 218
    Info (332114): Shortest Synchronizer Chain: 1 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.151
    Info (332114): Worst Case Available Settling Time: 7.507 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5062 megabytes
    Info: Processing ended: Tue Mar 26 14:05:38 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:15


