#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Mar 28 20:24:26 2021
# Process ID: 8891
# Current directory: /home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1
# Command line: vivado -log tri_mode_ethernet_mac_0_example_design_ddr.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tri_mode_ethernet_mac_0_example_design_ddr.tcl -notrace
# Log file: /home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr.vdi
# Journal file: /home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tri_mode_ethernet_mac_0_example_design_ddr.tcl -notrace
Command: link_design -top tri_mode_ethernet_mac_0_example_design_ddr -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clocking_wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0.dcp' for cell 'mii_to_rmii'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ip_to_nn_buffer/rx_data_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.dcp' for cell 'neural_net/C1/conv_channels_gen[0].kernel/M0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.dcp' for cell 'neural_net/C1/conv_channels_gen[0].kernel/M0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.dcp' for cell 'neural_net/FC/fc_neuron_gen[0].mult'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.dcp' for cell 'neural_net/conv_2_obuf_gen[0].c2_obuf/ram'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 1393 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[0].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[1].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[2].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[3].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[3].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[2].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[0].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[1].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clocking_wizard/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.230 ; gain = 528.516 ; free physical = 7194 ; free virtual = 20237
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
WARNING: [Vivado 12-507] No nets matched 'ip_layer_inst/rx/n_0_5_BUFG'. [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.230 ; gain = 0.000 ; free physical = 7290 ; free virtual = 20333
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

20 Infos, 37 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2309.230 ; gain = 944.922 ; free physical = 7290 ; free virtual = 20333
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2341.246 ; gain = 32.016 ; free physical = 7285 ; free virtual = 20328

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ad4852a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2341.246 ; gain = 0.000 ; free physical = 7261 ; free virtual = 20304

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_2 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "27cd86f966a86750".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "819f764df9cd5859".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "b981b59ea21952de".
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2514.559 ; gain = 0.000 ; free physical = 7443 ; free virtual = 20644
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2122f8188

Time (s): cpu = 00:03:02 ; elapsed = 00:03:12 . Memory (MB): peak = 2514.559 ; gain = 145.312 ; free physical = 7443 ; free virtual = 20643

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 20386a2fd

Time (s): cpu = 00:03:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2520.559 ; gain = 151.312 ; free physical = 7511 ; free virtual = 20711
INFO: [Opt 31-389] Phase Retarget created 121 cells and removed 147 cells
INFO: [Opt 31-1021] In phase Retarget, 489 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 17b09a099

Time (s): cpu = 00:03:04 ; elapsed = 00:03:14 . Memory (MB): peak = 2520.559 ; gain = 151.312 ; free physical = 7514 ; free virtual = 20714
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 143 cells
INFO: [Opt 31-1021] In phase Constant propagation, 577 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 224f7ad34

Time (s): cpu = 00:03:14 ; elapsed = 00:03:24 . Memory (MB): peak = 2520.559 ; gain = 151.312 ; free physical = 7517 ; free virtual = 20717
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 443 cells
INFO: [Opt 31-1021] In phase Sweep, 2975 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clocking_wizard/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clocking_wizard/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG clocking_wizard/inst/clk_out2_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clocking_wizard/inst/clk_out2_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG clocking_wizard/inst/clk_out3_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clocking_wizard/inst/clk_out3_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG clocking_wizard/inst/clk_out4_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net clocking_wizard/inst/clk_out4_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG sys_clk_IBUF_BUFG_inst to drive 5703 load(s) on clock net sys_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 5 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1939088af

Time (s): cpu = 00:03:15 ; elapsed = 00:03:24 . Memory (MB): peak = 2520.559 ; gain = 151.312 ; free physical = 7514 ; free virtual = 20718
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 14a0620ab

Time (s): cpu = 00:03:18 ; elapsed = 00:03:27 . Memory (MB): peak = 2520.559 ; gain = 151.312 ; free physical = 7519 ; free virtual = 20719
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 19f502bbd

Time (s): cpu = 00:03:18 ; elapsed = 00:03:28 . Memory (MB): peak = 2520.559 ; gain = 151.312 ; free physical = 7519 ; free virtual = 20719
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 181 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             121  |             147  |                                            489  |
|  Constant propagation         |              22  |             143  |                                            577  |
|  Sweep                        |              11  |             443  |                                           2975  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            181  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2520.559 ; gain = 0.000 ; free physical = 7519 ; free virtual = 20719
Ending Logic Optimization Task | Checksum: 1825aae46

Time (s): cpu = 00:03:18 ; elapsed = 00:03:28 . Memory (MB): peak = 2520.559 ; gain = 151.312 ; free physical = 7519 ; free virtual = 20719

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.131 | TNS=-0.313 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 19 BRAM(s) out of a total of 55 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 19 newly gated: 0 Total Ports: 110
Ending PowerOpt Patch Enables Task | Checksum: 1634ab29e

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7398 ; free virtual = 20598
Ending Power Optimization Task | Checksum: 1634ab29e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3081.688 ; gain = 561.129 ; free physical = 7429 ; free virtual = 20629

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1634ab29e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7429 ; free virtual = 20629

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7429 ; free virtual = 20629
Ending Netlist Obfuscation Task | Checksum: 1eff01fbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7429 ; free virtual = 20629
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 37 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:37 ; elapsed = 00:03:39 . Memory (MB): peak = 3081.688 ; gain = 772.457 ; free physical = 7429 ; free virtual = 20629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7429 ; free virtual = 20629
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7427 ; free virtual = 20629
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7425 ; free virtual = 20630
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7433 ; free virtual = 20648
INFO: [runtcl-4] Executing : report_drc -file tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpx
Command: report_drc -file tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg has an input control pin trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/ENARDEN (net: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/reset_out) which is driven by a register (trimac_fifo_block/rx_mac_reset_gen/reset_sync4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg has an input control pin trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ENBWREN (net: trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg_i_1_n_0) which is driven by a register (trimac_fifo_block/tx_mac_reset_gen/reset_sync4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg has an input control pin trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/RSTRAMB (net: trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/SR[0]) which is driven by a register (trimac_fifo_block/tx_mac_reset_gen/reset_sync4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7431 ; free virtual = 20643
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14158af69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7431 ; free virtual = 20643
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7431 ; free virtual = 20643

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3a6d132e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7388 ; free virtual = 20604

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ae0dea8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7330 ; free virtual = 20543

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ae0dea8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7336 ; free virtual = 20549
Phase 1 Placer Initialization | Checksum: 14ae0dea8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7336 ; free virtual = 20549

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c49a7bd9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7318 ; free virtual = 20530

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7318 ; free virtual = 20534

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 186f6df46

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7319 ; free virtual = 20532
Phase 2 Global Placement | Checksum: 199c59f7f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7413 ; free virtual = 20626

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199c59f7f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7413 ; free virtual = 20626

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a4ee2a78

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7425 ; free virtual = 20638

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 169569751

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7424 ; free virtual = 20637

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1097f28bc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7424 ; free virtual = 20637

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ace5d822

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7422 ; free virtual = 20602

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 1261eb1bb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7382 ; free virtual = 20574
Phase 3.6 Small Shape Detail Placement | Checksum: 1261eb1bb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7385 ; free virtual = 20577

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f7682b30

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7386 ; free virtual = 20578

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23794f02a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7386 ; free virtual = 20579

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 23a006b31

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7396 ; free virtual = 20577
Phase 3 Detail Placement | Checksum: 23a006b31

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7396 ; free virtual = 20577

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2396885c9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net neural_net/C2/conv_channels_gen[19].kernel/gtx_resetn_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2396885c9

Time (s): cpu = 00:01:21 ; elapsed = 00:00:57 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7380 ; free virtual = 20577
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 167053baf

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7242 ; free virtual = 20533
Phase 4.1 Post Commit Optimization | Checksum: 167053baf

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7242 ; free virtual = 20533

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 167053baf

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7242 ; free virtual = 20533

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 167053baf

Time (s): cpu = 00:01:38 ; elapsed = 00:01:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7242 ; free virtual = 20533

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7242 ; free virtual = 20533
Phase 4.4 Final Placement Cleanup | Checksum: 12093feb9

Time (s): cpu = 00:01:38 ; elapsed = 00:01:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7242 ; free virtual = 20533
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12093feb9

Time (s): cpu = 00:01:38 ; elapsed = 00:01:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7242 ; free virtual = 20533
Ending Placer Task | Checksum: 37d6a306

Time (s): cpu = 00:01:38 ; elapsed = 00:01:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7269 ; free virtual = 20560
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 40 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7269 ; free virtual = 20560
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7269 ; free virtual = 20560
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7240 ; free virtual = 20547
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7212 ; free virtual = 20547
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7255 ; free virtual = 20548
INFO: [runtcl-4] Executing : report_io -file tri_mode_ethernet_mac_0_example_design_ddr_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7246 ; free virtual = 20539
INFO: [runtcl-4] Executing : report_utilization -file tri_mode_ethernet_mac_0_example_design_ddr_utilization_placed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tri_mode_ethernet_mac_0_example_design_ddr_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7245 ; free virtual = 20539
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7193 ; free virtual = 20502

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-0.477 |
Phase 1 Physical Synthesis Initialization | Checksum: 258b4ed3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7173 ; free virtual = 20482
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-0.477 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 258b4ed3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 51 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[0].  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[0]_INST_0
INFO: [Physopt 32-663] Processed net neural_net/IP_ADDRESS_OUT[23].  Re-placed instance neural_net/IP_ADDRESS_OUT_reg[23]
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/get_checksum/sum__1_carry__1_i_13_n_0.  Did not re-place instance ip_layer_inst/tx/get_checksum/sum__1_carry__1_i_13
INFO: [Physopt 32-663] Processed net ip_layer_inst/tx/get_checksum/sum__1_carry__1_i_3_n_0.  Re-placed instance ip_layer_inst/tx/get_checksum/sum__1_carry__1_i_3
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_21_n_0.  Did not re-place instance ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_21
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/get_checksum/sum__1_carry__1_i_7_n_0.  Did not re-place instance ip_layer_inst/tx/get_checksum/sum__1_carry__1_i_7
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[0]_INST_0_i_13_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[0]_INST_0_i_13
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[0]_INST_0_i_1_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0].  Did not re-place instance u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4].  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0_i_10_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0_i_10
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0_i_1_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0_i_1
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[8].  Did not re-place instance u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3].  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_16_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_16
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_2_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_2
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[6].  Did not re-place instance u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][514]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][514]_srl8
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5].  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6].  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_12_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_12
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_2_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_2
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_16_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_16
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_2_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_2
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[10].  Did not re-place instance u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
INFO: [Physopt 32-662] Processed net trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6].  Did not re-place instance trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][520]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][520]_srl8
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][517]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][517]_srl8
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][519]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][519]_srl8
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[1].  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[1]_INST_0
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[1]_INST_0_i_13_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[1]_INST_0_i_13
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[1]_INST_0_i_2_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[1]_INST_0_i_2
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2].  Did not re-place instance u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][515]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][515]_srl8
INFO: [Physopt 32-662] Processed net trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4].  Did not re-place instance trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[2].  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[2]_INST_0
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[2]_INST_0_i_13_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[2]_INST_0_i_13
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[2]_INST_0_i_1_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[2]_INST_0_i_1
INFO: [Physopt 32-662] Processed net trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2].  Did not re-place instance trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7].  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_20_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_20
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_3_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_3
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][521]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][521]_srl8
INFO: [Physopt 32-663] Processed net neural_net/IP_ADDRESS_OUT[8].  Re-placed instance neural_net/IP_ADDRESS_OUT_reg[8]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][518]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][518]_srl8
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_14_n_0.  Did not re-place instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_14
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][516]_srl8_n_0.  Did not re-place instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][516]_srl8
INFO: [Physopt 32-662] Processed net neural_net/IP_ADDRESS_OUT[7].  Did not re-place instance neural_net/IP_ADDRESS_OUT_reg[7]
INFO: [Physopt 32-663] Processed net ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_6_n_0.  Re-placed instance ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_6
INFO: [Physopt 32-662] Processed net ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_22_n_0.  Did not re-place instance ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_22
INFO: [Physopt 32-662] Processed net u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[14].  Did not re-place instance u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.280 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479
Phase 3 Placement Based Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 4 MultiInst Placement Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 5 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 5 Rewire | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 6 Critical Cell Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 7 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 7 Fanout Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479
Phase 8 Placement Based Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 9 MultiInst Placement Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 10 Rewire | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 12 Slr Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  Slr Crossing Optimization was not performed.
Phase 12 Slr Crossing Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 13 Fanout Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479
Phase 14 Placement Based Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 15 MultiInst Placement Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 16 Rewire | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: 1d634ac3d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7170 ; free virtual = 20479

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net neural_net/C2/conv_channels_gen[19].kernel/gtx_resetn_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net neural_net/GA/global_avg_gen[19].c[19][47]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7155 ; free virtual = 20463
Phase 27 Very High Fanout Optimization | Checksum: 2094e608b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7154 ; free virtual = 20463

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7154 ; free virtual = 20463
Phase 28 Placement Based Optimization | Checksum: 2094e608b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7154 ; free virtual = 20463

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: 2094e608b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7154 ; free virtual = 20463

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.280 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.280 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: 2094e608b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7154 ; free virtual = 20463

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 2094e608b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7154 ; free virtual = 20463
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7158 ; free virtual = 20467
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.280 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based       |          0.374  |          0.477  |            0  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:09  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.374  |          0.477  |            0  |              0  |                     4  |           0  |           5  |  00:00:12  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7158 ; free virtual = 20467
Ending Physical Synthesis Task | Checksum: 2094e608b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7159 ; free virtual = 20468
INFO: [Common 17-83] Releasing license: Implementation
210 Infos, 40 Warnings, 17 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7180 ; free virtual = 20488
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7180 ; free virtual = 20489
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7157 ; free virtual = 20482
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7127 ; free virtual = 20480
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7163 ; free virtual = 20489
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 38e2ca9c ConstDB: 0 ShapeSum: b061a267 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b2142636

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7009 ; free virtual = 20335
Post Restoration Checksum: NetGraph: 73902a0f NumContArr: 3e83fc27 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b2142636

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 7011 ; free virtual = 20337

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b2142636

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6995 ; free virtual = 20321

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b2142636

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6995 ; free virtual = 20321
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ac88f0b8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6962 ; free virtual = 20289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.274  | TNS=0.000  | WHS=-0.364 | THS=-826.011|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1197385c4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6953 ; free virtual = 20279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: bd648a3b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6952 ; free virtual = 20278
Phase 2 Router Initialization | Checksum: 1ae7e65ca

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6952 ; free virtual = 20278

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8b065d1d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6934 ; free virtual = 20260

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3593
 Number of Nodes with overlaps = 996
 Number of Nodes with overlaps = 472
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.088  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1326dec64

Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6812 ; free virtual = 20124

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.080  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22530432b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6847 ; free virtual = 20158
Phase 4 Rip-up And Reroute | Checksum: 22530432b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6846 ; free virtual = 20159

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22530432b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6846 ; free virtual = 20159

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22530432b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6847 ; free virtual = 20159
Phase 5 Delay and Skew Optimization | Checksum: 22530432b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6846 ; free virtual = 20159

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cb27da22

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6847 ; free virtual = 20159
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.143  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fde838e4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6846 ; free virtual = 20159
Phase 6 Post Hold Fix | Checksum: 1fde838e4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6846 ; free virtual = 20159

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.83984 %
  Global Horizontal Routing Utilization  = 8.28261 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 235e2ea4e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6845 ; free virtual = 20158

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 235e2ea4e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6845 ; free virtual = 20157

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aa304187

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6845 ; free virtual = 20157

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.143  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 170b77e32

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6823 ; free virtual = 20152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6920 ; free virtual = 20248

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
227 Infos, 52 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6920 ; free virtual = 20248
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6920 ; free virtual = 20249
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6898 ; free virtual = 20240
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6781 ; free virtual = 20218
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3081.688 ; gain = 0.000 ; free physical = 6812 ; free virtual = 20186
INFO: [runtcl-4] Executing : report_drc -file tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpx
Command: report_drc -file tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpx
Command: report_methodology -file tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/andrew/infernet/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3090.695 ; gain = 0.000 ; free physical = 6695 ; free virtual = 20070
INFO: [runtcl-4] Executing : report_power -file tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_power_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpx
Command: report_power -file tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_power_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
239 Infos, 53 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3090.695 ; gain = 0.000 ; free physical = 6652 ; free virtual = 20037
INFO: [runtcl-4] Executing : report_route_status -file tri_mode_ethernet_mac_0_example_design_ddr_route_status.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tri_mode_ethernet_mac_0_example_design_ddr_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tri_mode_ethernet_mac_0_example_design_ddr_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tri_mode_ethernet_mac_0_example_design_ddr_bus_skew_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_bus_skew_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 20:32:27 2021...
