
                               Synplify Pro (R) 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    moore.wot.ece.northwestern.edu
Date:        Thu Feb 19 12:59:44 2026
Version:     O-2018.09-SP1

Arguments:   -product synplify_pro
ProductType: synplify_pro

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident


distributed_compile is not supported in current product.
auto_infer_blackbox is not supported in current product.
distributed_compile is not supported in current product.
auto_infer_blackbox is not supported in current product.
distributed_compile is not supported in current product.
auto_infer_blackbox is not supported in current product.
distributed_compile is not supported in current product.
auto_infer_blackbox is not supported in current product.
distributed_compile is not supported in current product.
auto_infer_blackbox is not supported in current product.
distributed_compile is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/home/gel8580/CE387_new/HW/HW6/gel8580_HW6/syn/rev_1/cordic.srr"
Running: rev_1 in foreground

Running cordic|rev_1

Running Flow: compile (Compile) on cordic|rev_1
# Thu Feb 19 13:00:10 2026

Running Flow: compile_flow (Compile Process) on cordic|rev_1
# Thu Feb 19 13:00:10 2026

Running: compiler (Compile Input) on cordic|rev_1
# Thu Feb 19 13:00:10 2026
Copied /home/gel8580/CE387_new/HW/HW6/gel8580_HW6/syn/rev_1/synwork/cordic_comp.srs to /home/gel8580/CE387_new/HW/HW6/gel8580_HW6/syn/rev_1/cordic.srs

compiler completed
# Thu Feb 19 13:00:13 2026

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on cordic|rev_1
# Thu Feb 19 13:00:13 2026

multi_srs_gen completed
# Thu Feb 19 13:00:13 2026

Return Code: 0
Run Time:00h:00m:00s
Copied /home/gel8580/CE387_new/HW/HW6/gel8580_HW6/syn/rev_1/synwork/cordic_mult.srs to /home/gel8580/CE387_new/HW/HW6/gel8580_HW6/syn/rev_1/cordic.srs
Complete: Compile Process on cordic|rev_1

Running: premap (Premap) on cordic|rev_1
# Thu Feb 19 13:00:13 2026

premap completed with warnings
# Thu Feb 19 13:00:15 2026

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on cordic|rev_1

Running Flow: map (Map) on cordic|rev_1
# Thu Feb 19 13:00:15 2026
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on cordic|rev_1
# Thu Feb 19 13:00:15 2026
Copied /home/gel8580/CE387_new/HW/HW6/gel8580_HW6/syn/rev_1/synwork/cordic_m.srm to /home/gel8580/CE387_new/HW/HW6/gel8580_HW6/syn/rev_1/cordic.srm

fpga_mapper completed with warnings
# Thu Feb 19 13:00:25 2026

Return Code: 1
Run Time:00h:00m:10s
Complete: Map on cordic|rev_1
Complete: Logic Synthesis on cordic|rev_1
0exit status=0
License checkin: synplifypremierdp
