// Seed: 1356699461
module module_0 (
    output tri id_0
    , id_3,
    input supply0 id_1
);
  always begin : LABEL_0
    id_3 <= 1'b0;
    $clog2(72);
    ;
  end
  assign id_0 = id_3;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4
    , id_9,
    output wand id_5,
    output tri1 id_6,
    output supply1 id_7
);
  assign id_9 = -1;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
