###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Tue Mar 21 14:28:57 2023
#  Design:            top
#  Command:           time_design -post_route
###############################################################
Path 1: MET (4.176 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) instruction_in[0]
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.055 (P)          0.000 (I)
          Arrival:=          5.055              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.055
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.679
            Slack:=          4.176
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc                Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  instruction_in[0]                                              -      instruction_in[0]  R     (arrival)       1  0.160   0.000    0.200  
  instruction_in[0]                                              -      -                  -     (net)           1      -       -        -  
  IOPADS_INST/PAD_instruction_in0_i/Y                            -      PAD->Y             R     ICP             1  0.160   1.228    1.428  
  instruction_in_I[0]                                            -      -                  -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g911/Q                                        -      AN->Q              R     NA2I1X2         3  0.778  -0.101    1.327  
  RISCV_STEEL_INST/instruction_funct3[0]                         -      -                  -     (net)           3      -       -        -  
  RISCV_STEEL_INST/branch_decision_instance_g1996/Q              -      C->Q               R     AND3X1          4  0.004  -0.115    1.212  
  RISCV_STEEL_INST/take_branch                                   -      -                  -     (net)           4      -       -        -  
  RISCV_STEEL_INST/g965/Q                                        -      A->Q               R     AND2X1          4  0.004  -0.076    1.136  
  RISCV_STEEL_INST/n_759                                         -      -                  -     (net)           4      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4047/Q                     -      A->Q               R     OR5X1           3  0.004  -0.093    1.043  
  RISCV_STEEL_INST/take_trap                                     -      -                  -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4053/Q                     -      AN->Q              R     NO2I1X1         3  0.004  -0.068    0.975  
  RISCV_STEEL_INST/csr_file_instance_n_2196                      -      -                  -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4051/Q                     -      A->Q               R     OR2X1           2  0.004  -0.051    0.924  
  RISCV_STEEL_INST/csr_file_instance_n_21904                     -      -                  -     (net)           2      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g7/Q       -      A->Q               R     OR2X1           1  0.004  -0.045    0.879  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/n_0        -      -                  -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/D  -      D                  R     DLLQX1          1  0.004   0.000    0.879  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.075    5.055  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN  -      GN      F     DLLQX1         93  0.024   0.002    5.055  
#-------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (4.230 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) instruction_in[0]
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.057 (P)          0.000 (I)
          Arrival:=          5.057              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.057
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.627
            Slack:=          4.230
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc                Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  instruction_in[0]                                              -      instruction_in[0]  R     (arrival)       1  0.160   0.000    0.200  
  instruction_in[0]                                              -      -                  -     (net)           1      -       -        -  
  IOPADS_INST/PAD_instruction_in0_i/Y                            -      PAD->Y             R     ICP             1  0.160   1.228    1.428  
  instruction_in_I[0]                                            -      -                  -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g911/Q                                        -      AN->Q              R     NA2I1X2         3  0.778  -0.101    1.327  
  RISCV_STEEL_INST/instruction_funct3[0]                         -      -                  -     (net)           3      -       -        -  
  RISCV_STEEL_INST/branch_decision_instance_g1996/Q              -      C->Q               R     AND3X1          4  0.004  -0.115    1.212  
  RISCV_STEEL_INST/take_branch                                   -      -                  -     (net)           4      -       -        -  
  RISCV_STEEL_INST/g965/Q                                        -      A->Q               R     AND2X1          4  0.004  -0.076    1.136  
  RISCV_STEEL_INST/n_759                                         -      -                  -     (net)           4      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4047/Q                     -      A->Q               R     OR5X1           3  0.004  -0.093    1.043  
  RISCV_STEEL_INST/take_trap                                     -      -                  -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4053/Q                     -      AN->Q              R     NO2I1X1         3  0.004  -0.068    0.975  
  RISCV_STEEL_INST/csr_file_instance_n_2196                      -      -                  -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4051/Q                     -      A->Q               R     OR2X1           2  0.004  -0.051    0.924  
  RISCV_STEEL_INST/csr_file_instance_n_21904                     -      -                  -     (net)           2      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4049/Q                     -      A->Q               R     OR3X1           1  0.004  -0.050    0.874  
  RISCV_STEEL_INST/csr_file_instance_n_21910                     -      -                  -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g7/Q       -      A->Q               R     OR2X1           1  0.004  -0.047    0.827  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/n_0        -      -                  -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/D  -      D                  R     DLLQX1          1  0.004   0.000    0.827  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.073    5.057  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1         93  0.042   0.004    5.057  
#-------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (4.392 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.077 (P)          0.000 (I)
          Arrival:=          5.077              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.077
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.485
            Slack:=          4.392
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  reset                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   1.015    1.215  
  reset_I                                                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC38_reset_I/Q                            -      A->Q    R     BUX0            2  0.433  -0.074    1.141  
  RISCV_STEEL_INST/FE_OFN38_reset_I                              -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC41_reset_I/Q                            -      A->Q    F     INX0            4  0.004  -0.234    0.907  
  RISCV_STEEL_INST/FE_OFN41_reset_I                              -      -       -     (net)           4      -       -        -  
  RISCV_STEEL_INST/FE_OFC44_reset_I/Q                            -      A->Q    R     INX0           22  0.007  -0.133    0.774  
  RISCV_STEEL_INST/FE_OFN44_reset_I                              -      -       -     (net)          22      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4223/Q                     -      C->Q    R     AO21X1          1  0.021  -0.040    0.734  
  RISCV_STEEL_INST/csr_file_instance_n_21907                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.049    0.685  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.685  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.116    5.127  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q                -      A->Q    F     BUX12          77  0.013  -0.049    5.077  
  RISCV_STEEL_INST/CTS_326                                        -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN  -      GN      F     DLLQX1         77  0.080   0.026    5.077  
#-------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.484 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.086 (P)          0.000 (I)
          Arrival:=          5.086              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.086
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.402
            Slack:=          4.484
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  reset                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   1.015    1.215  
  reset_I                                                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC38_reset_I/Q                            -      A->Q    R     BUX0            2  0.433  -0.074    1.141  
  RISCV_STEEL_INST/FE_OFN38_reset_I                              -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC40_reset_I/Q                            -      A->Q    R     BUX0            1  0.004  -0.138    1.003  
  RISCV_STEEL_INST/FE_OFN40_reset_I                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/FE_OFC42_reset_I/Q                            -      A->Q    F     INX0            6  0.004  -0.211    0.792  
  RISCV_STEEL_INST/FE_OFN42_reset_I                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/FE_OFC52_reset_I/Q                            -      A->Q    R     INX0           15  0.004  -0.101    0.691  
  RISCV_STEEL_INST/FE_OFN52_reset_I                              -      -       -     (net)          15      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4224/Q                     -      C->Q    R     AO21X1          1  0.018  -0.043    0.648  
  RISCV_STEEL_INST/csr_file_instance_n_21895                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.046    0.602  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.602  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.116    5.127  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q                -      A->Q    F     BUX12          77  0.013  -0.041    5.086  
  RISCV_STEEL_INST/CTS_326                                        -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         77  0.082   0.035    5.086  
#-------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.485 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.078 (P)          0.000 (I)
          Arrival:=          5.078              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.078
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.392
            Slack:=          4.485
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  reset                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   1.015    1.215  
  reset_I                                                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC38_reset_I/Q                            -      A->Q    R     BUX0            2  0.433  -0.074    1.141  
  RISCV_STEEL_INST/FE_OFN38_reset_I                              -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC40_reset_I/Q                            -      A->Q    R     BUX0            1  0.004  -0.138    1.003  
  RISCV_STEEL_INST/FE_OFN40_reset_I                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/FE_OFC42_reset_I/Q                            -      A->Q    F     INX0            6  0.004  -0.211    0.792  
  RISCV_STEEL_INST/FE_OFN42_reset_I                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/FE_OFC52_reset_I/Q                            -      A->Q    R     INX0           15  0.004  -0.100    0.692  
  RISCV_STEEL_INST/FE_OFN52_reset_I                              -      -       -     (net)          15      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4222/Q                     -      C->Q    R     AO21X1          1  0.019  -0.046    0.647  
  RISCV_STEEL_INST/csr_file_instance_n_21901                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.054    0.592  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.592  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.052    5.078  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN  -      GN      F     DLLQX1         93  0.057   0.024    5.078  
#-------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (4.532 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.061 (P)          0.000 (I)
          Arrival:=          5.061              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.061
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.330
            Slack:=          4.532
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  reset                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   1.015    1.215  
  reset_I                                                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC38_reset_I/Q                            -      A->Q    R     BUX0            2  0.433  -0.074    1.141  
  RISCV_STEEL_INST/FE_OFN38_reset_I                              -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC40_reset_I/Q                            -      A->Q    R     BUX0            1  0.004  -0.138    1.003  
  RISCV_STEEL_INST/FE_OFN40_reset_I                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/FE_OFC42_reset_I/Q                            -      A->Q    F     INX0            6  0.004  -0.211    0.792  
  RISCV_STEEL_INST/FE_OFN42_reset_I                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/FE_OFC52_reset_I/Q                            -      A->Q    R     INX0           15  0.004  -0.100    0.692  
  RISCV_STEEL_INST/FE_OFN52_reset_I                              -      -       -     (net)          15      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4229/Q                     -      AN->Q   R     NA2I1X1         3  0.019  -0.065    0.627  
  RISCV_STEEL_INST/csr_file_instance_n_35543                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4218/Q                     -      C->Q    R     AO21X1          1  0.004  -0.043    0.584  
  RISCV_STEEL_INST/csr_file_instance_n_21898                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.054    0.530  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.530  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.099    5.144  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q                -      A->Q    F     BUX12          89  0.045  -0.082    5.061  
  RISCV_STEEL_INST/CTS_324                                        -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN  -      GN      F     DLLQX1         89  0.028   0.002    5.061  
#-------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (4.539 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.078 (P)          0.000 (I)
          Arrival:=          5.078              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.078
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.339
            Slack:=          4.539
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  reset                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   1.015    1.215  
  reset_I                                                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC38_reset_I/Q                            -      A->Q    R     BUX0            2  0.433  -0.074    1.141  
  RISCV_STEEL_INST/FE_OFN38_reset_I                              -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC40_reset_I/Q                            -      A->Q    R     BUX0            1  0.004  -0.138    1.003  
  RISCV_STEEL_INST/FE_OFN40_reset_I                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/FE_OFC42_reset_I/Q                            -      A->Q    F     INX0            6  0.004  -0.211    0.792  
  RISCV_STEEL_INST/FE_OFN42_reset_I                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/FE_OFC52_reset_I/Q                            -      A->Q    R     INX0           15  0.004  -0.100    0.692  
  RISCV_STEEL_INST/FE_OFN52_reset_I                              -      -       -     (net)          15      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4229/Q                     -      AN->Q   R     NA2I1X1         3  0.019  -0.065    0.627  
  RISCV_STEEL_INST/csr_file_instance_n_35543                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4219/Q                     -      C->Q    R     AO21X1          1  0.004  -0.041    0.586  
  RISCV_STEEL_INST/csr_file_instance_n_21889                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047    0.539  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.539  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.052    5.078  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         93  0.057   0.024    5.078  
#-------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (4.542 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.077 (P)          0.000 (I)
          Arrival:=          5.077              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.077
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.336
            Slack:=          4.542
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  reset                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   1.015    1.215  
  reset_I                                                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC38_reset_I/Q                            -      A->Q    R     BUX0            2  0.433  -0.074    1.141  
  RISCV_STEEL_INST/FE_OFN38_reset_I                              -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC40_reset_I/Q                            -      A->Q    R     BUX0            1  0.004  -0.138    1.003  
  RISCV_STEEL_INST/FE_OFN40_reset_I                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/FE_OFC42_reset_I/Q                            -      A->Q    F     INX0            6  0.004  -0.211    0.792  
  RISCV_STEEL_INST/FE_OFN42_reset_I                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/FE_OFC52_reset_I/Q                            -      A->Q    R     INX0           15  0.004  -0.100    0.692  
  RISCV_STEEL_INST/FE_OFN52_reset_I                              -      -       -     (net)          15      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4229/Q                     -      AN->Q   R     NA2I1X1         3  0.019  -0.065    0.627  
  RISCV_STEEL_INST/csr_file_instance_n_35543                     -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4220/Q                     -      C->Q    R     AO21X1          1  0.004  -0.042    0.586  
  RISCV_STEEL_INST/csr_file_instance_n_21892                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.050    0.536  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.536  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.113    5.130  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                -      A->Q    F     BUX12          93  0.021  -0.052    5.077  
  RISCV_STEEL_INST/CTS_323                                        -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         93  0.057   0.024    5.077  
#-------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (4.590 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) reset
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.091 (P)          0.000 (I)
          Arrival:=          5.091              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.091
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.301
            Slack:=          4.590
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  reset                                                          -      reset   R     (arrival)       1  0.160   0.000    0.200  
  reset                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_reset_i/Y                                      -      PAD->Y  R     ICP             2  0.160   1.015    1.215  
  reset_I                                                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC38_reset_I/Q                            -      A->Q    R     BUX0            2  0.433  -0.074    1.141  
  RISCV_STEEL_INST/FE_OFN38_reset_I                              -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/FE_OFC40_reset_I/Q                            -      A->Q    R     BUX0            1  0.004  -0.138    1.003  
  RISCV_STEEL_INST/FE_OFN40_reset_I                              -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/FE_OFC42_reset_I/Q                            -      A->Q    F     INX0            6  0.004  -0.211    0.792  
  RISCV_STEEL_INST/FE_OFN42_reset_I                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/FE_OFC52_reset_I/Q                            -      A->Q    R     INX0           15  0.004  -0.100    0.692  
  RISCV_STEEL_INST/FE_OFN52_reset_I                              -      -       -     (net)          15      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4221/Q                     -      C->Q    F     NO3I1X1         2  0.019  -0.124    0.568  
  RISCV_STEEL_INST/csr_file_instance_n_1638                      -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_g4007/Q                     -      A->Q    R     INX1            1  0.004  -0.015    0.553  
  RISCV_STEEL_INST/csr_file_instance_n_36432                     -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.053    0.501  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000    0.501  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                 -      A->Q    F     BUX8            8  0.146  -0.116    5.127  
  RISCV_STEEL_INST/CTS_327                                        -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q                -      A->Q    F     BUX12          77  0.013  -0.036    5.091  
  RISCV_STEEL_INST/CTS_326                                        -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         77  0.085   0.040    5.091  
#-------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (5.540 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.404
            Slack:=          5.540
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.100   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32574/Q                     -      A->Q    R     NO2X1           2  0.007  -0.065   -0.371  
  RISCV_STEEL_INST/integer_file_instance_n_123                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.051   -0.422  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.422  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (5.566 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.427
            Slack:=          5.566
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6029/Q                      -      A->Q    R     NO2X1           2  0.007  -0.085   -0.391  
  RISCV_STEEL_INST/integer_file_instance_n_129                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.053   -0.445  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.445  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (5.570 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.431
            Slack:=          5.570
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32573/Q                     -      A->Q    R     NO2X1           2  0.007  -0.083   -0.389  
  RISCV_STEEL_INST/integer_file_instance_n_125                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.059   -0.449  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.449  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (5.573 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.434
            Slack:=          5.573
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6030/Q                      -      A->Q    R     NO2X1           2  0.007  -0.084   -0.390  
  RISCV_STEEL_INST/integer_file_instance_n_127                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.062   -0.452  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.452  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (5.575 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.436
            Slack:=          5.575
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6077/Q                      -      A->Q    R     NO2X1           2  0.007  -0.086   -0.392  
  RISCV_STEEL_INST/integer_file_instance_n_133                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.062   -0.454  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.454  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (5.575 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.440
            Slack:=          5.575
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.160   -0.367  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6031/Q                      -      A->Q    R     NO2X1           2  0.007  -0.043   -0.410  
  RISCV_STEEL_INST/integer_file_instance_n_99                         -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.048   -0.458  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.458  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (5.579 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.440
            Slack:=          5.579
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6073/Q                      -      A->Q    R     NO2X1           2  0.007  -0.096   -0.402  
  RISCV_STEEL_INST/integer_file_instance_n_137                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.056   -0.458  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.458  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (5.580 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.865 (P)
          Arrival:=          5.117              0.009
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-          0.009
        Data Path:-         -0.472
            Slack:=          5.580
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.019    0.005  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_41/Q                    -      A->Q    R     BUX12         100  0.045   0.005    0.009  
  RISCV_STEEL_INST/CTS_325                                            -      -       -     (net)         100      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/Q             -      C->Q    R     DFRQX1         10  0.085  -0.197   -0.187  
  RISCV_STEEL_INST/instruction_rd_address_stage3[1]                   -      -       -     (net)          10      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6024/Q                      -      B->Q    F     NA3X1           5  0.011  -0.172   -0.359  
  RISCV_STEEL_INST/integer_file_instance_n_58                         -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6023/Q                      -      B->Q    R     NO2X1           2  0.007  -0.055   -0.414  
  RISCV_STEEL_INST/integer_file_instance_n_103                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.049   -0.463  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.463  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (5.581 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.447
            Slack:=          5.581
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.160   -0.367  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6026/Q                      -      A->Q    R     NO2X1           2  0.007  -0.048   -0.415  
  RISCV_STEEL_INST/integer_file_instance_n_97                         -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.049   -0.464  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.464  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (5.584 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.449
            Slack:=          5.584
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.160   -0.367  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6065/Q                      -      A->Q    R     NO2X1           2  0.007  -0.042   -0.409  
  RISCV_STEEL_INST/integer_file_instance_n_101                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.058   -0.467  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.467  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (5.586 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[2]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.111 (P)          0.853 (P)
          Arrival:=          5.111             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.111
     Launch Clock:-         -0.003
        Data Path:-         -0.471
            Slack:=          5.586
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[2]/Q             -      C->Q    R     DFRQX1          7  0.087  -0.196   -0.200  
  RISCV_STEEL_INST/instruction_rd_address_stage3[2]                   -      -       -     (net)           7      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6066/Q                      -      B->Q    F     NA2X1           5  0.009  -0.166   -0.365  
  RISCV_STEEL_INST/integer_file_instance_n_46                         -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32578/Q                     -      B->Q    R     NO2X1           2  0.004  -0.065   -0.430  
  RISCV_STEEL_INST/integer_file_instance_n_115                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.045   -0.475  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.475  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.035    5.111  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN  -      GN      F     DLLQX1         67  0.122   0.051    5.111  
#------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (5.591 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.452
            Slack:=          5.591
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6076/Q                      -      A->Q    R     NO2X1           2  0.007  -0.107   -0.413  
  RISCV_STEEL_INST/integer_file_instance_n_135                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.057   -0.470  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.470  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (5.594 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.838 (P)
          Arrival:=          5.121             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.018
        Data Path:-         -0.455
            Slack:=          5.594
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32683/Q                                           -      A->Q    F     NA3X2           9  0.013  -0.099   -0.306  
  RISCV_STEEL_INST/n_1026                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32572/Q                     -      A->Q    R     NO2X1           2  0.007  -0.106   -0.412  
  RISCV_STEEL_INST/integer_file_instance_n_131                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.061   -0.473  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.473  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (5.595 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.461
            Slack:=          5.595
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32580/Q                     -      A->Q    R     NO2X1           2  0.007  -0.050   -0.427  
  RISCV_STEEL_INST/integer_file_instance_n_111                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.051   -0.478  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.478  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (5.599 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.476
            Slack:=          5.599
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6071/Q                      -      A->Q    R     NO2X1           2  0.007  -0.067   -0.434  
  RISCV_STEEL_INST/integer_file_instance_n_141                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.045   -0.479  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.479  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (5.602 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.467
            Slack:=          5.602
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6034/Q                      -      A->Q    R     NO2X1           2  0.007  -0.062   -0.439  
  RISCV_STEEL_INST/integer_file_instance_n_109                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.045   -0.484  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.484  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (5.602 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.865 (P)
          Arrival:=          5.117              0.009
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-          0.009
        Data Path:-         -0.495
            Slack:=          5.602
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.019    0.005  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_41/Q                    -      A->Q    R     BUX12         100  0.045   0.005    0.009  
  RISCV_STEEL_INST/CTS_325                                            -      -       -     (net)         100      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/Q             -      C->Q    R     DFRQX1         10  0.085  -0.197   -0.187  
  RISCV_STEEL_INST/instruction_rd_address_stage3[1]                   -      -       -     (net)          10      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6024/Q                      -      B->Q    F     NA3X1           5  0.011  -0.172   -0.359  
  RISCV_STEEL_INST/integer_file_instance_n_58                         -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32576/Q                     -      B->Q    R     NO2X1           2  0.007  -0.068   -0.427  
  RISCV_STEEL_INST/integer_file_instance_n_119                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.058   -0.485  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.485  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (5.603 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.468
            Slack:=          5.603
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.160   -0.367  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6060/Q                      -      A->Q    R     NO2X1           2  0.007  -0.062   -0.429  
  RISCV_STEEL_INST/integer_file_instance_n_105                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.057   -0.486  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.486  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (5.605 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.469
            Slack:=          5.605
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32579/Q                     -      A->Q    R     NO2X1           2  0.007  -0.055   -0.431  
  RISCV_STEEL_INST/integer_file_instance_n_113                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.056   -0.487  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.487  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (5.606 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.483
            Slack:=          5.606
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6021/Q                      -      A->Q    R     NO2X1           2  0.007  -0.072   -0.439  
  RISCV_STEEL_INST/integer_file_instance_n_145                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047   -0.486  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.486  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (5.616 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.492
            Slack:=          5.616
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6020/Q                      -      A->Q    R     NO2X1           2  0.007  -0.083   -0.449  
  RISCV_STEEL_INST/integer_file_instance_n_147                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.046   -0.496  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.496  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (5.616 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.493
            Slack:=          5.616
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6019/Q                      -      A->Q    R     NO2X1           2  0.007  -0.082   -0.449  
  RISCV_STEEL_INST/integer_file_instance_n_149                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047   -0.496  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.496  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (5.619 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.117 (P)          0.838 (P)
          Arrival:=          5.117             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.117
     Launch Clock:-         -0.018
        Data Path:-         -0.484
            Slack:=          5.619
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6032/Q                      -      A->Q    R     NO2X1           2  0.007  -0.070   -0.447  
  RISCV_STEEL_INST/integer_file_instance_n_107                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.054   -0.501  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.501  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.029    5.117  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.117  
#------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (5.620 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.484
            Slack:=          5.620
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32577/Q                     -      A->Q    R     NO2X1           2  0.007  -0.070   -0.447  
  RISCV_STEEL_INST/integer_file_instance_n_117                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.055   -0.502  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.502  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (5.620 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.484
            Slack:=          5.620
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32680/Q                                           -      A->Q    F     NA3X1           9  0.013  -0.170   -0.377  
  RISCV_STEEL_INST/n_1023                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32575/Q                     -      A->Q    R     NO2X1           2  0.007  -0.071   -0.448  
  RISCV_STEEL_INST/integer_file_instance_n_121                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.054   -0.502  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.502  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (5.625 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.838 (P)
          Arrival:=          5.118             -0.018
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.018
        Data Path:-         -0.489
            Slack:=          5.625
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.034   -0.010  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q                    -      A->Q    R     BUX12          93  0.021  -0.008   -0.018  
  RISCV_STEEL_INST/CTS_323                                            -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/integer_file_write_enable_stage3_reg/Q             -      C->Q    R     DFRQX1          1  0.056  -0.146   -0.164  
  RISCV_STEEL_INST/integer_file_write_enable_stage3                   -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/g2789/Q                                            -      B->Q    R     AND2X4          6  0.004  -0.043   -0.207  
  RISCV_STEEL_INST/n_764                                              -      -       -     (net)           6      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      A->Q    F     NA3X1           8  0.013  -0.161   -0.368  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g31858/Q                     -      A->Q    R     NO2X1           3  0.007  -0.092   -0.460  
  RISCV_STEEL_INST/integer_file_instance_n_95                         -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.047   -0.507  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.507  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.057    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (5.625 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.120 (P)          0.853 (P)
          Arrival:=          5.120             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.120
     Launch Clock:-         -0.003
        Data Path:-         -0.501
            Slack:=          5.625
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.367  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6067/Q                      -      A->Q    R     NO2X1           2  0.007  -0.076   -0.443  
  RISCV_STEEL_INST/integer_file_instance_n_153                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.062   -0.505  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.001   -0.505  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.026    5.120  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.060    5.120  
#------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (5.629 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.865 (P)
          Arrival:=          5.121              0.009
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-          0.009
        Data Path:-         -0.517
            Slack:=          5.629
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.019    0.005  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_41/Q                    -      A->Q    R     BUX12         100  0.045   0.005    0.009  
  RISCV_STEEL_INST/CTS_325                                            -      -       -     (net)         100      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[1]/Q             -      C->Q    R     DFRQX1         10  0.085  -0.197   -0.187  
  RISCV_STEEL_INST/instruction_rd_address_stage3[1]                   -      -       -     (net)          10      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6024/Q                      -      B->Q    F     NA3X1           5  0.011  -0.172   -0.359  
  RISCV_STEEL_INST/integer_file_instance_n_58                         -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6018/Q                      -      B->Q    R     NO2X1           2  0.007  -0.096   -0.455  
  RISCV_STEEL_INST/integer_file_instance_n_151                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.053   -0.508  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.000   -0.508  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (5.636 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.853 (P)
          Arrival:=          5.121             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.003
        Data Path:-         -0.512
            Slack:=          5.636
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.366  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6069/Q                      -      A->Q    R     NO2X1           2  0.007  -0.079   -0.446  
  RISCV_STEEL_INST/integer_file_instance_n_143                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.069   -0.515  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.001   -0.515  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (5.646 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.121 (P)          0.853 (P)
          Arrival:=          5.121             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.121
     Launch Clock:-         -0.003
        Data Path:-         -0.521
            Slack:=          5.646
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.193  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/g32682/Q                                           -      B->Q    F     NA3X1           9  0.006  -0.174   -0.366  
  RISCV_STEEL_INST/n_1025                                             -      -       -     (net)           9      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6072/Q                      -      A->Q    R     NO2X1           2  0.007  -0.087   -0.453  
  RISCV_STEEL_INST/integer_file_instance_n_139                        -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g7/Q       -      A->Q    R     OR2X1           1  0.004  -0.071   -0.525  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/D  -      D       R     DLLQX1          1  0.004   0.001   -0.525  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.025    5.121  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.061    5.121  
#------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (5.783 ns) Latch Borrowed Time Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/C
            Clock:(R) clock
         Endpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.856
      Net Latency:+          0.118 (P)          0.853 (P)
          Arrival:=          5.118             -0.003
 
    Time Borrowed:+          0.000
    Required Time:=          5.118
     Launch Clock:-         -0.003
        Data Path:-         -0.662
            Slack:=          5.783
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   R     (arrival)       1  0.160   0.000   -0.856  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  R     ICP             1  0.160   0.871    0.015  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    R     BUX12          38  0.350   0.009    0.024  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    R     BUX8            8  0.146  -0.018    0.006  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    R     BUX12          67  0.045  -0.010   -0.003  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/instruction_rd_address_stage3_reg[3]/Q             -      C->Q    R     DFRQX1          5  0.087  -0.189   -0.192  
  RISCV_STEEL_INST/instruction_rd_address_stage3[3]                   -      -       -     (net)           5      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g6064/Q                      -      A->Q    F     INX1            2  0.006  -0.066   -0.258  
  RISCV_STEEL_INST/integer_file_instance_n_8049                       -      -       -     (net)           2      -       -        -  
  RISCV_STEEL_INST/g32681/Q                                           -      B->Q    R     NA3X1           8  0.004  -0.090   -0.348  
  RISCV_STEEL_INST/n_1024                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g32435/Q                     -      A->Q    R     OR2X1           3  0.007  -0.080   -0.428  
  RISCV_STEEL_INST/integer_file_instance_n_54539                      -      -       -     (net)           3      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_g31398/Q                     -      A->Q    F     INX1            1  0.004  -0.035   -0.463  
  RISCV_STEEL_INST/integer_file_instance_n_93                         -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g7/Q       -      A->Q    F     OR2X1           1  0.004  -0.202   -0.665  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/n_0        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/D  -      D       F     DLLQX1          1  0.004   0.001   -0.665  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                            -      PAD->Y  F     ICP             1  0.003   0.309    5.309  
  CTS_4                                                                -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                      -      A->Q    F     BUX12          38  0.170  -0.066    5.243  
  RISCV_STEEL_INST/CTS_328                                             -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                      -      A->Q    F     BUX8            8  0.146  -0.097    5.146  
  RISCV_STEEL_INST/CTS_327                                             -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                     -      A->Q    F     BUX12          67  0.045  -0.028    5.118  
  RISCV_STEEL_INST/CTS_322                                             -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN  -      GN      F     DLLQX1         67  0.123   0.058    5.118  
#------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (5.906 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.848 (P)          0.146 (P)
          Arrival:=         10.848              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.848
     Launch Clock:-          5.057
        Data Path:-         -0.115
            Slack:=          5.906
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.115    4.942  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B       R     AND2X4          1  0.026   0.021    4.942  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.008   10.848  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         38  0.146   0.055   10.848  
#-------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (5.907 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.146 (P)
          Arrival:=         10.849              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.057
        Data Path:-         -0.115
            Slack:=          5.907
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.115    4.942  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B       R     AND2X4          1  0.025   0.023    4.942  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (5.909 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.846 (P)          0.145 (P)
          Arrival:=         10.846              5.056
 
Clock Gating Setup:-         0.000
    Required Time:=         10.846
     Launch Clock:-          5.056
        Data Path:-         -0.119
            Slack:=          5.909
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.026    5.056  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.119    4.937  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B       R     AND2X4          1  0.025   0.018    4.937  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.006   10.846  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         38  0.146   0.053   10.846  
#-------------------------------------------------------------------------------------------------------------------------------
Path 44: MET (5.909 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.146 (P)
          Arrival:=         10.849              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.057
        Data Path:-         -0.117
            Slack:=          5.909
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.117    4.940  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B       R     AND2X4          1  0.026   0.022    4.940  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 45: MET (5.911 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.846 (P)          0.146 (P)
          Arrival:=         10.846              5.056
 
Clock Gating Setup:-         0.000
    Required Time:=         10.846
     Launch Clock:-          5.056
        Data Path:-         -0.121
            Slack:=          5.911
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.026    5.056  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.121    4.935  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B       R     AND2X4          1  0.025   0.016    4.935  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.006   10.846  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         38  0.146   0.053   10.846  
#-------------------------------------------------------------------------------------------------------------------------------
Path 46: MET (5.911 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.847 (P)          0.142 (P)
          Arrival:=         10.847              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=         10.847
     Launch Clock:-          5.053
        Data Path:-         -0.117
            Slack:=          5.911
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.029    5.053  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.117    4.936  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B       R     AND2X4          1  0.021   0.021    4.936  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.007   10.847  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         38  0.146   0.054   10.847  
#-------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (5.913 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.146 (P)
          Arrival:=         10.849              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.057
        Data Path:-         -0.122
            Slack:=          5.913
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.122    4.936  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B       R     AND2X2          1  0.021   0.015    4.936  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X2         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 48: MET (5.914 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.143 (P)
          Arrival:=         10.849              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.054
        Data Path:-         -0.119
            Slack:=          5.914
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.119    4.935  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B       R     AND2X4          1  0.021   0.021    4.935  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 49: MET (5.916 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.848 (P)          0.143 (P)
          Arrival:=         10.848              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.848
     Launch Clock:-          5.054
        Data Path:-         -0.122
            Slack:=          5.916
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.122    4.932  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B       R     AND2X4          1  0.022   0.018    4.932  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.008   10.848  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         38  0.146   0.055   10.848  
#-------------------------------------------------------------------------------------------------------------------------------
Path 50: MET (5.916 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.146 (P)
          Arrival:=         10.854              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.057
        Data Path:-         -0.119
            Slack:=          5.916
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.119    4.938  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B       R     AND2X4          1  0.026   0.021    4.938  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------

