

================================================================
== Vivado HLS Report for 'Loop_Border_proc'
================================================================
* Date:           Fri Nov  5 09:19:58 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_conv
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 4.628 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2070606| 13.320 ns | 13.790 ms |    2|  2070606|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- Border_L  |        0|  2070604|         5|          1|          1| 0 ~ 2070601 |    yes   |
        +------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_edge_pix = alloca i32"   --->   Operation 8 'alloca' 'r_edge_pix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pix_out = alloca i32"   --->   Operation 9 'alloca' 'pix_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_out_1 = alloca i32"   --->   Operation 10 'alloca' 'pix_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%borderbuf = alloca [1910 x i32], align 16" [conv.cpp:129->conv.cpp:239]   --->   Operation 13 'alloca' 'borderbuf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width)" [conv.cpp:196->conv.cpp:239]   --->   Operation 17 'read' 'width_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [conv.cpp:179->conv.cpp:239]   --->   Operation 18 'read' 'height_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 19 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%add_ln189 = add nsw i32 %width_read, -11" [conv.cpp:189->conv.cpp:239]   --->   Operation 20 'add' 'add_ln189' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.66ns)   --->   "%add_ln196 = add nsw i32 %width_read, -6" [conv.cpp:196->conv.cpp:239]   --->   Operation 21 'add' 'add_ln196' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.66ns)   --->   "%add_ln179 = add nsw i32 %height_read, -5" [conv.cpp:179->conv.cpp:239]   --->   Operation 22 'add' 'add_ln179' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [conv.cpp:179->conv.cpp:239]   --->   Operation 23 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_read to i64" [conv.cpp:196->conv.cpp:239]   --->   Operation 24 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, %cast" [conv.cpp:196->conv.cpp:239]   --->   Operation 25 'mul' 'bound' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "br label %0" [conv.cpp:175->conv.cpp:239]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln175, %hls_label_0_end ]" [conv.cpp:175->conv.cpp:239]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i6_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln175_2, %hls_label_0_end ]" [conv.cpp:175->conv.cpp:239]   --->   Operation 28 'phi' 'i6_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i11 [ 0, %entry ], [ %j, %hls_label_0_end ]"   --->   Operation 29 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i11 %i6_0_i_i_i to i32" [conv.cpp:175->conv.cpp:239]   --->   Operation 30 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln179 = icmp eq i11 %i6_0_i_i_i, 0" [conv.cpp:179->conv.cpp:239]   --->   Operation 31 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln179_1 = icmp ugt i11 %i6_0_i_i_i, 5" [conv.cpp:179->conv.cpp:239]   --->   Operation 32 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln179_2 = icmp slt i32 %zext_ln175_1, %add_ln179" [conv.cpp:179->conv.cpp:239]   --->   Operation 33 'icmp' 'icmp_ln179_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln179)   --->   "%and_ln179 = and i1 %icmp_ln179_2, %icmp_ln179_1" [conv.cpp:179->conv.cpp:239]   --->   Operation 34 'and' 'and_ln179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln179 = or i1 %icmp_ln179, %and_ln179" [conv.cpp:179->conv.cpp:239]   --->   Operation 35 'or' 'or_ln179' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %j_0_i_i_i to i32" [conv.cpp:176->conv.cpp:239]   --->   Operation 36 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln176 = icmp slt i32 %zext_ln176, %width_read" [conv.cpp:176->conv.cpp:239]   --->   Operation 37 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.06ns)   --->   "%icmp_ln175 = icmp eq i64 %indvar_flatten, %bound" [conv.cpp:175->conv.cpp:239]   --->   Operation 38 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.84ns)   --->   "%add_ln175 = add i64 %indvar_flatten, 1" [conv.cpp:175->conv.cpp:239]   --->   Operation 39 'add' 'add_ln175' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %.exit, label %hls_label_0_begin" [conv.cpp:175->conv.cpp:239]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.53ns)   --->   "%add_ln175_1 = add i11 %i6_0_i_i_i, 1" [conv.cpp:175->conv.cpp:239]   --->   Operation 41 'add' 'add_ln175_1' <Predicate = (!icmp_ln175)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i11 %add_ln175_1 to i32" [conv.cpp:175->conv.cpp:239]   --->   Operation 42 'zext' 'zext_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.30ns)   --->   "%select_ln175 = select i1 %icmp_ln176, i11 %j_0_i_i_i, i11 0" [conv.cpp:175->conv.cpp:239]   --->   Operation 43 'select' 'select_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln179_3 = icmp eq i11 %add_ln175_1, 0" [conv.cpp:179->conv.cpp:239]   --->   Operation 44 'icmp' 'icmp_ln179_3' <Predicate = (!icmp_ln175)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln179_4 = icmp ugt i11 %add_ln175_1, 5" [conv.cpp:179->conv.cpp:239]   --->   Operation 45 'icmp' 'icmp_ln179_4' <Predicate = (!icmp_ln175)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln179_5 = icmp slt i32 %zext_ln175, %add_ln179" [conv.cpp:179->conv.cpp:239]   --->   Operation 46 'icmp' 'icmp_ln179_5' <Predicate = (!icmp_ln175)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln175_1)   --->   "%and_ln179_1 = and i1 %icmp_ln179_5, %icmp_ln179_4" [conv.cpp:179->conv.cpp:239]   --->   Operation 47 'and' 'and_ln179_1' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln175_1)   --->   "%or_ln179_1 = or i1 %icmp_ln179_3, %and_ln179_1" [conv.cpp:179->conv.cpp:239]   --->   Operation 48 'or' 'or_ln179_1' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln175_1 = select i1 %icmp_ln176, i1 %or_ln179, i1 %or_ln179_1" [conv.cpp:175->conv.cpp:239]   --->   Operation 49 'select' 'select_ln175_1' <Predicate = (!icmp_ln175)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i11 %select_ln175 to i32" [conv.cpp:175->conv.cpp:239]   --->   Operation 50 'zext' 'zext_ln175_2' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln175_2 = select i1 %icmp_ln176, i11 %i6_0_i_i_i, i11 %add_ln175_1" [conv.cpp:175->conv.cpp:239]   --->   Operation 51 'select' 'select_ln175_2' <Predicate = (!icmp_ln175)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %select_ln175_1, label %._crit_edge6.i.i.i, label %hls_label_0_end" [conv.cpp:179->conv.cpp:239]   --->   Operation 52 'br' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln182 = icmp slt i32 %zext_ln175_2, %vconv_xlim_loc_read" [conv.cpp:182->conv.cpp:239]   --->   Operation 53 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln175 & select_ln175_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %1, label %._crit_edge9.i.i.i" [conv.cpp:182->conv.cpp:239]   --->   Operation 54 'br' <Predicate = (!icmp_ln175 & select_ln175_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln189 = icmp eq i32 %zext_ln175_2, %add_ln189" [conv.cpp:189->conv.cpp:239]   --->   Operation 55 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln175 & select_ln175_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln196 = icmp slt i32 %zext_ln175_2, %add_ln196" [conv.cpp:196->conv.cpp:239]   --->   Operation 56 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln175)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.53ns)   --->   "%j = add i11 %select_ln175, 1" [conv.cpp:176->conv.cpp:239]   --->   Operation 57 'add' 'j' <Predicate = (!icmp_ln175)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 58 [1/1] (1.45ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vconv_V)" [conv.cpp:183->conv.cpp:239]   --->   Operation 58 'read' 'tmp' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i11 %select_ln175 to i64" [conv.cpp:184->conv.cpp:239]   --->   Operation 59 'zext' 'zext_ln184' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%borderbuf_addr = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln184" [conv.cpp:184->conv.cpp:239]   --->   Operation 60 'getelementptr' 'borderbuf_addr' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.15ns)   --->   "store i32 %tmp, i32* %borderbuf_addr, align 4" [conv.cpp:184->conv.cpp:239]   --->   Operation 61 'store' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %tmp, i32* %r_edge_pix" [conv.cpp:185->conv.cpp:239]   --->   Operation 62 'store' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.69>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%l_edge_pix_2 = load i32* %r_edge_pix" [conv.cpp:189->conv.cpp:239]   --->   Operation 63 'load' 'l_edge_pix_2' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%pix_out_load = load i32* %pix_out" [conv.cpp:189->conv.cpp:239]   --->   Operation 64 'load' 'pix_out_load' <Predicate = (select_ln175_1 & !icmp_ln189)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%pix_out_1_load = load i32* %pix_out_1" [conv.cpp:186->conv.cpp:239]   --->   Operation 65 'load' 'pix_out_1_load' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.61ns)   --->   "%icmp_ln186 = icmp eq i11 %select_ln175, 0" [conv.cpp:186->conv.cpp:239]   --->   Operation 66 'icmp' 'icmp_ln186' <Predicate = (select_ln175_1)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.22ns)   --->   "%select_ln186 = select i1 %icmp_ln186, i32 %l_edge_pix_2, i32 %pix_out_1_load" [conv.cpp:186->conv.cpp:239]   --->   Operation 67 'select' 'select_ln186' <Predicate = (select_ln175_1)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.22ns)   --->   "%l_edge_pix = select i1 %icmp_ln189, i32 %l_edge_pix_2, i32 %pix_out_load" [conv.cpp:189->conv.cpp:239]   --->   Operation 68 'select' 'l_edge_pix' <Predicate = (select_ln175_1)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %select_ln186, i32* %pix_out_1" [conv.cpp:192->conv.cpp:239]   --->   Operation 69 'store' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %l_edge_pix, i32* %pix_out" [conv.cpp:192->conv.cpp:239]   --->   Operation 70 'store' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln194 = icmp ult i11 %select_ln175, 6" [conv.cpp:194->conv.cpp:239]   --->   Operation 71 'icmp' 'icmp_ln194' <Predicate = (!icmp_ln175)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.53ns)   --->   "%add_ln199 = add i11 %select_ln175, -5" [conv.cpp:199->conv.cpp:239]   --->   Operation 72 'add' 'add_ln199' <Predicate = (!icmp_ln175)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %add_ln199 to i64" [conv.cpp:199->conv.cpp:239]   --->   Operation 73 'zext' 'zext_ln199' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%borderbuf_addr_1 = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln199" [conv.cpp:199->conv.cpp:239]   --->   Operation 74 'getelementptr' 'borderbuf_addr_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.15ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [conv.cpp:199->conv.cpp:239]   --->   Operation 75 'load' 'pix_out_7' <Predicate = (!icmp_ln175)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>

State 5 <SV = 4> <Delay = 1.38>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%pix_out_4 = load i32* %pix_out" [conv.cpp:196->conv.cpp:239]   --->   Operation 76 'load' 'pix_out_4' <Predicate = (!icmp_ln175 & !icmp_ln194)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%pix_out_6 = load i32* %pix_out_1" [conv.cpp:194->conv.cpp:239]   --->   Operation 77 'load' 'pix_out_6' <Predicate = (!icmp_ln175 & icmp_ln194)> <Delay = 0.00>
ST_5 : Operation 78 [1/2] (1.15ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [conv.cpp:199->conv.cpp:239]   --->   Operation 78 'load' 'pix_out_7' <Predicate = (!icmp_ln175)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%xor_ln194 = xor i1 %icmp_ln194, true" [conv.cpp:194->conv.cpp:239]   --->   Operation 79 'xor' 'xor_ln194' <Predicate = (!icmp_ln175 & !icmp_ln194)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%and_ln196 = and i1 %icmp_ln196, %xor_ln194" [conv.cpp:196->conv.cpp:239]   --->   Operation 80 'and' 'and_ln196' <Predicate = (!icmp_ln175 & !icmp_ln194)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%pix_out_8 = select i1 %and_ln196, i32 %pix_out_7, i32 %pix_out_4" [conv.cpp:196->conv.cpp:239]   --->   Operation 81 'select' 'pix_out_8' <Predicate = (!icmp_ln175 & !icmp_ln194)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.22ns) (out node of the LUT)   --->   "%pix_out_10 = select i1 %icmp_ln194, i32 %pix_out_6, i32 %pix_out_8" [conv.cpp:194->conv.cpp:239]   --->   Operation 82 'select' 'pix_out_10' <Predicate = (!icmp_ln175)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [conv.cpp:201->conv.cpp:239]   --->   Operation 83 'write' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @Border_L_str)"   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2070601, i64 0)"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [conv.cpp:176->conv.cpp:239]   --->   Operation 86 'specregionbegin' 'tmp_14_i_i' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:178->conv.cpp:239]   --->   Operation 87 'specpipeline' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i.i.i" [conv.cpp:185->conv.cpp:239]   --->   Operation 88 'br' <Predicate = (select_ln175_1 & icmp_ln182)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [conv.cpp:192->conv.cpp:239]   --->   Operation 89 'br' <Predicate = (select_ln175_1)> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [conv.cpp:201->conv.cpp:239]   --->   Operation 90 'write' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_14_i_i)" [conv.cpp:202->conv.cpp:239]   --->   Operation 91 'specregionend' 'empty_16' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %0" [conv.cpp:176->conv.cpp:239]   --->   Operation 92 'br' <Predicate = (!icmp_ln175)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 4.63ns
The critical path consists of the following:
	fifo read on port 'width' (conv.cpp:196->conv.cpp:239) [15]  (1.46 ns)
	'mul' operation ('bound', conv.cpp:196->conv.cpp:239) [23]  (3.17 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv.cpp:176->conv.cpp:239) [28]  (0 ns)
	'icmp' operation ('icmp_ln176', conv.cpp:176->conv.cpp:239) [36]  (0.859 ns)
	'select' operation ('select_ln175', conv.cpp:175->conv.cpp:239) [45]  (0.301 ns)
	'icmp' operation ('icmp_ln182', conv.cpp:182->conv.cpp:239) [58]  (0.859 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	fifo read on port 'vconv_V' (conv.cpp:183->conv.cpp:239) [61]  (1.46 ns)
	'store' operation ('store_ln184', conv.cpp:184->conv.cpp:239) of variable 'tmp', conv.cpp:183->conv.cpp:239 on array 'borderbuf', conv.cpp:129->conv.cpp:239 [64]  (1.16 ns)

 <State 4>: 1.69ns
The critical path consists of the following:
	'add' operation ('add_ln199', conv.cpp:199->conv.cpp:239) [83]  (0.534 ns)
	'getelementptr' operation ('borderbuf_addr_1', conv.cpp:199->conv.cpp:239) [85]  (0 ns)
	'load' operation ('pix_out', conv.cpp:199->conv.cpp:239) on array 'borderbuf', conv.cpp:129->conv.cpp:239 [86]  (1.16 ns)

 <State 5>: 1.39ns
The critical path consists of the following:
	'load' operation ('pix_out', conv.cpp:199->conv.cpp:239) on array 'borderbuf', conv.cpp:129->conv.cpp:239 [86]  (1.16 ns)
	'select' operation ('pix_out', conv.cpp:196->conv.cpp:239) [89]  (0 ns)
	'select' operation ('pix_out', conv.cpp:194->conv.cpp:239) [90]  (0.227 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
