// Seed: 1624120898
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri id_8,
    output uwire id_9,
    output supply0 id_10,
    output tri id_11
);
  assign id_9 = 1;
  wire id_13;
  wire id_14 = id_13;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    input wire id_6,
    output wand id_7,
    inout wire id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    output wand id_12,
    input tri1 id_13,
    output wire void id_14,
    input uwire id_15,
    input supply0 id_16,
    input tri0 id_17,
    output wand id_18,
    output uwire id_19,
    output wand id_20,
    output tri0 id_21,
    output supply1 id_22,
    input wor id_23,
    output tri0 id_24,
    output wand id_25,
    output uwire id_26,
    input uwire id_27,
    input wor id_28,
    output tri id_29,
    output wor id_30,
    output supply0 id_31,
    output tri id_32,
    input tri id_33,
    output wand id_34,
    output wand id_35,
    output supply1 id_36,
    input supply0 id_37,
    output wand id_38
);
  assign id_21 = id_13;
  module_0(
      id_6, id_16, id_35, id_17, id_16, id_13, id_17, id_32, id_23, id_24, id_18, id_38
  );
endmodule
