{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 23:15:55 2019 " "Info: Processing started: Sun Apr 21 23:15:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 12 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clk " "Info: No valid register-to-register data paths exist for clock \"Clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Q~reg0 B Clk 2.981 ns register " "Info: tsu for register \"Q~reg0\" (data pin = \"B\", clock pin = \"Clk\") is 2.981 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.204 ns + Longest pin register " "Info: + Longest pin to register delay is 5.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns B 1 PIN PIN_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 1; PIN Node = 'B'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.852 ns) + CELL(0.357 ns) 5.049 ns Q~72 2 COMB LCCOMB_X5_Y1_N18 1 " "Info: 2: + IC(3.852 ns) + CELL(0.357 ns) = 5.049 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'Q~72'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { B Q~72 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.204 ns Q~reg0 3 REG LCFF_X5_Y1_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.204 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Q~72 Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 25.98 % ) " "Info: Total cell delay = 1.352 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.852 ns ( 74.02 % ) " "Info: Total interconnect delay = 3.852 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { B Q~72 Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.204 ns" { B {} B~combout {} Q~72 {} Q~reg0 {} } { 0.000ns 0.000ns 3.852ns 0.000ns } { 0.000ns 0.840ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.313 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Clk 1 CLK PIN_W15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.618 ns) 2.313 ns Q~reg0 2 REG LCFF_X5_Y1_N19 1 " "Info: 2: + IC(0.858 ns) + CELL(0.618 ns) = 2.313 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Clk Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 62.91 % ) " "Info: Total cell delay = 1.455 ns ( 62.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.858 ns ( 37.09 % ) " "Info: Total interconnect delay = 0.858 ns ( 37.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clk Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clk {} Clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { B Q~72 Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.204 ns" { B {} B~combout {} Q~72 {} Q~reg0 {} } { 0.000ns 0.000ns 3.852ns 0.000ns } { 0.000ns 0.840ns 0.357ns 0.155ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clk Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clk {} Clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q Q~reg0 4.821 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\" through register \"Q~reg0\" is 4.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.313 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Clk 1 CLK PIN_W15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.618 ns) 2.313 ns Q~reg0 2 REG LCFF_X5_Y1_N19 1 " "Info: 2: + IC(0.858 ns) + CELL(0.618 ns) = 2.313 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Clk Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 62.91 % ) " "Info: Total cell delay = 1.455 ns ( 62.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.858 ns ( 37.09 % ) " "Info: Total interconnect delay = 0.858 ns ( 37.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clk Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clk {} Clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.414 ns + Longest register pin " "Info: + Longest register to pin delay is 2.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0 1 REG LCFF_X5_Y1_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(1.942 ns) 2.414 ns Q 2 PIN PIN_U14 0 " "Info: 2: + IC(0.472 ns) + CELL(1.942 ns) = 2.414 ns; Loc. = PIN_U14; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { Q~reg0 Q } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 80.45 % ) " "Info: Total cell delay = 1.942 ns ( 80.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.472 ns ( 19.55 % ) " "Info: Total interconnect delay = 0.472 ns ( 19.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.414 ns" { Q~reg0 {} Q {} } { 0.000ns 0.472ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clk Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clk {} Clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 0.837ns 0.618ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.414 ns" { Q~reg0 {} Q {} } { 0.000ns 0.472ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Q~reg0 IN2 Clk -2.304 ns register " "Info: th for register \"Q~reg0\" (data pin = \"IN2\", clock pin = \"Clk\") is -2.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.313 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Clk 1 CLK PIN_W15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.618 ns) 2.313 ns Q~reg0 2 REG LCFF_X5_Y1_N19 1 " "Info: 2: + IC(0.858 ns) + CELL(0.618 ns) = 2.313 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Clk Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 62.91 % ) " "Info: Total cell delay = 1.455 ns ( 62.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.858 ns ( 37.09 % ) " "Info: Total interconnect delay = 0.858 ns ( 37.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clk Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clk {} Clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.766 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns IN2 1 PIN PIN_W16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W16; Fanout = 1; PIN Node = 'IN2'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN2 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.721 ns) + CELL(0.053 ns) 4.611 ns Q~72 2 COMB LCCOMB_X5_Y1_N18 1 " "Info: 2: + IC(3.721 ns) + CELL(0.053 ns) = 4.611 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'Q~72'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.774 ns" { IN2 Q~72 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.766 ns Q~reg0 3 REG LCFF_X5_Y1_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.766 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Q~72 Q~reg0 } "NODE_NAME" } } { "Q3.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q3/Q3.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 21.93 % ) " "Info: Total cell delay = 1.045 ns ( 21.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.721 ns ( 78.07 % ) " "Info: Total interconnect delay = 3.721 ns ( 78.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { IN2 Q~72 Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { IN2 {} IN2~combout {} Q~72 {} Q~reg0 {} } { 0.000ns 0.000ns 3.721ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Clk Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { Clk {} Clk~combout {} Q~reg0 {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 0.837ns 0.618ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { IN2 Q~72 Q~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { IN2 {} IN2~combout {} Q~72 {} Q~reg0 {} } { 0.000ns 0.000ns 3.721ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Allocated 184 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 23:15:55 2019 " "Info: Processing ended: Sun Apr 21 23:15:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
