// Example3_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 21.1 842

`timescale 1 ps / 1 ps
module Example3_mm_interconnect_0 (
		output wire [1:0]   axi4Slave_0_altera_axi4_slave_awid,                 //                axi4Slave_0_altera_axi4_slave.awid
		output wire [13:0]  axi4Slave_0_altera_axi4_slave_awaddr,               //                                             .awaddr
		output wire [7:0]   axi4Slave_0_altera_axi4_slave_awlen,                //                                             .awlen
		output wire [2:0]   axi4Slave_0_altera_axi4_slave_awsize,               //                                             .awsize
		output wire [1:0]   axi4Slave_0_altera_axi4_slave_awburst,              //                                             .awburst
		output wire [0:0]   axi4Slave_0_altera_axi4_slave_awlock,               //                                             .awlock
		output wire [3:0]   axi4Slave_0_altera_axi4_slave_awcache,              //                                             .awcache
		output wire [2:0]   axi4Slave_0_altera_axi4_slave_awprot,               //                                             .awprot
		output wire [3:0]   axi4Slave_0_altera_axi4_slave_awqos,                //                                             .awqos
		output wire [3:0]   axi4Slave_0_altera_axi4_slave_awregion,             //                                             .awregion
		output wire         axi4Slave_0_altera_axi4_slave_awvalid,              //                                             .awvalid
		input  wire         axi4Slave_0_altera_axi4_slave_awready,              //                                             .awready
		output wire [127:0] axi4Slave_0_altera_axi4_slave_wdata,                //                                             .wdata
		output wire [15:0]  axi4Slave_0_altera_axi4_slave_wstrb,                //                                             .wstrb
		output wire         axi4Slave_0_altera_axi4_slave_wlast,                //                                             .wlast
		output wire         axi4Slave_0_altera_axi4_slave_wvalid,               //                                             .wvalid
		input  wire         axi4Slave_0_altera_axi4_slave_wready,               //                                             .wready
		input  wire [1:0]   axi4Slave_0_altera_axi4_slave_bid,                  //                                             .bid
		input  wire [1:0]   axi4Slave_0_altera_axi4_slave_bresp,                //                                             .bresp
		input  wire         axi4Slave_0_altera_axi4_slave_bvalid,               //                                             .bvalid
		output wire         axi4Slave_0_altera_axi4_slave_bready,               //                                             .bready
		output wire [1:0]   axi4Slave_0_altera_axi4_slave_arid,                 //                                             .arid
		output wire [13:0]  axi4Slave_0_altera_axi4_slave_araddr,               //                                             .araddr
		output wire [7:0]   axi4Slave_0_altera_axi4_slave_arlen,                //                                             .arlen
		output wire [2:0]   axi4Slave_0_altera_axi4_slave_arsize,               //                                             .arsize
		output wire [1:0]   axi4Slave_0_altera_axi4_slave_arburst,              //                                             .arburst
		output wire [0:0]   axi4Slave_0_altera_axi4_slave_arlock,               //                                             .arlock
		output wire [3:0]   axi4Slave_0_altera_axi4_slave_arcache,              //                                             .arcache
		output wire [2:0]   axi4Slave_0_altera_axi4_slave_arprot,               //                                             .arprot
		output wire [3:0]   axi4Slave_0_altera_axi4_slave_arqos,                //                                             .arqos
		output wire [3:0]   axi4Slave_0_altera_axi4_slave_arregion,             //                                             .arregion
		output wire         axi4Slave_0_altera_axi4_slave_arvalid,              //                                             .arvalid
		input  wire         axi4Slave_0_altera_axi4_slave_arready,              //                                             .arready
		input  wire [1:0]   axi4Slave_0_altera_axi4_slave_rid,                  //                                             .rid
		input  wire [127:0] axi4Slave_0_altera_axi4_slave_rdata,                //                                             .rdata
		input  wire [1:0]   axi4Slave_0_altera_axi4_slave_rresp,                //                                             .rresp
		input  wire         axi4Slave_0_altera_axi4_slave_rlast,                //                                             .rlast
		input  wire         axi4Slave_0_altera_axi4_slave_rvalid,               //                                             .rvalid
		output wire         axi4Slave_0_altera_axi4_slave_rready,               //                                             .rready
		input  wire [0:0]   axiMaster_0_altera_axi4_master_awid,                //               axiMaster_0_altera_axi4_master.awid
		input  wire [13:0]  axiMaster_0_altera_axi4_master_awaddr,              //                                             .awaddr
		input  wire [7:0]   axiMaster_0_altera_axi4_master_awlen,               //                                             .awlen
		input  wire [2:0]   axiMaster_0_altera_axi4_master_awsize,              //                                             .awsize
		input  wire [1:0]   axiMaster_0_altera_axi4_master_awburst,             //                                             .awburst
		input  wire [0:0]   axiMaster_0_altera_axi4_master_awlock,              //                                             .awlock
		input  wire [3:0]   axiMaster_0_altera_axi4_master_awcache,             //                                             .awcache
		input  wire [2:0]   axiMaster_0_altera_axi4_master_awprot,              //                                             .awprot
		input  wire [3:0]   axiMaster_0_altera_axi4_master_awqos,               //                                             .awqos
		input  wire [3:0]   axiMaster_0_altera_axi4_master_awregion,            //                                             .awregion
		input  wire         axiMaster_0_altera_axi4_master_awvalid,             //                                             .awvalid
		output wire         axiMaster_0_altera_axi4_master_awready,             //                                             .awready
		input  wire [127:0] axiMaster_0_altera_axi4_master_wdata,               //                                             .wdata
		input  wire [15:0]  axiMaster_0_altera_axi4_master_wstrb,               //                                             .wstrb
		input  wire         axiMaster_0_altera_axi4_master_wlast,               //                                             .wlast
		input  wire         axiMaster_0_altera_axi4_master_wvalid,              //                                             .wvalid
		output wire         axiMaster_0_altera_axi4_master_wready,              //                                             .wready
		output wire [0:0]   axiMaster_0_altera_axi4_master_bid,                 //                                             .bid
		output wire [1:0]   axiMaster_0_altera_axi4_master_bresp,               //                                             .bresp
		output wire         axiMaster_0_altera_axi4_master_bvalid,              //                                             .bvalid
		input  wire         axiMaster_0_altera_axi4_master_bready,              //                                             .bready
		input  wire [0:0]   axiMaster_0_altera_axi4_master_arid,                //                                             .arid
		input  wire [13:0]  axiMaster_0_altera_axi4_master_araddr,              //                                             .araddr
		input  wire [7:0]   axiMaster_0_altera_axi4_master_arlen,               //                                             .arlen
		input  wire [2:0]   axiMaster_0_altera_axi4_master_arsize,              //                                             .arsize
		input  wire [1:0]   axiMaster_0_altera_axi4_master_arburst,             //                                             .arburst
		input  wire [0:0]   axiMaster_0_altera_axi4_master_arlock,              //                                             .arlock
		input  wire [3:0]   axiMaster_0_altera_axi4_master_arcache,             //                                             .arcache
		input  wire [2:0]   axiMaster_0_altera_axi4_master_arprot,              //                                             .arprot
		input  wire [3:0]   axiMaster_0_altera_axi4_master_arqos,               //                                             .arqos
		input  wire [3:0]   axiMaster_0_altera_axi4_master_arregion,            //                                             .arregion
		input  wire         axiMaster_0_altera_axi4_master_arvalid,             //                                             .arvalid
		output wire         axiMaster_0_altera_axi4_master_arready,             //                                             .arready
		output wire [0:0]   axiMaster_0_altera_axi4_master_rid,                 //                                             .rid
		output wire [127:0] axiMaster_0_altera_axi4_master_rdata,               //                                             .rdata
		output wire [1:0]   axiMaster_0_altera_axi4_master_rresp,               //                                             .rresp
		output wire         axiMaster_0_altera_axi4_master_rlast,               //                                             .rlast
		output wire         axiMaster_0_altera_axi4_master_rvalid,              //                                             .rvalid
		input  wire         axiMaster_0_altera_axi4_master_rready,              //                                             .rready
		input  wire         clk_0_clk_clk,                                      //                                    clk_0_clk.clk
		input  wire         axiMaster_0_reset_sink_reset_bridge_in_reset_reset  // axiMaster_0_reset_sink_reset_bridge_in_reset.reset
	);

	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_ruser;    // axi4Slave_0_altera_axi4_slave_translator:s0_ruser -> axiMaster_0_altera_axi4_master_translator:m0_ruser
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_wuser;    // axiMaster_0_altera_axi4_master_translator:m0_wuser -> axi4Slave_0_altera_axi4_slave_translator:s0_wuser
	wire    [1:0] aximaster_0_altera_axi4_master_translator_m0_awburst;  // axiMaster_0_altera_axi4_master_translator:m0_awburst -> axi4Slave_0_altera_axi4_slave_translator:s0_awburst
	wire    [3:0] aximaster_0_altera_axi4_master_translator_m0_arregion; // axiMaster_0_altera_axi4_master_translator:m0_arregion -> axi4Slave_0_altera_axi4_slave_translator:s0_arregion
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_awuser;   // axiMaster_0_altera_axi4_master_translator:m0_awuser -> axi4Slave_0_altera_axi4_slave_translator:s0_awuser
	wire    [7:0] aximaster_0_altera_axi4_master_translator_m0_arlen;    // axiMaster_0_altera_axi4_master_translator:m0_arlen -> axi4Slave_0_altera_axi4_slave_translator:s0_arlen
	wire    [3:0] aximaster_0_altera_axi4_master_translator_m0_arqos;    // axiMaster_0_altera_axi4_master_translator:m0_arqos -> axi4Slave_0_altera_axi4_slave_translator:s0_arqos
	wire   [15:0] aximaster_0_altera_axi4_master_translator_m0_wstrb;    // axiMaster_0_altera_axi4_master_translator:m0_wstrb -> axi4Slave_0_altera_axi4_slave_translator:s0_wstrb
	wire          aximaster_0_altera_axi4_master_translator_m0_wready;   // axi4Slave_0_altera_axi4_slave_translator:s0_wready -> axiMaster_0_altera_axi4_master_translator:m0_wready
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_rid;      // axi4Slave_0_altera_axi4_slave_translator:s0_rid -> axiMaster_0_altera_axi4_master_translator:m0_rid
	wire          aximaster_0_altera_axi4_master_translator_m0_rready;   // axiMaster_0_altera_axi4_master_translator:m0_rready -> axi4Slave_0_altera_axi4_slave_translator:s0_rready
	wire    [7:0] aximaster_0_altera_axi4_master_translator_m0_awlen;    // axiMaster_0_altera_axi4_master_translator:m0_awlen -> axi4Slave_0_altera_axi4_slave_translator:s0_awlen
	wire    [3:0] aximaster_0_altera_axi4_master_translator_m0_awqos;    // axiMaster_0_altera_axi4_master_translator:m0_awqos -> axi4Slave_0_altera_axi4_slave_translator:s0_awqos
	wire    [3:0] aximaster_0_altera_axi4_master_translator_m0_arcache;  // axiMaster_0_altera_axi4_master_translator:m0_arcache -> axi4Slave_0_altera_axi4_slave_translator:s0_arcache
	wire          aximaster_0_altera_axi4_master_translator_m0_wvalid;   // axiMaster_0_altera_axi4_master_translator:m0_wvalid -> axi4Slave_0_altera_axi4_slave_translator:s0_wvalid
	wire   [13:0] aximaster_0_altera_axi4_master_translator_m0_araddr;   // axiMaster_0_altera_axi4_master_translator:m0_araddr -> axi4Slave_0_altera_axi4_slave_translator:s0_araddr
	wire    [2:0] aximaster_0_altera_axi4_master_translator_m0_arprot;   // axiMaster_0_altera_axi4_master_translator:m0_arprot -> axi4Slave_0_altera_axi4_slave_translator:s0_arprot
	wire    [2:0] aximaster_0_altera_axi4_master_translator_m0_awprot;   // axiMaster_0_altera_axi4_master_translator:m0_awprot -> axi4Slave_0_altera_axi4_slave_translator:s0_awprot
	wire  [127:0] aximaster_0_altera_axi4_master_translator_m0_wdata;    // axiMaster_0_altera_axi4_master_translator:m0_wdata -> axi4Slave_0_altera_axi4_slave_translator:s0_wdata
	wire          aximaster_0_altera_axi4_master_translator_m0_arvalid;  // axiMaster_0_altera_axi4_master_translator:m0_arvalid -> axi4Slave_0_altera_axi4_slave_translator:s0_arvalid
	wire    [3:0] aximaster_0_altera_axi4_master_translator_m0_awcache;  // axiMaster_0_altera_axi4_master_translator:m0_awcache -> axi4Slave_0_altera_axi4_slave_translator:s0_awcache
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_arid;     // axiMaster_0_altera_axi4_master_translator:m0_arid -> axi4Slave_0_altera_axi4_slave_translator:s0_arid
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_arlock;   // axiMaster_0_altera_axi4_master_translator:m0_arlock -> axi4Slave_0_altera_axi4_slave_translator:s0_arlock
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_awlock;   // axiMaster_0_altera_axi4_master_translator:m0_awlock -> axi4Slave_0_altera_axi4_slave_translator:s0_awlock
	wire   [13:0] aximaster_0_altera_axi4_master_translator_m0_awaddr;   // axiMaster_0_altera_axi4_master_translator:m0_awaddr -> axi4Slave_0_altera_axi4_slave_translator:s0_awaddr
	wire    [1:0] aximaster_0_altera_axi4_master_translator_m0_bresp;    // axi4Slave_0_altera_axi4_slave_translator:s0_bresp -> axiMaster_0_altera_axi4_master_translator:m0_bresp
	wire          aximaster_0_altera_axi4_master_translator_m0_arready;  // axi4Slave_0_altera_axi4_slave_translator:s0_arready -> axiMaster_0_altera_axi4_master_translator:m0_arready
	wire  [127:0] aximaster_0_altera_axi4_master_translator_m0_rdata;    // axi4Slave_0_altera_axi4_slave_translator:s0_rdata -> axiMaster_0_altera_axi4_master_translator:m0_rdata
	wire          aximaster_0_altera_axi4_master_translator_m0_awready;  // axi4Slave_0_altera_axi4_slave_translator:s0_awready -> axiMaster_0_altera_axi4_master_translator:m0_awready
	wire    [1:0] aximaster_0_altera_axi4_master_translator_m0_arburst;  // axiMaster_0_altera_axi4_master_translator:m0_arburst -> axi4Slave_0_altera_axi4_slave_translator:s0_arburst
	wire    [2:0] aximaster_0_altera_axi4_master_translator_m0_arsize;   // axiMaster_0_altera_axi4_master_translator:m0_arsize -> axi4Slave_0_altera_axi4_slave_translator:s0_arsize
	wire          aximaster_0_altera_axi4_master_translator_m0_bready;   // axiMaster_0_altera_axi4_master_translator:m0_bready -> axi4Slave_0_altera_axi4_slave_translator:s0_bready
	wire          aximaster_0_altera_axi4_master_translator_m0_rlast;    // axi4Slave_0_altera_axi4_slave_translator:s0_rlast -> axiMaster_0_altera_axi4_master_translator:m0_rlast
	wire          aximaster_0_altera_axi4_master_translator_m0_wlast;    // axiMaster_0_altera_axi4_master_translator:m0_wlast -> axi4Slave_0_altera_axi4_slave_translator:s0_wlast
	wire    [3:0] aximaster_0_altera_axi4_master_translator_m0_awregion; // axiMaster_0_altera_axi4_master_translator:m0_awregion -> axi4Slave_0_altera_axi4_slave_translator:s0_awregion
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_buser;    // axi4Slave_0_altera_axi4_slave_translator:s0_buser -> axiMaster_0_altera_axi4_master_translator:m0_buser
	wire    [1:0] aximaster_0_altera_axi4_master_translator_m0_rresp;    // axi4Slave_0_altera_axi4_slave_translator:s0_rresp -> axiMaster_0_altera_axi4_master_translator:m0_rresp
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_awid;     // axiMaster_0_altera_axi4_master_translator:m0_awid -> axi4Slave_0_altera_axi4_slave_translator:s0_awid
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_bid;      // axi4Slave_0_altera_axi4_slave_translator:s0_bid -> axiMaster_0_altera_axi4_master_translator:m0_bid
	wire          aximaster_0_altera_axi4_master_translator_m0_bvalid;   // axi4Slave_0_altera_axi4_slave_translator:s0_bvalid -> axiMaster_0_altera_axi4_master_translator:m0_bvalid
	wire    [2:0] aximaster_0_altera_axi4_master_translator_m0_awsize;   // axiMaster_0_altera_axi4_master_translator:m0_awsize -> axi4Slave_0_altera_axi4_slave_translator:s0_awsize
	wire          aximaster_0_altera_axi4_master_translator_m0_awvalid;  // axiMaster_0_altera_axi4_master_translator:m0_awvalid -> axi4Slave_0_altera_axi4_slave_translator:s0_awvalid
	wire    [0:0] aximaster_0_altera_axi4_master_translator_m0_aruser;   // axiMaster_0_altera_axi4_master_translator:m0_aruser -> axi4Slave_0_altera_axi4_slave_translator:s0_aruser
	wire          aximaster_0_altera_axi4_master_translator_m0_rvalid;   // axi4Slave_0_altera_axi4_slave_translator:s0_rvalid -> axiMaster_0_altera_axi4_master_translator:m0_rvalid

	altera_merlin_axi_translator #(
		.USE_S0_AWID                       (1),
		.USE_S0_AWREGION                   (1),
		.USE_M0_AWREGION                   (1),
		.USE_S0_AWLEN                      (1),
		.USE_S0_AWSIZE                     (1),
		.USE_S0_AWBURST                    (1),
		.USE_S0_AWLOCK                     (1),
		.USE_M0_AWLOCK                     (1),
		.USE_S0_AWCACHE                    (1),
		.USE_M0_AWCACHE                    (1),
		.USE_M0_AWPROT                     (1),
		.USE_S0_AWQOS                      (1),
		.USE_M0_AWQOS                      (1),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (1),
		.USE_S0_BID                        (1),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (1),
		.USE_S0_ARREGION                   (1),
		.USE_M0_ARREGION                   (1),
		.USE_S0_ARLEN                      (1),
		.USE_S0_ARSIZE                     (1),
		.USE_S0_ARBURST                    (1),
		.USE_S0_ARLOCK                     (1),
		.USE_M0_ARLOCK                     (1),
		.USE_M0_ARCACHE                    (1),
		.USE_M0_ARQOS                      (1),
		.USE_M0_ARPROT                     (1),
		.USE_S0_ARCACHE                    (1),
		.USE_S0_ARQOS                      (1),
		.USE_S0_RID                        (1),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (1),
		.M0_ID_WIDTH                       (1),
		.DATA_WIDTH                        (128),
		.S0_ID_WIDTH                       (1),
		.M0_ADDR_WIDTH                     (14),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (14),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (1),
		.USE_M0_ARUSER                     (1),
		.USE_M0_WUSER                      (1),
		.USE_M0_RUSER                      (1),
		.USE_M0_BUSER                      (1),
		.M0_AXI_VERSION                    ("AXI4"),
		.M0_BURST_LENGTH_WIDTH             (8),
		.S0_BURST_LENGTH_WIDTH             (8),
		.M0_LOCK_WIDTH                     (1),
		.S0_LOCK_WIDTH                     (1),
		.S0_AXI_VERSION                    ("AXI4")
	) aximaster_0_altera_axi4_master_translator (
		.aclk        (clk_0_clk_clk),                                         //       clk.clk
		.aresetn     (~axiMaster_0_reset_sink_reset_bridge_in_reset_reset),   // clk_reset.reset_n
		.m0_awid     (aximaster_0_altera_axi4_master_translator_m0_awid),     //        m0.awid
		.m0_awaddr   (aximaster_0_altera_axi4_master_translator_m0_awaddr),   //          .awaddr
		.m0_awlen    (aximaster_0_altera_axi4_master_translator_m0_awlen),    //          .awlen
		.m0_awsize   (aximaster_0_altera_axi4_master_translator_m0_awsize),   //          .awsize
		.m0_awburst  (aximaster_0_altera_axi4_master_translator_m0_awburst),  //          .awburst
		.m0_awlock   (aximaster_0_altera_axi4_master_translator_m0_awlock),   //          .awlock
		.m0_awcache  (aximaster_0_altera_axi4_master_translator_m0_awcache),  //          .awcache
		.m0_awprot   (aximaster_0_altera_axi4_master_translator_m0_awprot),   //          .awprot
		.m0_awuser   (aximaster_0_altera_axi4_master_translator_m0_awuser),   //          .awuser
		.m0_awqos    (aximaster_0_altera_axi4_master_translator_m0_awqos),    //          .awqos
		.m0_awregion (aximaster_0_altera_axi4_master_translator_m0_awregion), //          .awregion
		.m0_awvalid  (aximaster_0_altera_axi4_master_translator_m0_awvalid),  //          .awvalid
		.m0_awready  (aximaster_0_altera_axi4_master_translator_m0_awready),  //          .awready
		.m0_wdata    (aximaster_0_altera_axi4_master_translator_m0_wdata),    //          .wdata
		.m0_wstrb    (aximaster_0_altera_axi4_master_translator_m0_wstrb),    //          .wstrb
		.m0_wlast    (aximaster_0_altera_axi4_master_translator_m0_wlast),    //          .wlast
		.m0_wvalid   (aximaster_0_altera_axi4_master_translator_m0_wvalid),   //          .wvalid
		.m0_wuser    (aximaster_0_altera_axi4_master_translator_m0_wuser),    //          .wuser
		.m0_wready   (aximaster_0_altera_axi4_master_translator_m0_wready),   //          .wready
		.m0_bid      (aximaster_0_altera_axi4_master_translator_m0_bid),      //          .bid
		.m0_bresp    (aximaster_0_altera_axi4_master_translator_m0_bresp),    //          .bresp
		.m0_buser    (aximaster_0_altera_axi4_master_translator_m0_buser),    //          .buser
		.m0_bvalid   (aximaster_0_altera_axi4_master_translator_m0_bvalid),   //          .bvalid
		.m0_bready   (aximaster_0_altera_axi4_master_translator_m0_bready),   //          .bready
		.m0_arid     (aximaster_0_altera_axi4_master_translator_m0_arid),     //          .arid
		.m0_araddr   (aximaster_0_altera_axi4_master_translator_m0_araddr),   //          .araddr
		.m0_arlen    (aximaster_0_altera_axi4_master_translator_m0_arlen),    //          .arlen
		.m0_arsize   (aximaster_0_altera_axi4_master_translator_m0_arsize),   //          .arsize
		.m0_arburst  (aximaster_0_altera_axi4_master_translator_m0_arburst),  //          .arburst
		.m0_arlock   (aximaster_0_altera_axi4_master_translator_m0_arlock),   //          .arlock
		.m0_arcache  (aximaster_0_altera_axi4_master_translator_m0_arcache),  //          .arcache
		.m0_arprot   (aximaster_0_altera_axi4_master_translator_m0_arprot),   //          .arprot
		.m0_aruser   (aximaster_0_altera_axi4_master_translator_m0_aruser),   //          .aruser
		.m0_arqos    (aximaster_0_altera_axi4_master_translator_m0_arqos),    //          .arqos
		.m0_arregion (aximaster_0_altera_axi4_master_translator_m0_arregion), //          .arregion
		.m0_arvalid  (aximaster_0_altera_axi4_master_translator_m0_arvalid),  //          .arvalid
		.m0_arready  (aximaster_0_altera_axi4_master_translator_m0_arready),  //          .arready
		.m0_rid      (aximaster_0_altera_axi4_master_translator_m0_rid),      //          .rid
		.m0_rdata    (aximaster_0_altera_axi4_master_translator_m0_rdata),    //          .rdata
		.m0_rresp    (aximaster_0_altera_axi4_master_translator_m0_rresp),    //          .rresp
		.m0_rlast    (aximaster_0_altera_axi4_master_translator_m0_rlast),    //          .rlast
		.m0_rvalid   (aximaster_0_altera_axi4_master_translator_m0_rvalid),   //          .rvalid
		.m0_rready   (aximaster_0_altera_axi4_master_translator_m0_rready),   //          .rready
		.m0_ruser    (aximaster_0_altera_axi4_master_translator_m0_ruser),    //          .ruser
		.s0_awid     (axiMaster_0_altera_axi4_master_awid),                   //        s0.awid
		.s0_awaddr   (axiMaster_0_altera_axi4_master_awaddr),                 //          .awaddr
		.s0_awlen    (axiMaster_0_altera_axi4_master_awlen),                  //          .awlen
		.s0_awsize   (axiMaster_0_altera_axi4_master_awsize),                 //          .awsize
		.s0_awburst  (axiMaster_0_altera_axi4_master_awburst),                //          .awburst
		.s0_awlock   (axiMaster_0_altera_axi4_master_awlock),                 //          .awlock
		.s0_awcache  (axiMaster_0_altera_axi4_master_awcache),                //          .awcache
		.s0_awprot   (axiMaster_0_altera_axi4_master_awprot),                 //          .awprot
		.s0_awqos    (axiMaster_0_altera_axi4_master_awqos),                  //          .awqos
		.s0_awregion (axiMaster_0_altera_axi4_master_awregion),               //          .awregion
		.s0_awvalid  (axiMaster_0_altera_axi4_master_awvalid),                //          .awvalid
		.s0_awready  (axiMaster_0_altera_axi4_master_awready),                //          .awready
		.s0_wdata    (axiMaster_0_altera_axi4_master_wdata),                  //          .wdata
		.s0_wstrb    (axiMaster_0_altera_axi4_master_wstrb),                  //          .wstrb
		.s0_wlast    (axiMaster_0_altera_axi4_master_wlast),                  //          .wlast
		.s0_wvalid   (axiMaster_0_altera_axi4_master_wvalid),                 //          .wvalid
		.s0_wready   (axiMaster_0_altera_axi4_master_wready),                 //          .wready
		.s0_bid      (axiMaster_0_altera_axi4_master_bid),                    //          .bid
		.s0_bresp    (axiMaster_0_altera_axi4_master_bresp),                  //          .bresp
		.s0_bvalid   (axiMaster_0_altera_axi4_master_bvalid),                 //          .bvalid
		.s0_bready   (axiMaster_0_altera_axi4_master_bready),                 //          .bready
		.s0_arid     (axiMaster_0_altera_axi4_master_arid),                   //          .arid
		.s0_araddr   (axiMaster_0_altera_axi4_master_araddr),                 //          .araddr
		.s0_arlen    (axiMaster_0_altera_axi4_master_arlen),                  //          .arlen
		.s0_arsize   (axiMaster_0_altera_axi4_master_arsize),                 //          .arsize
		.s0_arburst  (axiMaster_0_altera_axi4_master_arburst),                //          .arburst
		.s0_arlock   (axiMaster_0_altera_axi4_master_arlock),                 //          .arlock
		.s0_arcache  (axiMaster_0_altera_axi4_master_arcache),                //          .arcache
		.s0_arprot   (axiMaster_0_altera_axi4_master_arprot),                 //          .arprot
		.s0_arqos    (axiMaster_0_altera_axi4_master_arqos),                  //          .arqos
		.s0_arregion (axiMaster_0_altera_axi4_master_arregion),               //          .arregion
		.s0_arvalid  (axiMaster_0_altera_axi4_master_arvalid),                //          .arvalid
		.s0_arready  (axiMaster_0_altera_axi4_master_arready),                //          .arready
		.s0_rid      (axiMaster_0_altera_axi4_master_rid),                    //          .rid
		.s0_rdata    (axiMaster_0_altera_axi4_master_rdata),                  //          .rdata
		.s0_rresp    (axiMaster_0_altera_axi4_master_rresp),                  //          .rresp
		.s0_rlast    (axiMaster_0_altera_axi4_master_rlast),                  //          .rlast
		.s0_rvalid   (axiMaster_0_altera_axi4_master_rvalid),                 //          .rvalid
		.s0_rready   (axiMaster_0_altera_axi4_master_rready),                 //          .rready
		.s0_awuser   (1'b0),                                                  // (terminated)
		.s0_wuser    (1'b0),                                                  // (terminated)
		.s0_buser    (),                                                      // (terminated)
		.s0_aruser   (1'b0),                                                  // (terminated)
		.s0_ruser    (),                                                      // (terminated)
		.s0_wid      (1'b0),                                                  // (terminated)
		.m0_wid      ()                                                       // (terminated)
	);

	altera_merlin_axi_translator #(
		.USE_S0_AWID                       (1),
		.USE_S0_AWREGION                   (1),
		.USE_M0_AWREGION                   (1),
		.USE_S0_AWLEN                      (1),
		.USE_S0_AWSIZE                     (1),
		.USE_S0_AWBURST                    (1),
		.USE_S0_AWLOCK                     (1),
		.USE_M0_AWLOCK                     (1),
		.USE_S0_AWCACHE                    (1),
		.USE_M0_AWCACHE                    (1),
		.USE_M0_AWPROT                     (1),
		.USE_S0_AWQOS                      (1),
		.USE_M0_AWQOS                      (1),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (1),
		.USE_S0_BID                        (1),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (1),
		.USE_S0_ARREGION                   (1),
		.USE_M0_ARREGION                   (1),
		.USE_S0_ARLEN                      (1),
		.USE_S0_ARSIZE                     (1),
		.USE_S0_ARBURST                    (1),
		.USE_S0_ARLOCK                     (1),
		.USE_M0_ARLOCK                     (1),
		.USE_M0_ARCACHE                    (1),
		.USE_M0_ARQOS                      (1),
		.USE_M0_ARPROT                     (1),
		.USE_S0_ARCACHE                    (1),
		.USE_S0_ARQOS                      (1),
		.USE_S0_RID                        (1),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (1),
		.M0_ID_WIDTH                       (2),
		.DATA_WIDTH                        (128),
		.S0_ID_WIDTH                       (1),
		.M0_ADDR_WIDTH                     (14),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (14),
		.USE_S0_AWUSER                     (1),
		.USE_S0_ARUSER                     (1),
		.USE_S0_WUSER                      (1),
		.USE_S0_RUSER                      (1),
		.USE_S0_BUSER                      (1),
		.USE_M0_AWUSER                     (0),
		.USE_M0_ARUSER                     (0),
		.USE_M0_WUSER                      (0),
		.USE_M0_RUSER                      (0),
		.USE_M0_BUSER                      (0),
		.M0_AXI_VERSION                    ("AXI4"),
		.M0_BURST_LENGTH_WIDTH             (8),
		.S0_BURST_LENGTH_WIDTH             (8),
		.M0_LOCK_WIDTH                     (1),
		.S0_LOCK_WIDTH                     (1),
		.S0_AXI_VERSION                    ("AXI4")
	) axi4slave_0_altera_axi4_slave_translator (
		.aclk        (clk_0_clk_clk),                                         //       clk.clk
		.aresetn     (~axiMaster_0_reset_sink_reset_bridge_in_reset_reset),   // clk_reset.reset_n
		.m0_awid     (axi4Slave_0_altera_axi4_slave_awid),                    //        m0.awid
		.m0_awaddr   (axi4Slave_0_altera_axi4_slave_awaddr),                  //          .awaddr
		.m0_awlen    (axi4Slave_0_altera_axi4_slave_awlen),                   //          .awlen
		.m0_awsize   (axi4Slave_0_altera_axi4_slave_awsize),                  //          .awsize
		.m0_awburst  (axi4Slave_0_altera_axi4_slave_awburst),                 //          .awburst
		.m0_awlock   (axi4Slave_0_altera_axi4_slave_awlock),                  //          .awlock
		.m0_awcache  (axi4Slave_0_altera_axi4_slave_awcache),                 //          .awcache
		.m0_awprot   (axi4Slave_0_altera_axi4_slave_awprot),                  //          .awprot
		.m0_awqos    (axi4Slave_0_altera_axi4_slave_awqos),                   //          .awqos
		.m0_awregion (axi4Slave_0_altera_axi4_slave_awregion),                //          .awregion
		.m0_awvalid  (axi4Slave_0_altera_axi4_slave_awvalid),                 //          .awvalid
		.m0_awready  (axi4Slave_0_altera_axi4_slave_awready),                 //          .awready
		.m0_wdata    (axi4Slave_0_altera_axi4_slave_wdata),                   //          .wdata
		.m0_wstrb    (axi4Slave_0_altera_axi4_slave_wstrb),                   //          .wstrb
		.m0_wlast    (axi4Slave_0_altera_axi4_slave_wlast),                   //          .wlast
		.m0_wvalid   (axi4Slave_0_altera_axi4_slave_wvalid),                  //          .wvalid
		.m0_wready   (axi4Slave_0_altera_axi4_slave_wready),                  //          .wready
		.m0_bid      (axi4Slave_0_altera_axi4_slave_bid),                     //          .bid
		.m0_bresp    (axi4Slave_0_altera_axi4_slave_bresp),                   //          .bresp
		.m0_bvalid   (axi4Slave_0_altera_axi4_slave_bvalid),                  //          .bvalid
		.m0_bready   (axi4Slave_0_altera_axi4_slave_bready),                  //          .bready
		.m0_arid     (axi4Slave_0_altera_axi4_slave_arid),                    //          .arid
		.m0_araddr   (axi4Slave_0_altera_axi4_slave_araddr),                  //          .araddr
		.m0_arlen    (axi4Slave_0_altera_axi4_slave_arlen),                   //          .arlen
		.m0_arsize   (axi4Slave_0_altera_axi4_slave_arsize),                  //          .arsize
		.m0_arburst  (axi4Slave_0_altera_axi4_slave_arburst),                 //          .arburst
		.m0_arlock   (axi4Slave_0_altera_axi4_slave_arlock),                  //          .arlock
		.m0_arcache  (axi4Slave_0_altera_axi4_slave_arcache),                 //          .arcache
		.m0_arprot   (axi4Slave_0_altera_axi4_slave_arprot),                  //          .arprot
		.m0_arqos    (axi4Slave_0_altera_axi4_slave_arqos),                   //          .arqos
		.m0_arregion (axi4Slave_0_altera_axi4_slave_arregion),                //          .arregion
		.m0_arvalid  (axi4Slave_0_altera_axi4_slave_arvalid),                 //          .arvalid
		.m0_arready  (axi4Slave_0_altera_axi4_slave_arready),                 //          .arready
		.m0_rid      (axi4Slave_0_altera_axi4_slave_rid),                     //          .rid
		.m0_rdata    (axi4Slave_0_altera_axi4_slave_rdata),                   //          .rdata
		.m0_rresp    (axi4Slave_0_altera_axi4_slave_rresp),                   //          .rresp
		.m0_rlast    (axi4Slave_0_altera_axi4_slave_rlast),                   //          .rlast
		.m0_rvalid   (axi4Slave_0_altera_axi4_slave_rvalid),                  //          .rvalid
		.m0_rready   (axi4Slave_0_altera_axi4_slave_rready),                  //          .rready
		.s0_awid     (aximaster_0_altera_axi4_master_translator_m0_awid),     //        s0.awid
		.s0_awaddr   (aximaster_0_altera_axi4_master_translator_m0_awaddr),   //          .awaddr
		.s0_awlen    (aximaster_0_altera_axi4_master_translator_m0_awlen),    //          .awlen
		.s0_awsize   (aximaster_0_altera_axi4_master_translator_m0_awsize),   //          .awsize
		.s0_awburst  (aximaster_0_altera_axi4_master_translator_m0_awburst),  //          .awburst
		.s0_awlock   (aximaster_0_altera_axi4_master_translator_m0_awlock),   //          .awlock
		.s0_awcache  (aximaster_0_altera_axi4_master_translator_m0_awcache),  //          .awcache
		.s0_awprot   (aximaster_0_altera_axi4_master_translator_m0_awprot),   //          .awprot
		.s0_awuser   (aximaster_0_altera_axi4_master_translator_m0_awuser),   //          .awuser
		.s0_awqos    (aximaster_0_altera_axi4_master_translator_m0_awqos),    //          .awqos
		.s0_awregion (aximaster_0_altera_axi4_master_translator_m0_awregion), //          .awregion
		.s0_awvalid  (aximaster_0_altera_axi4_master_translator_m0_awvalid),  //          .awvalid
		.s0_awready  (aximaster_0_altera_axi4_master_translator_m0_awready),  //          .awready
		.s0_wdata    (aximaster_0_altera_axi4_master_translator_m0_wdata),    //          .wdata
		.s0_wstrb    (aximaster_0_altera_axi4_master_translator_m0_wstrb),    //          .wstrb
		.s0_wlast    (aximaster_0_altera_axi4_master_translator_m0_wlast),    //          .wlast
		.s0_wvalid   (aximaster_0_altera_axi4_master_translator_m0_wvalid),   //          .wvalid
		.s0_wuser    (aximaster_0_altera_axi4_master_translator_m0_wuser),    //          .wuser
		.s0_wready   (aximaster_0_altera_axi4_master_translator_m0_wready),   //          .wready
		.s0_bid      (aximaster_0_altera_axi4_master_translator_m0_bid),      //          .bid
		.s0_bresp    (aximaster_0_altera_axi4_master_translator_m0_bresp),    //          .bresp
		.s0_buser    (aximaster_0_altera_axi4_master_translator_m0_buser),    //          .buser
		.s0_bvalid   (aximaster_0_altera_axi4_master_translator_m0_bvalid),   //          .bvalid
		.s0_bready   (aximaster_0_altera_axi4_master_translator_m0_bready),   //          .bready
		.s0_arid     (aximaster_0_altera_axi4_master_translator_m0_arid),     //          .arid
		.s0_araddr   (aximaster_0_altera_axi4_master_translator_m0_araddr),   //          .araddr
		.s0_arlen    (aximaster_0_altera_axi4_master_translator_m0_arlen),    //          .arlen
		.s0_arsize   (aximaster_0_altera_axi4_master_translator_m0_arsize),   //          .arsize
		.s0_arburst  (aximaster_0_altera_axi4_master_translator_m0_arburst),  //          .arburst
		.s0_arlock   (aximaster_0_altera_axi4_master_translator_m0_arlock),   //          .arlock
		.s0_arcache  (aximaster_0_altera_axi4_master_translator_m0_arcache),  //          .arcache
		.s0_arprot   (aximaster_0_altera_axi4_master_translator_m0_arprot),   //          .arprot
		.s0_aruser   (aximaster_0_altera_axi4_master_translator_m0_aruser),   //          .aruser
		.s0_arqos    (aximaster_0_altera_axi4_master_translator_m0_arqos),    //          .arqos
		.s0_arregion (aximaster_0_altera_axi4_master_translator_m0_arregion), //          .arregion
		.s0_arvalid  (aximaster_0_altera_axi4_master_translator_m0_arvalid),  //          .arvalid
		.s0_arready  (aximaster_0_altera_axi4_master_translator_m0_arready),  //          .arready
		.s0_rid      (aximaster_0_altera_axi4_master_translator_m0_rid),      //          .rid
		.s0_rdata    (aximaster_0_altera_axi4_master_translator_m0_rdata),    //          .rdata
		.s0_rresp    (aximaster_0_altera_axi4_master_translator_m0_rresp),    //          .rresp
		.s0_rlast    (aximaster_0_altera_axi4_master_translator_m0_rlast),    //          .rlast
		.s0_rvalid   (aximaster_0_altera_axi4_master_translator_m0_rvalid),   //          .rvalid
		.s0_rready   (aximaster_0_altera_axi4_master_translator_m0_rready),   //          .rready
		.s0_ruser    (aximaster_0_altera_axi4_master_translator_m0_ruser),    //          .ruser
		.m0_awuser   (),                                                      // (terminated)
		.m0_wuser    (),                                                      // (terminated)
		.m0_buser    (1'b0),                                                  // (terminated)
		.m0_aruser   (),                                                      // (terminated)
		.m0_ruser    (1'b0),                                                  // (terminated)
		.s0_wid      (1'b0),                                                  // (terminated)
		.m0_wid      ()                                                       // (terminated)
	);

endmodule
