 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : VerilogMultiplier
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:28:11 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.04       4.34 f
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.05       4.40 r
  mult_21/FS_1/U75/ZN (AOI21_X1)                          0.04       4.44 f
  mult_21/FS_1/U73/ZN (OAI21_X1)                          0.05       4.49 r
  mult_21/FS_1/U65/ZN (AOI21_X1)                          0.04       4.53 f
  mult_21/FS_1/U63/ZN (OAI21_X1)                          0.05       4.58 r
  mult_21/FS_1/U55/ZN (AOI21_X1)                          0.04       4.62 f
  mult_21/FS_1/U53/ZN (OAI21_X1)                          0.05       4.68 r
  mult_21/FS_1/U45/ZN (AOI21_X1)                          0.04       4.72 f
  mult_21/FS_1/U43/ZN (OAI21_X1)                          0.04       4.76 r
  mult_21/FS_1/U41/Z (XOR2_X1)                            0.06       4.82 r
  mult_21/FS_1/SUM[61] (VerilogMultiplier_DW01_add_0)     0.00       4.82 r
  mult_21/PRODUCT[63] (VerilogMultiplier_DW02_mult_0)     0.00       4.82 r
  P_reg_reg[63]/D (DFFR_X1)                               0.01       4.83 r
  data arrival time                                                  4.83

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[63]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.09       0.09 f
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.09 f
  mult_21/U317/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U146/Z (BUF_X1)                                 0.11       0.23 r
  mult_21/U1380/ZN (NOR2_X1)                              0.06       0.29 f
  mult_21/U33/Z (XOR2_X1)                                 0.08       0.37 f
  mult_21/S2_2_29/S (FA_X1)                               0.12       0.48 r
  mult_21/S2_3_28/S (FA_X1)                               0.10       0.59 f
  mult_21/S2_4_27/S (FA_X1)                               0.12       0.70 r
  mult_21/S2_5_26/S (FA_X1)                               0.10       0.81 f
  mult_21/S2_6_25/S (FA_X1)                               0.12       0.92 r
  mult_21/S2_7_24/S (FA_X1)                               0.10       1.03 f
  mult_21/S2_8_23/S (FA_X1)                               0.12       1.15 r
  mult_21/S2_9_22/S (FA_X1)                               0.10       1.25 f
  mult_21/S2_10_21/S (FA_X1)                              0.12       1.37 r
  mult_21/S2_11_20/S (FA_X1)                              0.10       1.47 f
  mult_21/S2_12_19/S (FA_X1)                              0.12       1.59 r
  mult_21/S2_13_18/S (FA_X1)                              0.10       1.69 f
  mult_21/S2_14_17/S (FA_X1)                              0.12       1.81 r
  mult_21/S2_15_16/S (FA_X1)                              0.10       1.91 f
  mult_21/S2_16_15/S (FA_X1)                              0.12       2.03 r
  mult_21/S2_17_14/S (FA_X1)                              0.10       2.13 f
  mult_21/S2_18_13/S (FA_X1)                              0.12       2.25 r
  mult_21/S2_19_12/S (FA_X1)                              0.10       2.35 f
  mult_21/S2_20_11/S (FA_X1)                              0.12       2.47 r
  mult_21/S2_21_10/S (FA_X1)                              0.10       2.57 f
  mult_21/S2_22_9/S (FA_X1)                               0.12       2.69 r
  mult_21/S2_23_8/S (FA_X1)                               0.10       2.79 f
  mult_21/S2_24_7/S (FA_X1)                               0.12       2.91 r
  mult_21/S2_25_6/S (FA_X1)                               0.10       3.01 f
  mult_21/S2_26_5/S (FA_X1)                               0.12       3.13 r
  mult_21/S2_27_4/S (FA_X1)                               0.10       3.23 f
  mult_21/S2_28_3/S (FA_X1)                               0.12       3.35 r
  mult_21/S2_29_2/S (FA_X1)                               0.10       3.45 f
  mult_21/S2_30_1/S (FA_X1)                               0.12       3.57 r
  mult_21/S4_0/S (FA_X1)                                  0.10       3.68 f
  mult_21/S14_31_0/CO (FA_X1)                             0.08       3.76 f
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.76 f
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.80 r
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.03       3.83 f
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 r
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.03       3.90 f
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.05       3.95 r
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.01 r
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.03       4.04 f
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.04       4.07 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.10 f
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.05       4.15 r
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.04       4.19 f
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.05       4.25 r
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.04       4.29 f
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.05       4.34 r
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.04       4.39 f
  mult_21/FS_1/U75/ZN (AOI21_X1)                          0.05       4.44 r
  mult_21/FS_1/U73/ZN (OAI21_X1)                          0.04       4.48 f
  mult_21/FS_1/U65/ZN (AOI21_X1)                          0.05       4.53 r
  mult_21/FS_1/U63/ZN (OAI21_X1)                          0.04       4.58 f
  mult_21/FS_1/U55/ZN (AOI21_X1)                          0.05       4.63 r
  mult_21/FS_1/U53/ZN (OAI21_X1)                          0.04       4.67 f
  mult_21/FS_1/U45/ZN (AOI21_X1)                          0.05       4.72 r
  mult_21/FS_1/U44/Z (XOR2_X1)                            0.06       4.79 r
  mult_21/FS_1/SUM[60] (VerilogMultiplier_DW01_add_0)     0.00       4.79 r
  mult_21/PRODUCT[62] (VerilogMultiplier_DW02_mult_0)     0.00       4.79 r
  P_reg_reg[62]/D (DFFR_X1)                               0.01       4.80 r
  data arrival time                                                  4.80

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[62]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.04       4.34 f
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.05       4.40 r
  mult_21/FS_1/U75/ZN (AOI21_X1)                          0.04       4.44 f
  mult_21/FS_1/U73/ZN (OAI21_X1)                          0.05       4.49 r
  mult_21/FS_1/U65/ZN (AOI21_X1)                          0.04       4.53 f
  mult_21/FS_1/U63/ZN (OAI21_X1)                          0.05       4.58 r
  mult_21/FS_1/U55/ZN (AOI21_X1)                          0.04       4.62 f
  mult_21/FS_1/U53/ZN (OAI21_X1)                          0.05       4.68 r
  mult_21/FS_1/U49/Z (XOR2_X1)                            0.06       4.74 r
  mult_21/FS_1/SUM[59] (VerilogMultiplier_DW01_add_0)     0.00       4.74 r
  mult_21/PRODUCT[61] (VerilogMultiplier_DW02_mult_0)     0.00       4.74 r
  P_reg_reg[61]/D (DFFR_X1)                               0.01       4.75 r
  data arrival time                                                  4.75

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[61]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.09       0.09 f
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.09 f
  mult_21/U317/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U146/Z (BUF_X1)                                 0.11       0.23 r
  mult_21/U1380/ZN (NOR2_X1)                              0.06       0.29 f
  mult_21/U33/Z (XOR2_X1)                                 0.08       0.37 f
  mult_21/S2_2_29/S (FA_X1)                               0.12       0.48 r
  mult_21/S2_3_28/S (FA_X1)                               0.10       0.59 f
  mult_21/S2_4_27/S (FA_X1)                               0.12       0.70 r
  mult_21/S2_5_26/S (FA_X1)                               0.10       0.81 f
  mult_21/S2_6_25/S (FA_X1)                               0.12       0.92 r
  mult_21/S2_7_24/S (FA_X1)                               0.10       1.03 f
  mult_21/S2_8_23/S (FA_X1)                               0.12       1.15 r
  mult_21/S2_9_22/S (FA_X1)                               0.10       1.25 f
  mult_21/S2_10_21/S (FA_X1)                              0.12       1.37 r
  mult_21/S2_11_20/S (FA_X1)                              0.10       1.47 f
  mult_21/S2_12_19/S (FA_X1)                              0.12       1.59 r
  mult_21/S2_13_18/S (FA_X1)                              0.10       1.69 f
  mult_21/S2_14_17/S (FA_X1)                              0.12       1.81 r
  mult_21/S2_15_16/S (FA_X1)                              0.10       1.91 f
  mult_21/S2_16_15/S (FA_X1)                              0.12       2.03 r
  mult_21/S2_17_14/S (FA_X1)                              0.10       2.13 f
  mult_21/S2_18_13/S (FA_X1)                              0.12       2.25 r
  mult_21/S2_19_12/S (FA_X1)                              0.10       2.35 f
  mult_21/S2_20_11/S (FA_X1)                              0.12       2.47 r
  mult_21/S2_21_10/S (FA_X1)                              0.10       2.57 f
  mult_21/S2_22_9/S (FA_X1)                               0.12       2.69 r
  mult_21/S2_23_8/S (FA_X1)                               0.10       2.79 f
  mult_21/S2_24_7/S (FA_X1)                               0.12       2.91 r
  mult_21/S2_25_6/S (FA_X1)                               0.10       3.01 f
  mult_21/S2_26_5/S (FA_X1)                               0.12       3.13 r
  mult_21/S2_27_4/S (FA_X1)                               0.10       3.23 f
  mult_21/S2_28_3/S (FA_X1)                               0.12       3.35 r
  mult_21/S2_29_2/S (FA_X1)                               0.10       3.45 f
  mult_21/S2_30_1/S (FA_X1)                               0.12       3.57 r
  mult_21/S4_0/S (FA_X1)                                  0.10       3.68 f
  mult_21/S14_31_0/CO (FA_X1)                             0.08       3.76 f
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.76 f
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.80 r
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.03       3.83 f
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 r
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.03       3.90 f
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.05       3.95 r
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       3.97 f
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.01 r
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.03       4.04 f
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.04       4.07 r
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.10 f
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.05       4.15 r
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.04       4.19 f
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.05       4.25 r
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.04       4.29 f
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.05       4.34 r
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.04       4.39 f
  mult_21/FS_1/U75/ZN (AOI21_X1)                          0.05       4.44 r
  mult_21/FS_1/U73/ZN (OAI21_X1)                          0.04       4.48 f
  mult_21/FS_1/U65/ZN (AOI21_X1)                          0.05       4.53 r
  mult_21/FS_1/U63/ZN (OAI21_X1)                          0.04       4.58 f
  mult_21/FS_1/U55/ZN (AOI21_X1)                          0.05       4.63 r
  mult_21/FS_1/U54/Z (XOR2_X1)                            0.06       4.69 r
  mult_21/FS_1/SUM[58] (VerilogMultiplier_DW01_add_0)     0.00       4.69 r
  mult_21/PRODUCT[60] (VerilogMultiplier_DW02_mult_0)     0.00       4.69 r
  P_reg_reg[60]/D (DFFR_X1)                               0.01       4.70 r
  data arrival time                                                  4.70

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[60]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.04       4.34 f
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.05       4.40 r
  mult_21/FS_1/U75/ZN (AOI21_X1)                          0.04       4.44 f
  mult_21/FS_1/U73/ZN (OAI21_X1)                          0.05       4.49 r
  mult_21/FS_1/U65/ZN (AOI21_X1)                          0.04       4.53 f
  mult_21/FS_1/U63/ZN (OAI21_X1)                          0.05       4.58 r
  mult_21/FS_1/U59/Z (XOR2_X1)                            0.06       4.65 r
  mult_21/FS_1/SUM[57] (VerilogMultiplier_DW01_add_0)     0.00       4.65 r
  mult_21/PRODUCT[59] (VerilogMultiplier_DW02_mult_0)     0.00       4.65 r
  P_reg_reg[59]/D (DFFR_X1)                               0.01       4.65 r
  data arrival time                                                  4.65

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[59]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.04       4.34 f
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.05       4.40 r
  mult_21/FS_1/U75/ZN (AOI21_X1)                          0.04       4.44 f
  mult_21/FS_1/U73/ZN (OAI21_X1)                          0.05       4.49 r
  mult_21/FS_1/U65/ZN (AOI21_X1)                          0.04       4.53 f
  mult_21/FS_1/U64/Z (XOR2_X1)                            0.07       4.60 f
  mult_21/FS_1/SUM[56] (VerilogMultiplier_DW01_add_0)     0.00       4.60 f
  mult_21/PRODUCT[58] (VerilogMultiplier_DW02_mult_0)     0.00       4.60 f
  P_reg_reg[58]/D (DFFR_X1)                               0.01       4.61 f
  data arrival time                                                  4.61

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[58]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.04       4.34 f
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.05       4.40 r
  mult_21/FS_1/U75/ZN (AOI21_X1)                          0.04       4.44 f
  mult_21/FS_1/U73/ZN (OAI21_X1)                          0.05       4.49 r
  mult_21/FS_1/U69/Z (XOR2_X1)                            0.06       4.55 r
  mult_21/FS_1/SUM[55] (VerilogMultiplier_DW01_add_0)     0.00       4.55 r
  mult_21/PRODUCT[57] (VerilogMultiplier_DW02_mult_0)     0.00       4.55 r
  P_reg_reg[57]/D (DFFR_X1)                               0.01       4.56 r
  data arrival time                                                  4.56

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[57]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.04       4.34 f
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.05       4.40 r
  mult_21/FS_1/U75/ZN (AOI21_X1)                          0.04       4.44 f
  mult_21/FS_1/U74/Z (XOR2_X1)                            0.07       4.51 f
  mult_21/FS_1/SUM[54] (VerilogMultiplier_DW01_add_0)     0.00       4.51 f
  mult_21/PRODUCT[56] (VerilogMultiplier_DW02_mult_0)     0.00       4.51 f
  P_reg_reg[56]/D (DFFR_X1)                               0.01       4.52 f
  data arrival time                                                  4.52

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[56]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.04       4.34 f
  mult_21/FS_1/U83/ZN (OAI21_X1)                          0.05       4.40 r
  mult_21/FS_1/U79/Z (XOR2_X1)                            0.06       4.46 r
  mult_21/FS_1/SUM[53] (VerilogMultiplier_DW01_add_0)     0.00       4.46 r
  mult_21/PRODUCT[55] (VerilogMultiplier_DW02_mult_0)     0.00       4.46 r
  P_reg_reg[55]/D (DFFR_X1)                               0.01       4.47 r
  data arrival time                                                  4.47

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[55]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U85/ZN (AOI21_X1)                          0.04       4.34 f
  mult_21/FS_1/U84/Z (XOR2_X1)                            0.07       4.41 f
  mult_21/FS_1/SUM[52] (VerilogMultiplier_DW01_add_0)     0.00       4.41 f
  mult_21/PRODUCT[54] (VerilogMultiplier_DW02_mult_0)     0.00       4.41 f
  P_reg_reg[54]/D (DFFR_X1)                               0.01       4.42 f
  data arrival time                                                  4.42

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[54]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U93/ZN (OAI21_X1)                          0.05       4.30 r
  mult_21/FS_1/U89/Z (XOR2_X1)                            0.06       4.37 r
  mult_21/FS_1/SUM[51] (VerilogMultiplier_DW01_add_0)     0.00       4.37 r
  mult_21/PRODUCT[53] (VerilogMultiplier_DW02_mult_0)     0.00       4.37 r
  P_reg_reg[53]/D (DFFR_X1)                               0.01       4.38 r
  data arrival time                                                  4.38

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[53]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U95/ZN (AOI21_X1)                          0.04       4.25 f
  mult_21/FS_1/U94/Z (XOR2_X1)                            0.07       4.32 f
  mult_21/FS_1/SUM[50] (VerilogMultiplier_DW01_add_0)     0.00       4.32 f
  mult_21/PRODUCT[52] (VerilogMultiplier_DW02_mult_0)     0.00       4.32 f
  P_reg_reg[52]/D (DFFR_X1)                               0.01       4.33 f
  data arrival time                                                  4.33

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[52]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U157/ZN (OAI21_X1)                         0.06       4.03 r
  mult_21/FS_1/U130/ZN (AOI21_X1)                         0.04       4.08 f
  mult_21/FS_1/U128/ZN (OAI21_X1)                         0.05       4.13 r
  mult_21/FS_1/U120/ZN (AOI21_X1)                         0.04       4.17 f
  mult_21/FS_1/U118/ZN (OAI21_X1)                         0.04       4.22 r
  mult_21/FS_1/U114/Z (XOR2_X1)                           0.06       4.27 r
  mult_21/FS_1/SUM[47] (VerilogMultiplier_DW01_add_0)     0.00       4.27 r
  mult_21/PRODUCT[49] (VerilogMultiplier_DW02_mult_0)     0.00       4.27 r
  P_reg_reg[49]/D (DFFR_X1)                               0.01       4.28 r
  data arrival time                                                  4.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[49]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U103/ZN (OAI21_X1)                         0.05       4.21 r
  mult_21/FS_1/U99/Z (XOR2_X1)                            0.06       4.27 r
  mult_21/FS_1/SUM[49] (VerilogMultiplier_DW01_add_0)     0.00       4.27 r
  mult_21/PRODUCT[51] (VerilogMultiplier_DW02_mult_0)     0.00       4.27 r
  P_reg_reg[51]/D (DFFR_X1)                               0.01       4.28 r
  data arrival time                                                  4.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[51]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U157/ZN (OAI21_X1)                         0.06       4.03 r
  mult_21/FS_1/U130/ZN (AOI21_X1)                         0.04       4.08 f
  mult_21/FS_1/U128/ZN (OAI21_X1)                         0.05       4.13 r
  mult_21/FS_1/U120/ZN (AOI21_X1)                         0.04       4.17 f
  mult_21/FS_1/U119/Z (XOR2_X1)                           0.07       4.24 f
  mult_21/FS_1/SUM[46] (VerilogMultiplier_DW01_add_0)     0.00       4.24 f
  mult_21/PRODUCT[48] (VerilogMultiplier_DW02_mult_0)     0.00       4.24 f
  P_reg_reg[48]/D (DFFR_X1)                               0.01       4.25 f
  data arrival time                                                  4.25

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[48]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U157/ZN (OAI21_X1)                         0.06       4.03 r
  mult_21/FS_1/U149/ZN (AOI21_X1)                         0.05       4.08 f
  mult_21/FS_1/U147/ZN (OAI21_X1)                         0.05       4.13 r
  mult_21/FS_1/U139/ZN (AOI21_X1)                         0.04       4.17 f
  mult_21/FS_1/U138/Z (XOR2_X1)                           0.07       4.23 f
  mult_21/FS_1/SUM[43] (VerilogMultiplier_DW01_add_0)     0.00       4.23 f
  mult_21/PRODUCT[45] (VerilogMultiplier_DW02_mult_0)     0.00       4.23 f
  P_reg_reg[45]/D (DFFR_X1)                               0.01       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[45]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U110/ZN (AOI221_X1)                        0.04       3.97 f
  mult_21/FS_1/U28/ZN (INV_X1)                            0.03       4.00 r
  mult_21/FS_1/U109/ZN (AOI21_X1)                         0.03       4.02 f
  mult_21/FS_1/U108/ZN (OAI21_X1)                         0.04       4.06 r
  mult_21/FS_1/U107/ZN (AOI21_X1)                         0.03       4.09 f
  mult_21/FS_1/U106/ZN (OAI21_X1)                         0.03       4.12 r
  mult_21/FS_1/U105/ZN (AOI21_X1)                         0.04       4.16 f
  mult_21/FS_1/U104/Z (XOR2_X1)                           0.07       4.23 f
  mult_21/FS_1/SUM[48] (VerilogMultiplier_DW01_add_0)     0.00       4.23 f
  mult_21/PRODUCT[50] (VerilogMultiplier_DW02_mult_0)     0.00       4.23 f
  P_reg_reg[50]/D (DFFR_X1)                               0.01       4.24 f
  data arrival time                                                  4.24

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[50]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U157/ZN (OAI21_X1)                         0.06       4.03 r
  mult_21/FS_1/U149/ZN (AOI21_X1)                         0.05       4.08 f
  mult_21/FS_1/U147/ZN (OAI21_X1)                         0.05       4.13 r
  mult_21/FS_1/U143/Z (XOR2_X1)                           0.06       4.19 r
  mult_21/FS_1/SUM[42] (VerilogMultiplier_DW01_add_0)     0.00       4.19 r
  mult_21/PRODUCT[44] (VerilogMultiplier_DW02_mult_0)     0.00       4.19 r
  P_reg_reg[44]/D (DFFR_X1)                               0.01       4.20 r
  data arrival time                                                  4.20

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[44]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U157/ZN (OAI21_X1)                         0.06       4.03 r
  mult_21/FS_1/U130/ZN (AOI21_X1)                         0.04       4.08 f
  mult_21/FS_1/U128/ZN (OAI21_X1)                         0.05       4.13 r
  mult_21/FS_1/U124/Z (XOR2_X1)                           0.06       4.19 r
  mult_21/FS_1/SUM[45] (VerilogMultiplier_DW01_add_0)     0.00       4.19 r
  mult_21/PRODUCT[47] (VerilogMultiplier_DW02_mult_0)     0.00       4.19 r
  P_reg_reg[47]/D (DFFR_X1)                               0.01       4.20 r
  data arrival time                                                  4.20

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[47]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U176/ZN (OAI21_X1)                         0.05       4.03 r
  mult_21/FS_1/U168/ZN (AOI21_X1)                         0.04       4.07 f
  mult_21/FS_1/U166/ZN (OAI21_X1)                         0.04       4.11 r
  mult_21/FS_1/U162/Z (XOR2_X1)                           0.06       4.17 r
  mult_21/FS_1/SUM[39] (VerilogMultiplier_DW01_add_0)     0.00       4.17 r
  mult_21/PRODUCT[41] (VerilogMultiplier_DW02_mult_0)     0.00       4.17 r
  P_reg_reg[41]/D (DFFR_X1)                               0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[41]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U157/ZN (OAI21_X1)                         0.06       4.03 r
  mult_21/FS_1/U149/ZN (AOI21_X1)                         0.05       4.08 f
  mult_21/FS_1/U148/Z (XOR2_X1)                           0.07       4.15 f
  mult_21/FS_1/SUM[41] (VerilogMultiplier_DW01_add_0)     0.00       4.15 f
  mult_21/PRODUCT[43] (VerilogMultiplier_DW02_mult_0)     0.00       4.15 f
  P_reg_reg[43]/D (DFFR_X1)                               0.01       4.16 f
  data arrival time                                                  4.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[43]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U157/ZN (OAI21_X1)                         0.06       4.03 r
  mult_21/FS_1/U130/ZN (AOI21_X1)                         0.04       4.08 f
  mult_21/FS_1/U129/Z (XOR2_X1)                           0.07       4.15 f
  mult_21/FS_1/SUM[44] (VerilogMultiplier_DW01_add_0)     0.00       4.15 f
  mult_21/PRODUCT[46] (VerilogMultiplier_DW02_mult_0)     0.00       4.15 f
  P_reg_reg[46]/D (DFFR_X1)                               0.01       4.16 f
  data arrival time                                                  4.16

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[46]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U176/ZN (OAI21_X1)                         0.05       4.03 r
  mult_21/FS_1/U168/ZN (AOI21_X1)                         0.04       4.07 f
  mult_21/FS_1/U167/Z (XOR2_X1)                           0.07       4.14 f
  mult_21/FS_1/SUM[38] (VerilogMultiplier_DW01_add_0)     0.00       4.14 f
  mult_21/PRODUCT[40] (VerilogMultiplier_DW02_mult_0)     0.00       4.14 f
  P_reg_reg[40]/D (DFFR_X1)                               0.01       4.15 f
  data arrival time                                                  4.15

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[40]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U157/ZN (OAI21_X1)                         0.06       4.03 r
  mult_21/FS_1/U153/Z (XOR2_X1)                           0.07       4.10 r
  mult_21/FS_1/SUM[40] (VerilogMultiplier_DW01_add_0)     0.00       4.10 r
  mult_21/PRODUCT[42] (VerilogMultiplier_DW02_mult_0)     0.00       4.10 r
  P_reg_reg[42]/D (DFFR_X1)                               0.01       4.11 r
  data arrival time                                                  4.11

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[42]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U176/ZN (OAI21_X1)                         0.05       4.03 r
  mult_21/FS_1/U172/Z (XOR2_X1)                           0.06       4.09 r
  mult_21/FS_1/SUM[37] (VerilogMultiplier_DW01_add_0)     0.00       4.09 r
  mult_21/PRODUCT[39] (VerilogMultiplier_DW02_mult_0)     0.00       4.09 r
  P_reg_reg[39]/D (DFFR_X1)                               0.01       4.10 r
  data arrival time                                                  4.10

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[39]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U198/ZN (OAI21_X1)                         0.05       3.91 r
  mult_21/FS_1/U14/ZN (INV_X1)                            0.03       3.94 f
  mult_21/FS_1/U196/ZN (OAI21_X1)                         0.05       3.99 r
  mult_21/FS_1/U188/ZN (AOI21_X1)                         0.04       4.02 f
  mult_21/FS_1/U187/Z (XOR2_X1)                           0.07       4.09 f
  mult_21/FS_1/SUM[35] (VerilogMultiplier_DW01_add_0)     0.00       4.09 f
  mult_21/PRODUCT[37] (VerilogMultiplier_DW02_mult_0)     0.00       4.09 f
  P_reg_reg[37]/D (DFFR_X1)                               0.01       4.10 f
  data arrival time                                                  4.10

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[37]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U198/ZN (OAI21_X1)                         0.05       3.91 r
  mult_21/FS_1/U14/ZN (INV_X1)                            0.03       3.94 f
  mult_21/FS_1/U196/ZN (OAI21_X1)                         0.05       3.99 r
  mult_21/FS_1/U192/Z (XOR2_X1)                           0.06       4.05 r
  mult_21/FS_1/SUM[34] (VerilogMultiplier_DW01_add_0)     0.00       4.05 r
  mult_21/PRODUCT[36] (VerilogMultiplier_DW02_mult_0)     0.00       4.05 r
  P_reg_reg[36]/D (DFFR_X1)                               0.01       4.06 r
  data arrival time                                                  4.06

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[36]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U179/ZN (NOR4_X1)                          0.07       3.93 r
  mult_21/FS_1/U178/ZN (NOR2_X1)                          0.05       3.97 f
  mult_21/FS_1/U177/Z (XOR2_X1)                           0.07       4.05 f
  mult_21/FS_1/SUM[36] (VerilogMultiplier_DW01_add_0)     0.00       4.05 f
  mult_21/PRODUCT[38] (VerilogMultiplier_DW02_mult_0)     0.00       4.05 f
  P_reg_reg[38]/D (DFFR_X1)                               0.01       4.06 f
  data arrival time                                                  4.06

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[38]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.10       0.10 r
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.10 r
  mult_21/U317/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U146/Z (BUF_X1)                                 0.09       0.21 f
  mult_21/U1380/ZN (NOR2_X1)                              0.08       0.30 r
  mult_21/U33/Z (XOR2_X1)                                 0.07       0.37 r
  mult_21/S2_2_29/S (FA_X1)                               0.11       0.48 f
  mult_21/S2_3_28/S (FA_X1)                               0.12       0.59 r
  mult_21/S2_4_27/S (FA_X1)                               0.10       0.70 f
  mult_21/S2_5_26/S (FA_X1)                               0.12       0.81 r
  mult_21/S2_6_25/S (FA_X1)                               0.10       0.92 f
  mult_21/S2_7_24/S (FA_X1)                               0.12       1.03 r
  mult_21/S2_8_23/S (FA_X1)                               0.10       1.14 f
  mult_21/S2_9_22/S (FA_X1)                               0.12       1.25 r
  mult_21/S2_10_21/S (FA_X1)                              0.10       1.36 f
  mult_21/S2_11_20/S (FA_X1)                              0.12       1.47 r
  mult_21/S2_12_19/S (FA_X1)                              0.10       1.58 f
  mult_21/S2_13_18/S (FA_X1)                              0.12       1.69 r
  mult_21/S2_14_17/S (FA_X1)                              0.10       1.80 f
  mult_21/S2_15_16/S (FA_X1)                              0.12       1.92 r
  mult_21/S2_16_15/S (FA_X1)                              0.10       2.02 f
  mult_21/S2_17_14/S (FA_X1)                              0.12       2.14 r
  mult_21/S2_18_13/S (FA_X1)                              0.10       2.24 f
  mult_21/S2_19_12/S (FA_X1)                              0.12       2.36 r
  mult_21/S2_20_11/S (FA_X1)                              0.10       2.46 f
  mult_21/S2_21_10/S (FA_X1)                              0.12       2.58 r
  mult_21/S2_22_9/S (FA_X1)                               0.10       2.68 f
  mult_21/S2_23_8/S (FA_X1)                               0.12       2.80 r
  mult_21/S2_24_7/S (FA_X1)                               0.10       2.90 f
  mult_21/S2_25_6/S (FA_X1)                               0.12       3.02 r
  mult_21/S2_26_5/S (FA_X1)                               0.10       3.12 f
  mult_21/S2_27_4/S (FA_X1)                               0.12       3.24 r
  mult_21/S2_28_3/S (FA_X1)                               0.10       3.34 f
  mult_21/S2_29_2/S (FA_X1)                               0.12       3.46 r
  mult_21/S2_30_1/S (FA_X1)                               0.10       3.56 f
  mult_21/S4_0/S (FA_X1)                                  0.12       3.68 r
  mult_21/S14_31_0/CO (FA_X1)                             0.07       3.75 r
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.75 r
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.78 f
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.04       3.83 r
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 f
  mult_21/FS_1/U198/ZN (OAI21_X1)                         0.05       3.91 r
  mult_21/FS_1/U197/ZN (XNOR2_X1)                         0.06       3.97 r
  mult_21/FS_1/SUM[33] (VerilogMultiplier_DW01_add_0)     0.00       3.97 r
  mult_21/PRODUCT[35] (VerilogMultiplier_DW02_mult_0)     0.00       3.97 r
  P_reg_reg[35]/D (DFFR_X1)                               0.01       3.98 r
  data arrival time                                                  3.98

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[35]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.09       0.09 f
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.09 f
  mult_21/U317/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U146/Z (BUF_X1)                                 0.11       0.23 r
  mult_21/U1380/ZN (NOR2_X1)                              0.06       0.29 f
  mult_21/U33/Z (XOR2_X1)                                 0.08       0.37 f
  mult_21/S2_2_29/S (FA_X1)                               0.12       0.48 r
  mult_21/S2_3_28/S (FA_X1)                               0.10       0.59 f
  mult_21/S2_4_27/S (FA_X1)                               0.12       0.70 r
  mult_21/S2_5_26/S (FA_X1)                               0.10       0.81 f
  mult_21/S2_6_25/S (FA_X1)                               0.12       0.92 r
  mult_21/S2_7_24/S (FA_X1)                               0.10       1.03 f
  mult_21/S2_8_23/S (FA_X1)                               0.12       1.15 r
  mult_21/S2_9_22/S (FA_X1)                               0.10       1.25 f
  mult_21/S2_10_21/S (FA_X1)                              0.12       1.37 r
  mult_21/S2_11_20/S (FA_X1)                              0.10       1.47 f
  mult_21/S2_12_19/S (FA_X1)                              0.12       1.59 r
  mult_21/S2_13_18/S (FA_X1)                              0.10       1.69 f
  mult_21/S2_14_17/S (FA_X1)                              0.12       1.81 r
  mult_21/S2_15_16/S (FA_X1)                              0.10       1.91 f
  mult_21/S2_16_15/S (FA_X1)                              0.12       2.03 r
  mult_21/S2_17_14/S (FA_X1)                              0.10       2.13 f
  mult_21/S2_18_13/S (FA_X1)                              0.12       2.25 r
  mult_21/S2_19_12/S (FA_X1)                              0.10       2.35 f
  mult_21/S2_20_11/S (FA_X1)                              0.12       2.47 r
  mult_21/S2_21_10/S (FA_X1)                              0.10       2.57 f
  mult_21/S2_22_9/S (FA_X1)                               0.12       2.69 r
  mult_21/S2_23_8/S (FA_X1)                               0.10       2.79 f
  mult_21/S2_24_7/S (FA_X1)                               0.12       2.91 r
  mult_21/S2_25_6/S (FA_X1)                               0.10       3.01 f
  mult_21/S2_26_5/S (FA_X1)                               0.12       3.13 r
  mult_21/S2_27_4/S (FA_X1)                               0.10       3.23 f
  mult_21/S2_28_3/S (FA_X1)                               0.12       3.35 r
  mult_21/S2_29_2/S (FA_X1)                               0.10       3.45 f
  mult_21/S2_30_1/S (FA_X1)                               0.12       3.57 r
  mult_21/S4_0/S (FA_X1)                                  0.10       3.68 f
  mult_21/S14_31_0/CO (FA_X1)                             0.08       3.76 f
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.76 f
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.80 r
  mult_21/FS_1/U206/ZN (OAI21_X1)                         0.03       3.83 f
  mult_21/FS_1/U38/ZN (INV_X1)                            0.03       3.86 r
  mult_21/FS_1/U202/ZN (XNOR2_X1)                         0.06       3.92 r
  mult_21/FS_1/SUM[32] (VerilogMultiplier_DW01_add_0)     0.00       3.92 r
  mult_21/PRODUCT[34] (VerilogMultiplier_DW02_mult_0)     0.00       3.92 r
  P_reg_reg[34]/D (DFFR_X1)                               0.01       3.93 r
  data arrival time                                                  3.93

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[34]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.09       0.09 f
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.09 f
  mult_21/U317/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U146/Z (BUF_X1)                                 0.11       0.23 r
  mult_21/U1380/ZN (NOR2_X1)                              0.06       0.29 f
  mult_21/U33/Z (XOR2_X1)                                 0.08       0.37 f
  mult_21/S2_2_29/CO (FA_X1)                              0.08       0.45 f
  mult_21/S2_3_29/S (FA_X1)                               0.13       0.58 r
  mult_21/S2_4_28/S (FA_X1)                               0.10       0.68 f
  mult_21/S2_5_27/S (FA_X1)                               0.12       0.80 r
  mult_21/S2_6_26/S (FA_X1)                               0.10       0.90 f
  mult_21/S2_7_25/S (FA_X1)                               0.12       1.02 r
  mult_21/S2_8_24/S (FA_X1)                               0.10       1.13 f
  mult_21/S2_9_23/S (FA_X1)                               0.12       1.24 r
  mult_21/S2_10_22/S (FA_X1)                              0.10       1.35 f
  mult_21/S2_11_21/S (FA_X1)                              0.12       1.46 r
  mult_21/S2_12_20/S (FA_X1)                              0.10       1.57 f
  mult_21/S2_13_19/S (FA_X1)                              0.12       1.68 r
  mult_21/S2_14_18/S (FA_X1)                              0.10       1.79 f
  mult_21/S2_15_17/CO (FA_X1)                             0.08       1.87 f
  mult_21/S2_16_17/S (FA_X1)                              0.13       2.00 r
  mult_21/S2_17_16/S (FA_X1)                              0.10       2.10 f
  mult_21/S2_18_15/S (FA_X1)                              0.12       2.22 r
  mult_21/S2_19_14/S (FA_X1)                              0.10       2.32 f
  mult_21/S2_20_13/S (FA_X1)                              0.12       2.44 r
  mult_21/S2_21_12/S (FA_X1)                              0.10       2.54 f
  mult_21/S2_22_11/S (FA_X1)                              0.12       2.66 r
  mult_21/S2_23_10/S (FA_X1)                              0.10       2.77 f
  mult_21/S2_24_9/S (FA_X1)                               0.12       2.88 r
  mult_21/S2_25_8/S (FA_X1)                               0.10       2.99 f
  mult_21/S2_26_7/S (FA_X1)                               0.12       3.10 r
  mult_21/S2_27_6/S (FA_X1)                               0.10       3.21 f
  mult_21/S2_28_5/S (FA_X1)                               0.12       3.32 r
  mult_21/S2_29_4/S (FA_X1)                               0.10       3.43 f
  mult_21/S2_30_3/S (FA_X1)                               0.12       3.54 r
  mult_21/S4_2/S (FA_X1)                                  0.11       3.65 f
  mult_21/U194/Z (XOR2_X1)                                0.07       3.72 f
  mult_21/FS_1/A[31] (VerilogMultiplier_DW01_add_0)       0.00       3.72 f
  mult_21/FS_1/U210/ZN (NOR2_X1)                          0.05       3.77 r
  mult_21/FS_1/U39/ZN (INV_X1)                            0.03       3.80 f
  mult_21/FS_1/U208/ZN (NAND2_X1)                         0.02       3.82 r
  mult_21/FS_1/U207/Z (XOR2_X1)                           0.05       3.88 r
  mult_21/FS_1/SUM[31] (VerilogMultiplier_DW01_add_0)     0.00       3.88 r
  mult_21/PRODUCT[33] (VerilogMultiplier_DW02_mult_0)     0.00       3.88 r
  P_reg_reg[33]/D (DFFR_X1)                               0.01       3.88 r
  data arrival time                                                  3.88

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[33]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.09       0.09 f
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.09 f
  mult_21/U317/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U146/Z (BUF_X1)                                 0.11       0.23 r
  mult_21/U1380/ZN (NOR2_X1)                              0.06       0.29 f
  mult_21/U33/Z (XOR2_X1)                                 0.08       0.37 f
  mult_21/S2_2_29/S (FA_X1)                               0.12       0.48 r
  mult_21/S2_3_28/S (FA_X1)                               0.10       0.59 f
  mult_21/S2_4_27/S (FA_X1)                               0.12       0.70 r
  mult_21/S2_5_26/S (FA_X1)                               0.10       0.81 f
  mult_21/S2_6_25/S (FA_X1)                               0.12       0.92 r
  mult_21/S2_7_24/S (FA_X1)                               0.10       1.03 f
  mult_21/S2_8_23/S (FA_X1)                               0.12       1.15 r
  mult_21/S2_9_22/S (FA_X1)                               0.10       1.25 f
  mult_21/S2_10_21/S (FA_X1)                              0.12       1.37 r
  mult_21/S2_11_20/S (FA_X1)                              0.10       1.47 f
  mult_21/S2_12_19/S (FA_X1)                              0.12       1.59 r
  mult_21/S2_13_18/S (FA_X1)                              0.10       1.69 f
  mult_21/S2_14_17/S (FA_X1)                              0.12       1.81 r
  mult_21/S2_15_16/S (FA_X1)                              0.10       1.91 f
  mult_21/S2_16_15/S (FA_X1)                              0.12       2.03 r
  mult_21/S2_17_14/S (FA_X1)                              0.10       2.13 f
  mult_21/S2_18_13/S (FA_X1)                              0.12       2.25 r
  mult_21/S2_19_12/S (FA_X1)                              0.10       2.35 f
  mult_21/S2_20_11/S (FA_X1)                              0.12       2.47 r
  mult_21/S2_21_10/S (FA_X1)                              0.10       2.57 f
  mult_21/S2_22_9/S (FA_X1)                               0.12       2.69 r
  mult_21/S2_23_8/S (FA_X1)                               0.10       2.79 f
  mult_21/S2_24_7/S (FA_X1)                               0.12       2.91 r
  mult_21/S2_25_6/S (FA_X1)                               0.10       3.01 f
  mult_21/S2_26_5/S (FA_X1)                               0.12       3.13 r
  mult_21/S2_27_4/S (FA_X1)                               0.10       3.23 f
  mult_21/S2_28_3/S (FA_X1)                               0.12       3.35 r
  mult_21/S2_29_2/S (FA_X1)                               0.10       3.45 f
  mult_21/S2_30_1/S (FA_X1)                               0.12       3.57 r
  mult_21/S4_0/S (FA_X1)                                  0.10       3.68 f
  mult_21/S14_31_0/CO (FA_X1)                             0.08       3.76 f
  mult_21/FS_1/B[30] (VerilogMultiplier_DW01_add_0)       0.00       3.76 f
  mult_21/FS_1/U212/ZN (NAND2_X1)                         0.04       3.80 r
  mult_21/FS_1/U211/ZN (OAI21_X1)                         0.04       3.83 f
  mult_21/FS_1/U40/ZN (INV_X1)                            0.02       3.86 r
  mult_21/FS_1/SUM[30] (VerilogMultiplier_DW01_add_0)     0.00       3.86 r
  mult_21/PRODUCT[32] (VerilogMultiplier_DW02_mult_0)     0.00       3.86 r
  P_reg_reg[32]/D (DFFR_X1)                               0.01       3.87 r
  data arrival time                                                  3.87

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[32]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: B_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[31]/CK (DFFR_X1)                              0.00       0.00 r
  B_reg_reg[31]/Q (DFFR_X1)                               0.09       0.09 f
  mult_21/B[31] (VerilogMultiplier_DW02_mult_0)           0.00       0.09 f
  mult_21/U317/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U146/Z (BUF_X1)                                 0.11       0.23 r
  mult_21/U1380/ZN (NOR2_X1)                              0.06       0.29 f
  mult_21/U33/Z (XOR2_X1)                                 0.08       0.37 f
  mult_21/S2_2_29/S (FA_X1)                               0.12       0.48 r
  mult_21/S2_3_28/S (FA_X1)                               0.10       0.59 f
  mult_21/S2_4_27/S (FA_X1)                               0.12       0.70 r
  mult_21/S2_5_26/S (FA_X1)                               0.10       0.81 f
  mult_21/S2_6_25/S (FA_X1)                               0.12       0.92 r
  mult_21/S2_7_24/S (FA_X1)                               0.10       1.03 f
  mult_21/S2_8_23/S (FA_X1)                               0.12       1.15 r
  mult_21/S2_9_22/S (FA_X1)                               0.10       1.25 f
  mult_21/S2_10_21/S (FA_X1)                              0.12       1.37 r
  mult_21/S2_11_20/S (FA_X1)                              0.10       1.47 f
  mult_21/S2_12_19/S (FA_X1)                              0.12       1.59 r
  mult_21/S2_13_18/S (FA_X1)                              0.10       1.69 f
  mult_21/S2_14_17/S (FA_X1)                              0.12       1.81 r
  mult_21/S2_15_16/S (FA_X1)                              0.10       1.91 f
  mult_21/S2_16_15/S (FA_X1)                              0.12       2.03 r
  mult_21/S2_17_14/S (FA_X1)                              0.10       2.13 f
  mult_21/S2_18_13/S (FA_X1)                              0.12       2.25 r
  mult_21/S2_19_12/S (FA_X1)                              0.10       2.35 f
  mult_21/S2_20_11/S (FA_X1)                              0.12       2.47 r
  mult_21/S2_21_10/S (FA_X1)                              0.10       2.57 f
  mult_21/S2_22_9/S (FA_X1)                               0.12       2.69 r
  mult_21/S2_23_8/S (FA_X1)                               0.10       2.79 f
  mult_21/S2_24_7/S (FA_X1)                               0.12       2.91 r
  mult_21/S2_25_6/S (FA_X1)                               0.10       3.01 f
  mult_21/S2_26_5/S (FA_X1)                               0.12       3.13 r
  mult_21/S2_27_4/S (FA_X1)                               0.10       3.23 f
  mult_21/S2_28_3/S (FA_X1)                               0.12       3.35 r
  mult_21/S2_29_2/S (FA_X1)                               0.10       3.45 f
  mult_21/S2_30_1/S (FA_X1)                               0.12       3.57 r
  mult_21/S4_0/S (FA_X1)                                  0.10       3.68 f
  mult_21/S14_31_0/S (FA_X1)                              0.11       3.79 r
  mult_21/FS_1/A[29] (VerilogMultiplier_DW01_add_0)       0.00       3.79 r
  mult_21/FS_1/SUM[29] (VerilogMultiplier_DW01_add_0)     0.00       3.79 r
  mult_21/PRODUCT[31] (VerilogMultiplier_DW02_mult_0)     0.00       3.79 r
  P_reg_reg[31]/D (DFFR_X1)                               0.01       3.80 r
  data arrival time                                                  3.80

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[31]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1381/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U34/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_28/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_27/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_26/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_25/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_24/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_23/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_22/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_21/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_20/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_19/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_18/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_17/S (FA_X1)                              0.12       1.64 r
  mult_21/S2_14_16/S (FA_X1)                              0.10       1.75 f
  mult_21/S2_15_15/S (FA_X1)                              0.12       1.86 r
  mult_21/S2_16_14/S (FA_X1)                              0.10       1.97 f
  mult_21/S2_17_13/S (FA_X1)                              0.12       2.08 r
  mult_21/S2_18_12/S (FA_X1)                              0.10       2.19 f
  mult_21/S2_19_11/S (FA_X1)                              0.12       2.31 r
  mult_21/S2_20_10/S (FA_X1)                              0.10       2.41 f
  mult_21/S2_21_9/S (FA_X1)                               0.12       2.53 r
  mult_21/S2_22_8/S (FA_X1)                               0.10       2.63 f
  mult_21/S2_23_7/S (FA_X1)                               0.12       2.75 r
  mult_21/S2_24_6/S (FA_X1)                               0.10       2.85 f
  mult_21/S2_25_5/S (FA_X1)                               0.12       2.97 r
  mult_21/S2_26_4/S (FA_X1)                               0.10       3.07 f
  mult_21/S2_27_3/S (FA_X1)                               0.12       3.19 r
  mult_21/S2_28_2/S (FA_X1)                               0.10       3.29 f
  mult_21/S2_29_1/S (FA_X1)                               0.12       3.41 r
  mult_21/S1_30_0/S (FA_X1)                               0.10       3.51 f
  mult_21/FS_1/A[28] (VerilogMultiplier_DW01_add_0)       0.00       3.51 f
  mult_21/FS_1/SUM[28] (VerilogMultiplier_DW01_add_0)     0.00       3.51 f
  mult_21/PRODUCT[30] (VerilogMultiplier_DW02_mult_0)     0.00       3.51 f
  P_reg_reg[30]/D (DFFR_X1)                               0.01       3.52 f
  data arrival time                                                  3.52

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[30]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1383/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U35/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_27/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_26/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_25/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_24/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_23/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_22/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_21/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_20/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_19/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_18/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_17/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_16/S (FA_X1)                              0.12       1.64 r
  mult_21/S2_14_15/S (FA_X1)                              0.10       1.75 f
  mult_21/S2_15_14/S (FA_X1)                              0.12       1.86 r
  mult_21/S2_16_13/S (FA_X1)                              0.10       1.97 f
  mult_21/S2_17_12/S (FA_X1)                              0.12       2.08 r
  mult_21/S2_18_11/S (FA_X1)                              0.10       2.19 f
  mult_21/S2_19_10/S (FA_X1)                              0.12       2.31 r
  mult_21/S2_20_9/S (FA_X1)                               0.10       2.41 f
  mult_21/S2_21_8/S (FA_X1)                               0.12       2.53 r
  mult_21/S2_22_7/S (FA_X1)                               0.10       2.63 f
  mult_21/S2_23_6/S (FA_X1)                               0.12       2.75 r
  mult_21/S2_24_5/S (FA_X1)                               0.10       2.85 f
  mult_21/S2_25_4/S (FA_X1)                               0.12       2.97 r
  mult_21/S2_26_3/S (FA_X1)                               0.10       3.07 f
  mult_21/S2_27_2/S (FA_X1)                               0.12       3.19 r
  mult_21/S2_28_1/S (FA_X1)                               0.10       3.29 f
  mult_21/S1_29_0/S (FA_X1)                               0.11       3.40 r
  mult_21/FS_1/A[27] (VerilogMultiplier_DW01_add_0)       0.00       3.40 r
  mult_21/FS_1/SUM[27] (VerilogMultiplier_DW01_add_0)     0.00       3.40 r
  mult_21/PRODUCT[29] (VerilogMultiplier_DW02_mult_0)     0.00       3.40 r
  P_reg_reg[29]/D (DFFR_X1)                               0.01       3.41 r
  data arrival time                                                  3.41

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[29]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1384/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U36/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_26/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_25/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_24/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_23/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_22/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_21/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_20/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_19/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_18/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_17/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_16/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_15/S (FA_X1)                              0.12       1.64 r
  mult_21/S2_14_14/S (FA_X1)                              0.10       1.75 f
  mult_21/S2_15_13/S (FA_X1)                              0.12       1.86 r
  mult_21/S2_16_12/S (FA_X1)                              0.10       1.97 f
  mult_21/S2_17_11/S (FA_X1)                              0.12       2.08 r
  mult_21/S2_18_10/S (FA_X1)                              0.10       2.19 f
  mult_21/S2_19_9/S (FA_X1)                               0.12       2.31 r
  mult_21/S2_20_8/S (FA_X1)                               0.10       2.41 f
  mult_21/S2_21_7/S (FA_X1)                               0.12       2.53 r
  mult_21/S2_22_6/S (FA_X1)                               0.10       2.63 f
  mult_21/S2_23_5/S (FA_X1)                               0.12       2.75 r
  mult_21/S2_24_4/S (FA_X1)                               0.10       2.85 f
  mult_21/S2_25_3/S (FA_X1)                               0.12       2.97 r
  mult_21/S2_26_2/S (FA_X1)                               0.10       3.07 f
  mult_21/S2_27_1/S (FA_X1)                               0.12       3.19 r
  mult_21/S1_28_0/S (FA_X1)                               0.10       3.29 f
  mult_21/FS_1/A[26] (VerilogMultiplier_DW01_add_0)       0.00       3.29 f
  mult_21/FS_1/SUM[26] (VerilogMultiplier_DW01_add_0)     0.00       3.29 f
  mult_21/PRODUCT[28] (VerilogMultiplier_DW02_mult_0)     0.00       3.29 f
  P_reg_reg[28]/D (DFFR_X1)                               0.01       3.30 f
  data arrival time                                                  3.30

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[28]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1385/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U37/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_25/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_24/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_23/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_22/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_21/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_20/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_19/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_18/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_17/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_16/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_15/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_14/S (FA_X1)                              0.12       1.64 r
  mult_21/S2_14_13/S (FA_X1)                              0.10       1.75 f
  mult_21/S2_15_12/S (FA_X1)                              0.12       1.86 r
  mult_21/S2_16_11/S (FA_X1)                              0.10       1.97 f
  mult_21/S2_17_10/S (FA_X1)                              0.12       2.08 r
  mult_21/S2_18_9/S (FA_X1)                               0.10       2.19 f
  mult_21/S2_19_8/S (FA_X1)                               0.12       2.31 r
  mult_21/S2_20_7/S (FA_X1)                               0.10       2.41 f
  mult_21/S2_21_6/S (FA_X1)                               0.12       2.53 r
  mult_21/S2_22_5/S (FA_X1)                               0.10       2.63 f
  mult_21/S2_23_4/S (FA_X1)                               0.12       2.75 r
  mult_21/S2_24_3/S (FA_X1)                               0.10       2.85 f
  mult_21/S2_25_2/S (FA_X1)                               0.12       2.97 r
  mult_21/S2_26_1/S (FA_X1)                               0.10       3.07 f
  mult_21/S1_27_0/S (FA_X1)                               0.11       3.18 r
  mult_21/FS_1/A[25] (VerilogMultiplier_DW01_add_0)       0.00       3.18 r
  mult_21/FS_1/SUM[25] (VerilogMultiplier_DW01_add_0)     0.00       3.18 r
  mult_21/PRODUCT[27] (VerilogMultiplier_DW02_mult_0)     0.00       3.18 r
  P_reg_reg[27]/D (DFFR_X1)                               0.01       3.19 r
  data arrival time                                                  3.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[27]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1386/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U38/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_24/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_23/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_22/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_21/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_20/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_19/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_18/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_17/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_16/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_15/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_14/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_13/S (FA_X1)                              0.12       1.64 r
  mult_21/S2_14_12/S (FA_X1)                              0.10       1.75 f
  mult_21/S2_15_11/S (FA_X1)                              0.12       1.86 r
  mult_21/S2_16_10/S (FA_X1)                              0.10       1.97 f
  mult_21/S2_17_9/S (FA_X1)                               0.12       2.08 r
  mult_21/S2_18_8/S (FA_X1)                               0.10       2.19 f
  mult_21/S2_19_7/S (FA_X1)                               0.12       2.31 r
  mult_21/S2_20_6/S (FA_X1)                               0.10       2.41 f
  mult_21/S2_21_5/S (FA_X1)                               0.12       2.53 r
  mult_21/S2_22_4/S (FA_X1)                               0.10       2.63 f
  mult_21/S2_23_3/S (FA_X1)                               0.12       2.75 r
  mult_21/S2_24_2/S (FA_X1)                               0.10       2.85 f
  mult_21/S2_25_1/S (FA_X1)                               0.12       2.97 r
  mult_21/S1_26_0/S (FA_X1)                               0.10       3.07 f
  mult_21/FS_1/A[24] (VerilogMultiplier_DW01_add_0)       0.00       3.07 f
  mult_21/FS_1/SUM[24] (VerilogMultiplier_DW01_add_0)     0.00       3.07 f
  mult_21/PRODUCT[26] (VerilogMultiplier_DW02_mult_0)     0.00       3.07 f
  P_reg_reg[26]/D (DFFR_X1)                               0.01       3.08 f
  data arrival time                                                  3.08

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[26]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1387/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U39/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_23/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_22/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_21/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_20/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_19/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_18/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_17/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_16/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_15/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_14/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_13/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_12/S (FA_X1)                              0.12       1.64 r
  mult_21/S2_14_11/S (FA_X1)                              0.10       1.75 f
  mult_21/S2_15_10/S (FA_X1)                              0.12       1.86 r
  mult_21/S2_16_9/S (FA_X1)                               0.10       1.97 f
  mult_21/S2_17_8/S (FA_X1)                               0.12       2.08 r
  mult_21/S2_18_7/S (FA_X1)                               0.10       2.19 f
  mult_21/S2_19_6/S (FA_X1)                               0.12       2.31 r
  mult_21/S2_20_5/S (FA_X1)                               0.10       2.41 f
  mult_21/S2_21_4/S (FA_X1)                               0.12       2.53 r
  mult_21/S2_22_3/S (FA_X1)                               0.10       2.63 f
  mult_21/S2_23_2/S (FA_X1)                               0.12       2.75 r
  mult_21/S2_24_1/S (FA_X1)                               0.10       2.85 f
  mult_21/S1_25_0/S (FA_X1)                               0.11       2.96 r
  mult_21/FS_1/A[23] (VerilogMultiplier_DW01_add_0)       0.00       2.96 r
  mult_21/FS_1/SUM[23] (VerilogMultiplier_DW01_add_0)     0.00       2.96 r
  mult_21/PRODUCT[25] (VerilogMultiplier_DW02_mult_0)     0.00       2.96 r
  P_reg_reg[25]/D (DFFR_X1)                               0.01       2.97 r
  data arrival time                                                  2.97

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[25]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1388/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U40/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_22/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_21/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_20/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_19/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_18/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_17/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_16/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_15/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_14/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_13/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_12/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_11/S (FA_X1)                              0.12       1.64 r
  mult_21/S2_14_10/S (FA_X1)                              0.10       1.75 f
  mult_21/S2_15_9/S (FA_X1)                               0.12       1.86 r
  mult_21/S2_16_8/S (FA_X1)                               0.10       1.97 f
  mult_21/S2_17_7/S (FA_X1)                               0.12       2.08 r
  mult_21/S2_18_6/S (FA_X1)                               0.10       2.19 f
  mult_21/S2_19_5/S (FA_X1)                               0.12       2.31 r
  mult_21/S2_20_4/S (FA_X1)                               0.10       2.41 f
  mult_21/S2_21_3/S (FA_X1)                               0.12       2.53 r
  mult_21/S2_22_2/S (FA_X1)                               0.10       2.63 f
  mult_21/S2_23_1/S (FA_X1)                               0.12       2.75 r
  mult_21/S1_24_0/S (FA_X1)                               0.10       2.85 f
  mult_21/FS_1/A[22] (VerilogMultiplier_DW01_add_0)       0.00       2.85 f
  mult_21/FS_1/SUM[22] (VerilogMultiplier_DW01_add_0)     0.00       2.85 f
  mult_21/PRODUCT[24] (VerilogMultiplier_DW02_mult_0)     0.00       2.85 f
  P_reg_reg[24]/D (DFFR_X1)                               0.01       2.86 f
  data arrival time                                                  2.86

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[24]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1389/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U41/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_21/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_20/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_19/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_18/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_17/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_16/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_15/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_14/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_13/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_12/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_11/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_10/S (FA_X1)                              0.12       1.64 r
  mult_21/S2_14_9/S (FA_X1)                               0.10       1.75 f
  mult_21/S2_15_8/S (FA_X1)                               0.12       1.86 r
  mult_21/S2_16_7/S (FA_X1)                               0.10       1.97 f
  mult_21/S2_17_6/S (FA_X1)                               0.12       2.08 r
  mult_21/S2_18_5/S (FA_X1)                               0.10       2.19 f
  mult_21/S2_19_4/S (FA_X1)                               0.12       2.31 r
  mult_21/S2_20_3/S (FA_X1)                               0.10       2.41 f
  mult_21/S2_21_2/S (FA_X1)                               0.12       2.53 r
  mult_21/S2_22_1/S (FA_X1)                               0.10       2.63 f
  mult_21/S1_23_0/S (FA_X1)                               0.11       2.74 r
  mult_21/FS_1/A[21] (VerilogMultiplier_DW01_add_0)       0.00       2.74 r
  mult_21/FS_1/SUM[21] (VerilogMultiplier_DW01_add_0)     0.00       2.74 r
  mult_21/PRODUCT[23] (VerilogMultiplier_DW02_mult_0)     0.00       2.74 r
  P_reg_reg[23]/D (DFFR_X1)                               0.01       2.75 r
  data arrival time                                                  2.75

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[23]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.21


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1390/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U42/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_20/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_19/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_18/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_17/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_16/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_15/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_14/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_13/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_12/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_11/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_10/S (FA_X1)                              0.10       1.53 f
  mult_21/S2_13_9/S (FA_X1)                               0.12       1.64 r
  mult_21/S2_14_8/S (FA_X1)                               0.10       1.75 f
  mult_21/S2_15_7/S (FA_X1)                               0.12       1.86 r
  mult_21/S2_16_6/S (FA_X1)                               0.10       1.97 f
  mult_21/S2_17_5/S (FA_X1)                               0.12       2.08 r
  mult_21/S2_18_4/S (FA_X1)                               0.10       2.19 f
  mult_21/S2_19_3/S (FA_X1)                               0.12       2.31 r
  mult_21/S2_20_2/S (FA_X1)                               0.10       2.41 f
  mult_21/S2_21_1/S (FA_X1)                               0.12       2.53 r
  mult_21/S1_22_0/S (FA_X1)                               0.10       2.63 f
  mult_21/FS_1/A[20] (VerilogMultiplier_DW01_add_0)       0.00       2.63 f
  mult_21/FS_1/SUM[20] (VerilogMultiplier_DW01_add_0)     0.00       2.63 f
  mult_21/PRODUCT[22] (VerilogMultiplier_DW02_mult_0)     0.00       2.63 f
  P_reg_reg[22]/D (DFFR_X1)                               0.01       2.63 f
  data arrival time                                                  2.63

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[22]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.33


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1391/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U43/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_19/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_18/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_17/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_16/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_15/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_14/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_13/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_12/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_11/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_10/S (FA_X1)                              0.12       1.42 r
  mult_21/S2_12_9/S (FA_X1)                               0.10       1.53 f
  mult_21/S2_13_8/S (FA_X1)                               0.12       1.64 r
  mult_21/S2_14_7/S (FA_X1)                               0.10       1.75 f
  mult_21/S2_15_6/S (FA_X1)                               0.12       1.86 r
  mult_21/S2_16_5/S (FA_X1)                               0.10       1.97 f
  mult_21/S2_17_4/S (FA_X1)                               0.12       2.08 r
  mult_21/S2_18_3/S (FA_X1)                               0.10       2.19 f
  mult_21/S2_19_2/S (FA_X1)                               0.12       2.31 r
  mult_21/S2_20_1/S (FA_X1)                               0.10       2.41 f
  mult_21/S1_21_0/S (FA_X1)                               0.11       2.52 r
  mult_21/FS_1/A[19] (VerilogMultiplier_DW01_add_0)       0.00       2.52 r
  mult_21/FS_1/SUM[19] (VerilogMultiplier_DW01_add_0)     0.00       2.52 r
  mult_21/PRODUCT[21] (VerilogMultiplier_DW02_mult_0)     0.00       2.52 r
  P_reg_reg[21]/D (DFFR_X1)                               0.01       2.53 r
  data arrival time                                                  2.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[21]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        2.44


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1392/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U44/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_18/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_17/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_16/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_15/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_14/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_13/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_12/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_11/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_10/S (FA_X1)                              0.10       1.31 f
  mult_21/S2_11_9/S (FA_X1)                               0.12       1.42 r
  mult_21/S2_12_8/S (FA_X1)                               0.10       1.53 f
  mult_21/S2_13_7/S (FA_X1)                               0.12       1.64 r
  mult_21/S2_14_6/S (FA_X1)                               0.10       1.75 f
  mult_21/S2_15_5/S (FA_X1)                               0.12       1.86 r
  mult_21/S2_16_4/S (FA_X1)                               0.10       1.97 f
  mult_21/S2_17_3/S (FA_X1)                               0.12       2.08 r
  mult_21/S2_18_2/S (FA_X1)                               0.10       2.19 f
  mult_21/S2_19_1/S (FA_X1)                               0.12       2.31 r
  mult_21/S1_20_0/S (FA_X1)                               0.10       2.41 f
  mult_21/FS_1/A[18] (VerilogMultiplier_DW01_add_0)       0.00       2.41 f
  mult_21/FS_1/SUM[18] (VerilogMultiplier_DW01_add_0)     0.00       2.41 f
  mult_21/PRODUCT[20] (VerilogMultiplier_DW02_mult_0)     0.00       2.41 f
  P_reg_reg[20]/D (DFFR_X1)                               0.01       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[20]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        2.55


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1394/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U45/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_17/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_16/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_15/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_14/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_13/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_12/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_11/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_10/S (FA_X1)                               0.12       1.20 r
  mult_21/S2_10_9/S (FA_X1)                               0.10       1.31 f
  mult_21/S2_11_8/S (FA_X1)                               0.12       1.42 r
  mult_21/S2_12_7/S (FA_X1)                               0.10       1.53 f
  mult_21/S2_13_6/S (FA_X1)                               0.12       1.64 r
  mult_21/S2_14_5/S (FA_X1)                               0.10       1.75 f
  mult_21/S2_15_4/S (FA_X1)                               0.12       1.86 r
  mult_21/S2_16_3/S (FA_X1)                               0.10       1.97 f
  mult_21/S2_17_2/S (FA_X1)                               0.12       2.08 r
  mult_21/S2_18_1/S (FA_X1)                               0.10       2.19 f
  mult_21/S1_19_0/S (FA_X1)                               0.11       2.30 r
  mult_21/FS_1/A[17] (VerilogMultiplier_DW01_add_0)       0.00       2.30 r
  mult_21/FS_1/SUM[17] (VerilogMultiplier_DW01_add_0)     0.00       2.30 r
  mult_21/PRODUCT[19] (VerilogMultiplier_DW02_mult_0)     0.00       2.30 r
  P_reg_reg[19]/D (DFFR_X1)                               0.01       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[19]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        2.66


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1395/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U46/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_16/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_15/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_14/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_13/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_12/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_11/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_10/S (FA_X1)                               0.10       1.09 f
  mult_21/S2_9_9/S (FA_X1)                                0.12       1.20 r
  mult_21/S2_10_8/S (FA_X1)                               0.10       1.31 f
  mult_21/S2_11_7/S (FA_X1)                               0.12       1.42 r
  mult_21/S2_12_6/S (FA_X1)                               0.10       1.53 f
  mult_21/S2_13_5/S (FA_X1)                               0.12       1.64 r
  mult_21/S2_14_4/S (FA_X1)                               0.10       1.75 f
  mult_21/S2_15_3/S (FA_X1)                               0.12       1.86 r
  mult_21/S2_16_2/S (FA_X1)                               0.10       1.97 f
  mult_21/S2_17_1/S (FA_X1)                               0.12       2.08 r
  mult_21/S1_18_0/S (FA_X1)                               0.10       2.18 f
  mult_21/FS_1/A[16] (VerilogMultiplier_DW01_add_0)       0.00       2.18 f
  mult_21/FS_1/SUM[16] (VerilogMultiplier_DW01_add_0)     0.00       2.18 f
  mult_21/PRODUCT[18] (VerilogMultiplier_DW02_mult_0)     0.00       2.18 f
  P_reg_reg[18]/D (DFFR_X1)                               0.01       2.19 f
  data arrival time                                                  2.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[18]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                        2.77


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1396/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U47/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_15/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_14/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_13/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_12/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_11/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_10/S (FA_X1)                               0.12       0.98 r
  mult_21/S2_8_9/S (FA_X1)                                0.10       1.09 f
  mult_21/S2_9_8/S (FA_X1)                                0.12       1.20 r
  mult_21/S2_10_7/S (FA_X1)                               0.10       1.31 f
  mult_21/S2_11_6/S (FA_X1)                               0.12       1.42 r
  mult_21/S2_12_5/S (FA_X1)                               0.10       1.53 f
  mult_21/S2_13_4/S (FA_X1)                               0.12       1.64 r
  mult_21/S2_14_3/S (FA_X1)                               0.10       1.75 f
  mult_21/S2_15_2/S (FA_X1)                               0.12       1.86 r
  mult_21/S2_16_1/S (FA_X1)                               0.10       1.97 f
  mult_21/S1_17_0/S (FA_X1)                               0.11       2.08 r
  mult_21/FS_1/A[15] (VerilogMultiplier_DW01_add_0)       0.00       2.08 r
  mult_21/FS_1/SUM[15] (VerilogMultiplier_DW01_add_0)     0.00       2.08 r
  mult_21/PRODUCT[17] (VerilogMultiplier_DW02_mult_0)     0.00       2.08 r
  P_reg_reg[17]/D (DFFR_X1)                               0.01       2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[17]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        2.88


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1397/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U48/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_14/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_13/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_12/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_11/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_10/S (FA_X1)                               0.10       0.87 f
  mult_21/S2_7_9/S (FA_X1)                                0.12       0.98 r
  mult_21/S2_8_8/S (FA_X1)                                0.10       1.09 f
  mult_21/S2_9_7/S (FA_X1)                                0.12       1.20 r
  mult_21/S2_10_6/S (FA_X1)                               0.10       1.31 f
  mult_21/S2_11_5/S (FA_X1)                               0.12       1.42 r
  mult_21/S2_12_4/S (FA_X1)                               0.10       1.53 f
  mult_21/S2_13_3/S (FA_X1)                               0.12       1.64 r
  mult_21/S2_14_2/S (FA_X1)                               0.10       1.75 f
  mult_21/S2_15_1/S (FA_X1)                               0.12       1.86 r
  mult_21/S1_16_0/S (FA_X1)                               0.10       1.96 f
  mult_21/FS_1/A[14] (VerilogMultiplier_DW01_add_0)       0.00       1.96 f
  mult_21/FS_1/SUM[14] (VerilogMultiplier_DW01_add_0)     0.00       1.96 f
  mult_21/PRODUCT[16] (VerilogMultiplier_DW02_mult_0)     0.00       1.96 f
  P_reg_reg[16]/D (DFFR_X1)                               0.01       1.97 f
  data arrival time                                                  1.97

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[16]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        2.99


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1398/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U49/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_13/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_12/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_11/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_10/S (FA_X1)                               0.12       0.76 r
  mult_21/S2_6_9/S (FA_X1)                                0.10       0.87 f
  mult_21/S2_7_8/S (FA_X1)                                0.12       0.98 r
  mult_21/S2_8_7/S (FA_X1)                                0.10       1.09 f
  mult_21/S2_9_6/S (FA_X1)                                0.12       1.20 r
  mult_21/S2_10_5/S (FA_X1)                               0.10       1.31 f
  mult_21/S2_11_4/S (FA_X1)                               0.12       1.42 r
  mult_21/S2_12_3/S (FA_X1)                               0.10       1.53 f
  mult_21/S2_13_2/S (FA_X1)                               0.12       1.64 r
  mult_21/S2_14_1/S (FA_X1)                               0.10       1.75 f
  mult_21/S1_15_0/S (FA_X1)                               0.11       1.86 r
  mult_21/FS_1/A[13] (VerilogMultiplier_DW01_add_0)       0.00       1.86 r
  mult_21/FS_1/SUM[13] (VerilogMultiplier_DW01_add_0)     0.00       1.86 r
  mult_21/PRODUCT[15] (VerilogMultiplier_DW02_mult_0)     0.00       1.86 r
  P_reg_reg[15]/D (DFFR_X1)                               0.01       1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[15]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1399/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U50/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_12/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_11/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_10/S (FA_X1)                               0.10       0.64 f
  mult_21/S2_5_9/S (FA_X1)                                0.12       0.76 r
  mult_21/S2_6_8/S (FA_X1)                                0.10       0.87 f
  mult_21/S2_7_7/S (FA_X1)                                0.12       0.98 r
  mult_21/S2_8_6/S (FA_X1)                                0.10       1.09 f
  mult_21/S2_9_5/S (FA_X1)                                0.12       1.20 r
  mult_21/S2_10_4/S (FA_X1)                               0.10       1.31 f
  mult_21/S2_11_3/S (FA_X1)                               0.12       1.42 r
  mult_21/S2_12_2/S (FA_X1)                               0.10       1.53 f
  mult_21/S2_13_1/S (FA_X1)                               0.12       1.64 r
  mult_21/S1_14_0/S (FA_X1)                               0.10       1.74 f
  mult_21/FS_1/A[12] (VerilogMultiplier_DW01_add_0)       0.00       1.74 f
  mult_21/FS_1/SUM[12] (VerilogMultiplier_DW01_add_0)     0.00       1.74 f
  mult_21/PRODUCT[14] (VerilogMultiplier_DW02_mult_0)     0.00       1.74 f
  P_reg_reg[14]/D (DFFR_X1)                               0.01       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[14]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1400/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U51/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_11/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_10/S (FA_X1)                               0.12       0.54 r
  mult_21/S2_4_9/S (FA_X1)                                0.10       0.64 f
  mult_21/S2_5_8/S (FA_X1)                                0.12       0.76 r
  mult_21/S2_6_7/S (FA_X1)                                0.10       0.87 f
  mult_21/S2_7_6/S (FA_X1)                                0.12       0.98 r
  mult_21/S2_8_5/S (FA_X1)                                0.10       1.09 f
  mult_21/S2_9_4/S (FA_X1)                                0.12       1.20 r
  mult_21/S2_10_3/S (FA_X1)                               0.10       1.31 f
  mult_21/S2_11_2/S (FA_X1)                               0.12       1.42 r
  mult_21/S2_12_1/S (FA_X1)                               0.10       1.53 f
  mult_21/S1_13_0/S (FA_X1)                               0.11       1.64 r
  mult_21/FS_1/A[11] (VerilogMultiplier_DW01_add_0)       0.00       1.64 r
  mult_21/FS_1/SUM[11] (VerilogMultiplier_DW01_add_0)     0.00       1.64 r
  mult_21/PRODUCT[13] (VerilogMultiplier_DW02_mult_0)     0.00       1.64 r
  P_reg_reg[13]/D (DFFR_X1)                               0.01       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[13]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.32


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1401/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U52/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_10/S (FA_X1)                               0.11       0.42 f
  mult_21/S2_3_9/S (FA_X1)                                0.12       0.54 r
  mult_21/S2_4_8/S (FA_X1)                                0.10       0.64 f
  mult_21/S2_5_7/S (FA_X1)                                0.12       0.76 r
  mult_21/S2_6_6/S (FA_X1)                                0.10       0.87 f
  mult_21/S2_7_5/S (FA_X1)                                0.12       0.98 r
  mult_21/S2_8_4/S (FA_X1)                                0.10       1.09 f
  mult_21/S2_9_3/S (FA_X1)                                0.12       1.20 r
  mult_21/S2_10_2/S (FA_X1)                               0.10       1.31 f
  mult_21/S2_11_1/S (FA_X1)                               0.12       1.42 r
  mult_21/S1_12_0/S (FA_X1)                               0.10       1.52 f
  mult_21/FS_1/A[10] (VerilogMultiplier_DW01_add_0)       0.00       1.52 f
  mult_21/FS_1/SUM[10] (VerilogMultiplier_DW01_add_0)     0.00       1.52 f
  mult_21/PRODUCT[12] (VerilogMultiplier_DW02_mult_0)     0.00       1.52 f
  P_reg_reg[12]/D (DFFR_X1)                               0.01       1.53 f
  data arrival time                                                  1.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[12]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        3.43


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1402/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U53/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_9/S (FA_X1)                                0.11       0.42 f
  mult_21/S2_3_8/S (FA_X1)                                0.12       0.54 r
  mult_21/S2_4_7/S (FA_X1)                                0.10       0.64 f
  mult_21/S2_5_6/S (FA_X1)                                0.12       0.76 r
  mult_21/S2_6_5/S (FA_X1)                                0.10       0.87 f
  mult_21/S2_7_4/S (FA_X1)                                0.12       0.98 r
  mult_21/S2_8_3/S (FA_X1)                                0.10       1.09 f
  mult_21/S2_9_2/S (FA_X1)                                0.12       1.20 r
  mult_21/S2_10_1/S (FA_X1)                               0.10       1.31 f
  mult_21/S1_11_0/S (FA_X1)                               0.11       1.42 r
  mult_21/FS_1/A[9] (VerilogMultiplier_DW01_add_0)        0.00       1.42 r
  mult_21/FS_1/SUM[9] (VerilogMultiplier_DW01_add_0)      0.00       1.42 r
  mult_21/PRODUCT[11] (VerilogMultiplier_DW02_mult_0)     0.00       1.42 r
  P_reg_reg[11]/D (DFFR_X1)                               0.01       1.43 r
  data arrival time                                                  1.43

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[11]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        3.54


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1403/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U54/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_8/S (FA_X1)                                0.11       0.42 f
  mult_21/S2_3_7/S (FA_X1)                                0.12       0.54 r
  mult_21/S2_4_6/S (FA_X1)                                0.10       0.64 f
  mult_21/S2_5_5/S (FA_X1)                                0.12       0.76 r
  mult_21/S2_6_4/S (FA_X1)                                0.10       0.87 f
  mult_21/S2_7_3/S (FA_X1)                                0.12       0.98 r
  mult_21/S2_8_2/S (FA_X1)                                0.10       1.09 f
  mult_21/S2_9_1/S (FA_X1)                                0.12       1.20 r
  mult_21/S1_10_0/S (FA_X1)                               0.10       1.30 f
  mult_21/FS_1/A[8] (VerilogMultiplier_DW01_add_0)        0.00       1.30 f
  mult_21/FS_1/SUM[8] (VerilogMultiplier_DW01_add_0)      0.00       1.30 f
  mult_21/PRODUCT[10] (VerilogMultiplier_DW02_mult_0)     0.00       1.30 f
  P_reg_reg[10]/D (DFFR_X1)                               0.01       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[10]/CK (DFFR_X1)                              0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        3.65


  Startpoint: B_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[9]/CK (DFFR_X1)                               0.00       0.00 r
  B_reg_reg[9]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/B[9] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U348/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U93/Z (BUF_X1)                                  0.07       0.18 f
  mult_21/U1373/ZN (NOR2_X1)                              0.06       0.24 r
  mult_21/U55/Z (XOR2_X1)                                 0.07       0.31 r
  mult_21/S2_2_7/S (FA_X1)                                0.11       0.42 f
  mult_21/S2_3_6/S (FA_X1)                                0.12       0.54 r
  mult_21/S2_4_5/S (FA_X1)                                0.10       0.64 f
  mult_21/S2_5_4/S (FA_X1)                                0.12       0.76 r
  mult_21/S2_6_3/S (FA_X1)                                0.10       0.86 f
  mult_21/S2_7_2/S (FA_X1)                                0.12       0.98 r
  mult_21/S2_8_1/S (FA_X1)                                0.10       1.08 f
  mult_21/S1_9_0/S (FA_X1)                                0.11       1.20 r
  mult_21/FS_1/A[7] (VerilogMultiplier_DW01_add_0)        0.00       1.20 r
  mult_21/FS_1/SUM[7] (VerilogMultiplier_DW01_add_0)      0.00       1.20 r
  mult_21/PRODUCT[9] (VerilogMultiplier_DW02_mult_0)      0.00       1.20 r
  P_reg_reg[9]/D (DFFR_X1)                                0.01       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[9]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        3.76


  Startpoint: B_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[8]/CK (DFFR_X1)                               0.00       0.00 r
  B_reg_reg[8]/Q (DFFR_X1)                                0.08       0.08 f
  mult_21/B[8] (VerilogMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_21/U349/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U94/Z (BUF_X1)                                  0.08       0.19 r
  mult_21/U1374/ZN (NOR2_X1)                              0.05       0.23 f
  mult_21/U56/Z (XOR2_X1)                                 0.07       0.31 f
  mult_21/S2_2_6/S (FA_X1)                                0.12       0.42 r
  mult_21/S2_3_5/S (FA_X1)                                0.10       0.53 f
  mult_21/S2_4_4/S (FA_X1)                                0.12       0.64 r
  mult_21/S2_5_3/S (FA_X1)                                0.10       0.75 f
  mult_21/S2_6_2/S (FA_X1)                                0.12       0.86 r
  mult_21/S2_7_1/S (FA_X1)                                0.10       0.97 f
  mult_21/S1_8_0/S (FA_X1)                                0.11       1.08 r
  mult_21/FS_1/A[6] (VerilogMultiplier_DW01_add_0)        0.00       1.08 r
  mult_21/FS_1/SUM[6] (VerilogMultiplier_DW01_add_0)      0.00       1.08 r
  mult_21/PRODUCT[8] (VerilogMultiplier_DW02_mult_0)      0.00       1.08 r
  P_reg_reg[8]/D (DFFR_X1)                                0.01       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[8]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        3.88


  Startpoint: B_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[7]/CK (DFFR_X1)                               0.00       0.00 r
  B_reg_reg[7]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/B[7] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U350/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U95/Z (BUF_X1)                                  0.07       0.18 f
  mult_21/U1375/ZN (NOR2_X1)                              0.06       0.24 r
  mult_21/U57/Z (XOR2_X1)                                 0.07       0.31 r
  mult_21/S2_2_5/S (FA_X1)                                0.11       0.42 f
  mult_21/S2_3_4/S (FA_X1)                                0.12       0.54 r
  mult_21/S2_4_3/S (FA_X1)                                0.10       0.64 f
  mult_21/S2_5_2/S (FA_X1)                                0.12       0.76 r
  mult_21/S2_6_1/S (FA_X1)                                0.10       0.86 f
  mult_21/S1_7_0/S (FA_X1)                                0.11       0.98 r
  mult_21/FS_1/A[5] (VerilogMultiplier_DW01_add_0)        0.00       0.98 r
  mult_21/FS_1/SUM[5] (VerilogMultiplier_DW01_add_0)      0.00       0.98 r
  mult_21/PRODUCT[7] (VerilogMultiplier_DW02_mult_0)      0.00       0.98 r
  P_reg_reg[7]/D (DFFR_X1)                                0.01       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[7]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        3.98


  Startpoint: B_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[6]/CK (DFFR_X1)                               0.00       0.00 r
  B_reg_reg[6]/Q (DFFR_X1)                                0.08       0.08 f
  mult_21/B[6] (VerilogMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_21/U334/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U79/Z (BUF_X1)                                  0.08       0.19 r
  mult_21/U1376/ZN (NOR2_X1)                              0.05       0.23 f
  mult_21/U58/Z (XOR2_X1)                                 0.07       0.31 f
  mult_21/S2_2_4/S (FA_X1)                                0.12       0.42 r
  mult_21/S2_3_3/S (FA_X1)                                0.10       0.53 f
  mult_21/S2_4_2/S (FA_X1)                                0.12       0.64 r
  mult_21/S2_5_1/S (FA_X1)                                0.10       0.75 f
  mult_21/S1_6_0/S (FA_X1)                                0.11       0.86 r
  mult_21/FS_1/A[4] (VerilogMultiplier_DW01_add_0)        0.00       0.86 r
  mult_21/FS_1/SUM[4] (VerilogMultiplier_DW01_add_0)      0.00       0.86 r
  mult_21/PRODUCT[6] (VerilogMultiplier_DW02_mult_0)      0.00       0.86 r
  P_reg_reg[6]/D (DFFR_X1)                                0.01       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[6]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: B_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[5]/CK (DFFR_X1)                               0.00       0.00 r
  B_reg_reg[5]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/B[5] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U333/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U78/Z (BUF_X1)                                  0.07       0.18 f
  mult_21/U1377/ZN (NOR2_X1)                              0.06       0.24 r
  mult_21/U59/Z (XOR2_X1)                                 0.07       0.31 r
  mult_21/S2_2_3/S (FA_X1)                                0.11       0.42 f
  mult_21/S2_3_2/S (FA_X1)                                0.12       0.54 r
  mult_21/S2_4_1/S (FA_X1)                                0.10       0.64 f
  mult_21/S1_5_0/S (FA_X1)                                0.11       0.75 r
  mult_21/FS_1/A[3] (VerilogMultiplier_DW01_add_0)        0.00       0.75 r
  mult_21/FS_1/SUM[3] (VerilogMultiplier_DW01_add_0)      0.00       0.75 r
  mult_21/PRODUCT[5] (VerilogMultiplier_DW02_mult_0)      0.00       0.75 r
  P_reg_reg[5]/D (DFFR_X1)                                0.01       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[5]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        4.20


  Startpoint: B_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[4]/CK (DFFR_X1)                               0.00       0.00 r
  B_reg_reg[4]/Q (DFFR_X1)                                0.08       0.08 f
  mult_21/B[4] (VerilogMultiplier_DW02_mult_0)            0.00       0.08 f
  mult_21/U332/ZN (INV_X1)                                0.03       0.11 r
  mult_21/U77/Z (BUF_X1)                                  0.08       0.19 r
  mult_21/U1378/ZN (NOR2_X1)                              0.05       0.23 f
  mult_21/U60/Z (XOR2_X1)                                 0.07       0.31 f
  mult_21/S2_2_2/S (FA_X1)                                0.12       0.42 r
  mult_21/S2_3_1/S (FA_X1)                                0.10       0.53 f
  mult_21/S1_4_0/S (FA_X1)                                0.11       0.64 r
  mult_21/FS_1/A[2] (VerilogMultiplier_DW01_add_0)        0.00       0.64 r
  mult_21/FS_1/SUM[2] (VerilogMultiplier_DW01_add_0)      0.00       0.64 r
  mult_21/PRODUCT[4] (VerilogMultiplier_DW02_mult_0)      0.00       0.64 r
  P_reg_reg[4]/D (DFFR_X1)                                0.01       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[4]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.32


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[1]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[1] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U323/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U129/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1030/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U61/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S2_2_1/S (FA_X1)                                0.11       0.42 f
  mult_21/S1_3_0/S (FA_X1)                                0.11       0.54 r
  mult_21/FS_1/A[1] (VerilogMultiplier_DW01_add_0)        0.00       0.54 r
  mult_21/FS_1/SUM[1] (VerilogMultiplier_DW01_add_0)      0.00       0.54 r
  mult_21/PRODUCT[3] (VerilogMultiplier_DW02_mult_0)      0.00       0.54 r
  P_reg_reg[3]/D (DFFR_X1)                                0.01       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[3]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.42


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U130/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1382/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U62/Z (XOR2_X1)                                 0.07       0.32 r
  mult_21/S1_2_0/S (FA_X1)                                0.10       0.42 f
  mult_21/FS_1/A[0] (VerilogMultiplier_DW01_add_0)        0.00       0.42 f
  mult_21/FS_1/SUM[0] (VerilogMultiplier_DW01_add_0)      0.00       0.42 f
  mult_21/PRODUCT[2] (VerilogMultiplier_DW02_mult_0)      0.00       0.42 f
  P_reg_reg[2]/D (DFFR_X1)                                0.01       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[2]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        4.54


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1393/ZN (NOR2_X1)                              0.06       0.25 r
  mult_21/U63/Z (XOR2_X1)                                 0.06       0.31 r
  mult_21/PRODUCT[1] (VerilogMultiplier_DW02_mult_0)      0.00       0.31 r
  P_reg_reg[1]/D (DFFR_X1)                                0.01       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[1]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CK (DFFR_X1)                               0.00       0.00 r
  A_reg_reg[0]/Q (DFFR_X1)                                0.09       0.09 r
  mult_21/A[0] (VerilogMultiplier_DW02_mult_0)            0.00       0.09 r
  mult_21/U322/ZN (INV_X1)                                0.03       0.12 f
  mult_21/U132/Z (BUF_X1)                                 0.06       0.18 f
  mult_21/U1404/ZN (NOR2_X1)                              0.05       0.24 r
  mult_21/PRODUCT[0] (VerilogMultiplier_DW02_mult_0)      0.00       0.24 r
  P_reg_reg[0]/D (DFFR_X1)                                0.01       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  P_reg_reg[0]/CK (DFFR_X1)                               0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        4.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: A_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[0] (in)                                0.00       0.20 r
  A_reg_reg[0]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[0]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: A_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[1] (in)                                0.00       0.20 r
  A_reg_reg[1]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[1]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: A_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[2] (in)                                0.00       0.20 r
  A_reg_reg[2]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[2]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: A_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[3] (in)                                0.00       0.20 r
  A_reg_reg[3]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[3]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: A_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[4] (in)                                0.00       0.20 r
  A_reg_reg[4]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[4]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: A_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[5] (in)                                0.00       0.20 r
  A_reg_reg[5]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[5]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: A_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[6] (in)                                0.00       0.20 r
  A_reg_reg[6]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[6]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: A_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[7] (in)                                0.00       0.20 r
  A_reg_reg[7]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[7]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: A_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[8] (in)                                0.00       0.20 r
  A_reg_reg[8]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[8]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: A_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[9] (in)                                0.00       0.20 r
  A_reg_reg[9]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[9]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: A_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[10] (in)                               0.00       0.20 r
  A_reg_reg[10]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[10]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: A_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[11] (in)                               0.00       0.20 r
  A_reg_reg[11]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[11]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: A_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[12] (in)                               0.00       0.20 r
  A_reg_reg[12]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[12]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: A_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[13] (in)                               0.00       0.20 r
  A_reg_reg[13]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[13]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: A_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[14] (in)                               0.00       0.20 r
  A_reg_reg[14]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[14]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[15] (input port clocked by clk)
  Endpoint: A_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[15] (in)                               0.00       0.20 r
  A_reg_reg[15]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[15]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[16] (input port clocked by clk)
  Endpoint: A_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[16] (in)                               0.00       0.20 r
  A_reg_reg[16]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[16]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[17] (input port clocked by clk)
  Endpoint: A_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[17] (in)                               0.00       0.20 r
  A_reg_reg[17]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[17]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[18] (input port clocked by clk)
  Endpoint: A_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[18] (in)                               0.00       0.20 r
  A_reg_reg[18]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[18]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[19] (input port clocked by clk)
  Endpoint: A_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[19] (in)                               0.00       0.20 r
  A_reg_reg[19]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[19]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[20] (input port clocked by clk)
  Endpoint: A_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[20] (in)                               0.00       0.20 r
  A_reg_reg[20]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[20]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[21] (input port clocked by clk)
  Endpoint: A_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[21] (in)                               0.00       0.20 r
  A_reg_reg[21]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[21]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[22] (input port clocked by clk)
  Endpoint: A_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[22] (in)                               0.00       0.20 r
  A_reg_reg[22]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[22]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[23] (input port clocked by clk)
  Endpoint: A_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[23] (in)                               0.00       0.20 r
  A_reg_reg[23]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[23]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[24] (input port clocked by clk)
  Endpoint: A_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[24] (in)                               0.00       0.20 r
  A_reg_reg[24]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[24]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[25] (input port clocked by clk)
  Endpoint: A_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[25] (in)                               0.00       0.20 r
  A_reg_reg[25]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[25]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[26] (input port clocked by clk)
  Endpoint: A_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[26] (in)                               0.00       0.20 r
  A_reg_reg[26]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[26]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[27] (input port clocked by clk)
  Endpoint: A_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[27] (in)                               0.00       0.20 r
  A_reg_reg[27]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[27]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[28] (input port clocked by clk)
  Endpoint: A_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[28] (in)                               0.00       0.20 r
  A_reg_reg[28]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[28]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[29] (input port clocked by clk)
  Endpoint: A_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[29] (in)                               0.00       0.20 r
  A_reg_reg[29]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[29]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[30] (input port clocked by clk)
  Endpoint: A_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[30] (in)                               0.00       0.20 r
  A_reg_reg[30]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[30]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: A[31] (input port clocked by clk)
  Endpoint: A_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  A[31] (in)                               0.00       0.20 r
  A_reg_reg[31]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  A_reg_reg[31]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[0] (input port clocked by clk)
  Endpoint: B_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[0] (in)                                0.00       0.20 r
  B_reg_reg[0]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[0]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[1] (input port clocked by clk)
  Endpoint: B_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[1] (in)                                0.00       0.20 r
  B_reg_reg[1]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[1]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[2] (input port clocked by clk)
  Endpoint: B_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[2] (in)                                0.00       0.20 r
  B_reg_reg[2]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[2]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[3] (input port clocked by clk)
  Endpoint: B_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[3] (in)                                0.00       0.20 r
  B_reg_reg[3]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[3]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[4] (input port clocked by clk)
  Endpoint: B_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[4] (in)                                0.00       0.20 r
  B_reg_reg[4]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[4]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[5] (input port clocked by clk)
  Endpoint: B_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[5] (in)                                0.00       0.20 r
  B_reg_reg[5]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[5]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[6] (input port clocked by clk)
  Endpoint: B_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[6] (in)                                0.00       0.20 r
  B_reg_reg[6]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[6]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[7] (input port clocked by clk)
  Endpoint: B_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[7] (in)                                0.00       0.20 r
  B_reg_reg[7]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[7]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[8] (input port clocked by clk)
  Endpoint: B_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[8] (in)                                0.00       0.20 r
  B_reg_reg[8]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[8]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[9] (input port clocked by clk)
  Endpoint: B_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[9] (in)                                0.00       0.20 r
  B_reg_reg[9]/D (DFFR_X1)                 0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[9]/CK (DFFR_X1)                0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[10] (input port clocked by clk)
  Endpoint: B_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[10] (in)                               0.00       0.20 r
  B_reg_reg[10]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[10]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[11] (input port clocked by clk)
  Endpoint: B_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[11] (in)                               0.00       0.20 r
  B_reg_reg[11]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[11]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[12] (input port clocked by clk)
  Endpoint: B_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[12] (in)                               0.00       0.20 r
  B_reg_reg[12]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[12]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[13] (input port clocked by clk)
  Endpoint: B_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[13] (in)                               0.00       0.20 r
  B_reg_reg[13]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[13]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[14] (input port clocked by clk)
  Endpoint: B_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[14] (in)                               0.00       0.20 r
  B_reg_reg[14]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[14]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[15] (input port clocked by clk)
  Endpoint: B_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[15] (in)                               0.00       0.20 r
  B_reg_reg[15]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[15]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[16] (input port clocked by clk)
  Endpoint: B_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[16] (in)                               0.00       0.20 r
  B_reg_reg[16]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[16]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[17] (input port clocked by clk)
  Endpoint: B_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[17] (in)                               0.00       0.20 r
  B_reg_reg[17]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[17]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[18] (input port clocked by clk)
  Endpoint: B_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[18] (in)                               0.00       0.20 r
  B_reg_reg[18]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[18]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[19] (input port clocked by clk)
  Endpoint: B_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[19] (in)                               0.00       0.20 r
  B_reg_reg[19]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[19]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[20] (input port clocked by clk)
  Endpoint: B_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[20] (in)                               0.00       0.20 r
  B_reg_reg[20]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[20]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[21] (input port clocked by clk)
  Endpoint: B_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[21] (in)                               0.00       0.20 r
  B_reg_reg[21]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[21]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[22] (input port clocked by clk)
  Endpoint: B_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[22] (in)                               0.00       0.20 r
  B_reg_reg[22]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[22]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[23] (input port clocked by clk)
  Endpoint: B_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[23] (in)                               0.00       0.20 r
  B_reg_reg[23]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[23]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[24] (input port clocked by clk)
  Endpoint: B_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[24] (in)                               0.00       0.20 r
  B_reg_reg[24]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[24]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[25] (input port clocked by clk)
  Endpoint: B_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[25] (in)                               0.00       0.20 r
  B_reg_reg[25]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[25]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[26] (input port clocked by clk)
  Endpoint: B_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[26] (in)                               0.00       0.20 r
  B_reg_reg[26]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[26]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[27] (input port clocked by clk)
  Endpoint: B_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[27] (in)                               0.00       0.20 r
  B_reg_reg[27]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[27]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[28] (input port clocked by clk)
  Endpoint: B_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[28] (in)                               0.00       0.20 r
  B_reg_reg[28]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[28]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[29] (input port clocked by clk)
  Endpoint: B_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[29] (in)                               0.00       0.20 r
  B_reg_reg[29]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[29]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[30] (input port clocked by clk)
  Endpoint: B_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[30] (in)                               0.00       0.20 r
  B_reg_reg[30]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[30]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


  Startpoint: B[31] (input port clocked by clk)
  Endpoint: B_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VerilogMultiplier  5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  B[31] (in)                               0.00       0.20 r
  B_reg_reg[31]/D (DFFR_X1)                0.01       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  B_reg_reg[31]/CK (DFFR_X1)               0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         4.76


1
