vio_rst.v,verilog,xil_defaultlib,../../../ip/vio_rst/sim/vio_rst.v,incdir="../../../ip/vio_rst/hdl/verilog"incdir="../../../ip/vio_rst/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
