// Seed: 183266221
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input uwire id_3,
    output tri1 id_4
    , id_6
);
  final begin : LABEL_0
    $signed(73);
    ;
  end
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    output logic id_3,
    input wire id_4,
    input wire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri id_8
);
  always @(negedge 1'b0) id_3 <= -1;
  parameter id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_1
  );
endmodule
