Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Apr 10 21:02:57 2022
| Host         : DESKTOP-Q7H21OJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.180        0.000                      0                  603        0.122        0.000                      0                  603        3.000        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_40Mhz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_0        3.808        0.000                      0                  433        0.160        0.000                      0                  433        4.500        0.000                       0                   234  
  clk_40Mhz_clk_wiz_0        16.165        0.000                      0                  170        0.122        0.000                      0                  170       12.000        0.000                       0                   131  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100Mhz_clk_wiz_0  clk_40Mhz_clk_wiz_0         0.180        0.000                      0                   11        0.134        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_0
  To Clock:  clk_100Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 u_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_MouseCtl/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_0 rise@10.000ns - clk_100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 2.518ns (41.696%)  route 3.521ns (58.304%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0/inst/clk_100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=223, routed)         1.804    -0.708    u_MouseCtl/clk_100Mhz
    SLICE_X7Y137         FDCE                                         r  u_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  u_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          1.449     1.197    u_MouseCtl/y_overflow
    SLICE_X10Y135        LUT3 (Prop_lut3_I1_O)        0.124     1.321 r  u_MouseCtl/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.321    u_MouseCtl/y_pos[3]_i_5_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.854 r  u_MouseCtl/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.854    u_MouseCtl/y_pos_reg[3]_i_2_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.093 r  u_MouseCtl/y_pos_reg[7]_i_2/O[2]
                         net (fo=2, routed)           1.007     3.100    u_MouseCtl/plusOp10[6]
    SLICE_X10Y138        LUT2 (Prop_lut2_I0_O)        0.301     3.401 r  u_MouseCtl/gtOp_carry_i_1/O
                         net (fo=1, routed)           0.000     3.401    u_MouseCtl/gtOp_carry_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.777 r  u_MouseCtl/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.777    u_MouseCtl/gtOp_carry_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.934 r  u_MouseCtl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          1.065     4.999    u_MouseCtl/gtOp_carry__0_n_2
    SLICE_X11Y134        LUT5 (Prop_lut5_I3_O)        0.332     5.331 r  u_MouseCtl/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     5.331    u_MouseCtl/y_pos[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  u_MouseCtl/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_wiz_0/inst/clk_100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609     8.614    u_MouseCtl/clk_100Mhz
    SLICE_X11Y134        FDRE                                         r  u_MouseCtl/y_pos_reg[1]/C
                         clock pessimism              0.571     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)        0.029     9.139    u_MouseCtl/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  3.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_0 rise@0.000ns - clk_100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clk_wiz_0/inst/clk_100Mhz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clk_wiz_0/inst/clk_100Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDCE                                         r  clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y46         FDCE                                         r  clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_wiz_0/inst/clk_100Mhz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    clk_wiz_0/inst/clk_100Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDCE                                         r  clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.060    -0.975    clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y131     u_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y132     u_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40Mhz_clk_wiz_0
  To Clock:  clk_40Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.165ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_draw_background/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40Mhz_clk_wiz_0 rise@25.000ns - clk_40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 1.893ns (21.539%)  route 6.896ns (78.461%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 23.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    clk_wiz_0/inst/clk_40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.739    -0.773    my_timing/CLK
    SLICE_X8Y141         FDRE                                         r  my_timing/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.255 r  my_timing/hcount_reg[0]/Q
                         net (fo=32, routed)          1.306     1.051    my_timing/Q[0]
    SLICE_X14Y142        LUT4 (Prop_lut4_I3_O)        0.150     1.201 r  my_timing/vcount[10]_i_5/O
                         net (fo=4, routed)           0.824     2.025    my_timing/vcount[10]_i_5_n_0
    SLICE_X14Y143        LUT5 (Prop_lut5_I2_O)        0.328     2.353 r  my_timing/b_out3_carry__0_i_7/O
                         net (fo=14, routed)          1.197     3.549    my_timing/b_out3_carry__0_i_7_n_0
    SLICE_X15Y146        LUT4 (Prop_lut4_I1_O)        0.124     3.673 r  my_timing/b_out3_carry__2_i_1/O
                         net (fo=1, routed)           0.000     3.673    u_draw_background/hcount_reg[10]_0[3]
    SLICE_X15Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.074 r  u_draw_background/b_out3_carry__2/CO[3]
                         net (fo=1, routed)           1.426     5.500    my_timing/hcount_reg[10]_1[0]
    SLICE_X11Y144        LUT5 (Prop_lut5_I4_O)        0.124     5.624 f  my_timing/r_out[1]_i_12/O
                         net (fo=2, routed)           0.984     6.608    my_timing/r_out[1]_i_12_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  my_timing/r_out[1]_i_4/O
                         net (fo=3, routed)           1.160     7.892    my_timing/r_out_reg[1]
    SLICE_X10Y141        LUT6 (Prop_lut6_I2_O)        0.124     8.016 r  my_timing/r_out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.016    u_draw_background/vcount_reg[9][0]
    SLICE_X10Y141        FDRE                                         r  u_draw_background/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    clk_wiz_0/inst/clk_40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.614    23.619    u_draw_background/CLK
    SLICE_X10Y141        FDRE                                         r  u_draw_background/r_out_reg[1]/C
                         clock pessimism              0.571    24.189    
                         clock uncertainty           -0.087    24.102    
    SLICE_X10Y141        FDRE (Setup_fdre_C_D)        0.079    24.181    u_draw_background/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 16.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40Mhz_clk_wiz_0 rise@0.000ns - clk_40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    clk_wiz_0/inst/clk_40Mhz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clk_wiz_0/inst/clk_40Mhz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    clk_wiz_0/inst/seq_reg2[0]
    SLICE_X35Y46         FDCE                                         r  clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    clk_wiz_0/inst/clk_40Mhz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    clk_wiz_0/inst/clk_40Mhz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40Mhz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y111    b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y130     b_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_0
  To Clock:  clk_40Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 u_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_MouseDisplay/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40Mhz_clk_wiz_0 rise@25.000ns - clk_100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.480ns  (logic 2.341ns (52.260%)  route 2.139ns (47.740%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    clk_wiz_0/inst/clk_100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=223, routed)         1.735    19.223    u_MouseCtl/clk_100Mhz
    SLICE_X15Y135        FDRE                                         r  u_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y135        FDRE (Prop_fdre_C_Q)         0.456    19.679 r  u_MouseCtl/xpos_reg[0]/Q
                         net (fo=13, routed)          0.701    20.380    u_MouseCtl/Q[0]
    SLICE_X16Y135        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.960 r  u_MouseCtl/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.960    u_MouseCtl/i__carry_i_5_n_0
    SLICE_X16Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.182 r  u_MouseCtl/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.585    21.768    u_draw_rect/xpos_reg[8]_0[0]
    SLICE_X15Y136        LUT2 (Prop_lut2_I1_O)        0.299    22.067 r  u_draw_rect/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    22.067    u_MouseDisplay/hcount_out_reg[7][1]
    SLICE_X15Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.617 r  u_MouseDisplay/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.617    u_MouseDisplay/_inferred__1/i__carry__0_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.731 f  u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.852    23.583    u_draw_rect/CO[0]
    SLICE_X15Y138        LUT5 (Prop_lut5_I3_O)        0.120    23.703 r  u_draw_rect/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000    23.703    u_MouseDisplay/mousepixel_reg[1]_3
    SLICE_X15Y138        FDRE                                         r  u_MouseDisplay/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    clk_wiz_0/inst/clk_40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    23.617    u_MouseDisplay/CLK
    SLICE_X15Y138        FDRE                                         r  u_MouseDisplay/enable_mouse_display_reg/C
                         clock pessimism              0.398    24.015    
                         clock uncertainty           -0.207    23.808    
    SLICE_X15Y138        FDRE (Setup_fdre_C_D)        0.075    23.883    u_MouseDisplay/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                         23.883    
                         arrival time                         -23.703    
  -------------------------------------------------------------------
                         slack                                  0.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_draw_rect/b_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40Mhz_clk_wiz_0 rise@0.000ns - clk_100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.400ns (50.972%)  route 0.385ns (49.028%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_wiz_0/inst/clk_100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=223, routed)         0.643    -0.538    u_MouseCtl/clk_100Mhz
    SLICE_X13Y137        FDRE                                         r  u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  u_MouseCtl/xpos_reg[11]/Q
                         net (fo=6, routed)           0.176    -0.221    u_MouseCtl/xpos[11]
    SLICE_X13Y139        LUT3 (Prop_lut3_I0_O)        0.049    -0.172 r  u_MouseCtl/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    u_draw_rect/xpos_reg[11]_0[1]
    SLICE_X13Y139        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.076 r  u_draw_rect/b_out2_inferred__2/i__carry__0/CO[1]
                         net (fo=8, routed)           0.209     0.133    u_draw_rect/b_out2_inferred__2/i__carry__0_n_2
    SLICE_X10Y140        LUT5 (Prop_lut5_I4_O)        0.114     0.247 r  u_draw_rect/b_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.247    u_draw_rect/b_out[1]_i_1_n_0
    SLICE_X10Y140        FDRE                                         r  u_draw_rect/b_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    clk_wiz_0/inst/clk_40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.920    -0.769    u_draw_rect/clk_40Mhz
    SLICE_X10Y140        FDRE                                         r  u_draw_rect/b_out_reg[1]/C
                         clock pessimism              0.555    -0.214    
                         clock uncertainty            0.207    -0.007    
    SLICE_X10Y140        FDRE (Hold_fdre_C_D)         0.120     0.113    u_draw_rect/b_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.134    





