/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */
#ifndef _MEMSYS_WLAPM_REG_H_
#define _MEMSYS_WLAPM_REG_H_

#include <linux/bits.h>
#include <vdso/bits.h>

/* ----------------- Internal Register Definitions ------------------- */
#define MEMSYS_WLAPM_NORTH_BASE 0x10461000
#define MEMSYS_WLAPM_SOUTH_BASE 0x10561000
#define WLAPM_CLK_CTRL0					0x00000000
	#define WLAPM_RESERVED_0			GENMASK(31, 0)
#define WLAPM_CLK_CTRL1					0x00000004
	#define WLAPM_CKCTRL_MON_CK_EN			BIT(0)
	#define WLAPM_CKCTRL_REG_CK_EN			BIT(1)
	#define WLAPM_CKCTRL_TST_CK_EN			BIT(2)
	#define WLAPM_CKCTRL_CFG_CK_EN			BIT(3)
	#define WLAPM_CKCTRL_DDREN_CK_EN		BIT(4)
	#define WLAPM_CKCTRL_DDREN_CK_EMI_EN		BIT(5)
	#define WLAPM_CKCTRL_DBG_CK_EN			BIT(6)
	#define WLAPM_DBGLAT_CK_FORCE			BIT(7)
	#define WLAPM_CKCTRL_RESERVED_1			GENMASK(31, 8)
#define WLAPM_RGU_CTRL0					0x00000008
	#define WLAPM_RGU_GRP_EN			GENMASK(7, 0)
	#define WLAPM_RGU_RESERVED_0			GENMASK(31, 8)
#define WLAPM_RGU_GRP0					0x0000000c
	#define WLAPM_RGU_GRP_0_MST_SEL_0		GENMASK(31, 0)
#define WLAPM_RGU_GRP1					0x00000010
	#define WLAPM_RGU_GRP_0_MST_SEL_1		GENMASK(31, 0)
#define WLAPM_RGU_GRP2					0x00000014
	#define WLAPM_RGU_GRP_1_MST_SEL_0		GENMASK(31, 0)
#define WLAPM_RGU_GRP3					0x00000018
	#define WLAPM_RGU_GRP_1_MST_SEL_1		GENMASK(31, 0)
#define WLAPM_RGU_GRP4					0x0000001c
	#define WLAPM_RGU_GRP_2_MST_SEL_0		GENMASK(31, 0)
#define WLAPM_RGU_GRP5					0x00000020
	#define WLAPM_RGU_GRP_2_MST_SEL_1		GENMASK(31, 0)
#define WLAPM_RGU_GRP6					0x00000024
	#define WLAPM_RGU_GRP_3_MST_SEL_0		GENMASK(31, 0)
#define WLAPM_RGU_GRP7					0x00000028
	#define WLAPM_RGU_GRP_3_MST_SEL_1		GENMASK(31, 0)
#define WLAPM_RGU_GRP8					0x0000002c
	#define WLAPM_RGU_GRP_4_MST_SEL_0		GENMASK(31, 0)
#define WLAPM_RGU_GRP9					0x00000030
	#define WLAPM_RGU_GRP_4_MST_SEL_1		GENMASK(31, 0)
#define WLAPM_RGU_GRP10					0x00000034
	#define WLAPM_RGU_GRP_5_MST_SEL_0		GENMASK(31, 0)
#define WLAPM_RGU_GRP11					0x00000038
	#define WLAPM_RGU_GRP_5_MST_SEL_1		GENMASK(31, 0)
#define WLAPM_RGU_GRP12					0x0000003c
	#define WLAPM_RGU_GRP_6_MST_SEL_0		GENMASK(31, 0)
#define WLAPM_RGU_GRP13					0x00000040
	#define WLAPM_RGU_GRP_6_MST_SEL_1		GENMASK(31, 0)
#define WLAPM_RGU_GRP14					0x00000044
	#define WLAPM_RGU_GRP_7_MST_SEL_0		GENMASK(31, 0)
#define WLAPM_RGU_GRP15					0x00000048
	#define WLAPM_RGU_GRP_7_MST_SEL_1		GENMASK(31, 0)
#define WLAPM_RGU_DEFER0				0x0000004c
	#define WLAPM_RGU_GRP_1_DEFER_CNT		GENMASK(15, 0)
	#define WLAPM_RGU_GRP_0_DEFER_CNT		GENMASK(31, 16)
#define WLAPM_RGU_DEFER1				0x00000050
	#define WLAPM_RGU_GRP_3_DEFER_CNT		GENMASK(15, 0)
	#define WLAPM_RGU_GRP_2_DEFER_CNT		GENMASK(31, 16)
#define WLAPM_RGU_DEFER2				0x00000054
	#define WLAPM_RGU_GRP_5_DEFER_CNT		GENMASK(15, 0)
	#define WLAPM_RGU_GRP_4_DEFER_CNT		GENMASK(31, 16)
#define WLAPM_RGU_DEFER3				0x00000058
	#define WLAPM_RGU_GRP_7_DEFER_CNT		GENMASK(15, 0)
	#define WLAPM_RGU_GRP_6_DEFER_CNT		GENMASK(31, 16)
#define WLAPM_RGU_THR0					0x0000005c
	#define WLAPM_RGU_GRP_0_MST_THRESHOLD		GENMASK(3, 0)
	#define WLAPM_RGU_GRP_1_MST_THRESHOLD		GENMASK(7, 4)
	#define WLAPM_RGU_GRP_2_MST_THRESHOLD		GENMASK(11, 8)
	#define WLAPM_RGU_GRP_3_MST_THRESHOLD		GENMASK(15, 12)
	#define WLAPM_RGU_GRP_4_MST_THRESHOLD		GENMASK(19, 16)
	#define WLAPM_RGU_GRP_5_MST_THRESHOLD		GENMASK(23, 20)
	#define WLAPM_RGU_GRP_6_MST_THRESHOLD		GENMASK(27, 24)
	#define WLAPM_RGU_GRP_7_MST_THRESHOLD		GENMASK(31, 28)
#define WLAPM_RGU_DBG0					0x00000060
	#define WLAPM_RGU_DBG_X2_STM			GENMASK(15, 0)
	#define WLAPM_RGU_DBG_X1_STM			GENMASK(31, 16)
#define WLAPM_RGU_DBG1					0x00000064
	#define WLAPM_RGU_DBG_STM_SEL			GENMASK(15, 0)
	#define WLAPM_RGU_DBG_RESERVED_0		GENMASK(31, 16)
#define WLAPM_RGU_CTRL1					0x00000068
	#define WLAPM_RGU_FSM_X0_GRP_OVER_OFF		GENMASK(7, 0)
	#define WLAPM_RGU_FSM_X0_URG_OFF		GENMASK(15, 8)
	#define WLAPM_RGU_FSM_X0_ACK_OFF		GENMASK(23, 16)
	#define WLAPM_RGU_DBG_RESERVED_1		GENMASK(31, 24)
#define WLAPM_RGU_CTRL2					0x0000006c
	#define WLAPM_RGU_FSM_X1_GRP_OVER_OFF		GENMASK(7, 0)
	#define WLAPM_RGU_FSM_X1_URG_OFF		GENMASK(15, 8)
	#define WLAPM_RGU_FSM_X1_ACK_OFF		GENMASK(23, 16)
	#define WLAPM_RGU_DBG_RESERVED_2		GENMASK(31, 24)
#define WLAPM_TEST0					0x00000070
	#define WLAPM_TEST_ACK_EN			BIT(0)
	#define WLAPM_TEST_RESERVED_0			GENMASK(28, 1)
	#define WLAPM_TEST_MUX_REQ_EN			BIT(29)
	#define WLAPM_TEST_MUX_URG_EN			BIT(30)
	#define WLAPM_TEST_MUX_ACK_EN			BIT(31)
#define WLAPM_TEST1					0x00000074
	#define WLAPM_TEST_MST_EN_0			GENMASK(31, 0)
#define WLAPM_TEST2					0x00000078
	#define WLAPM_TEST_MST_EN_1			GENMASK(31, 0)
#define WLAPM_TEST3					0x0000007c
	#define WLAPM_TEST_REQ_0			GENMASK(31, 0)
#define WLAPM_TEST4					0x00000080
	#define WLAPM_TEST_REQ_1			GENMASK(31, 0)
#define WLAPM_TEST5					0x00000084
	#define WLAPM_TEST_URG_0			GENMASK(31, 0)
#define WLAPM_TEST6					0x00000088
	#define WLAPM_TEST_URG_1			GENMASK(31, 0)
#define WLAPM_TEST7					0x0000008c
	#define WLAPM_TEST_URG_REQ_0			GENMASK(31, 0)
#define WLAPM_TEST8					0x00000090
	#define WLAPM_TEST_URG_REQ_1			GENMASK(31, 0)
#define WLAPM_TEST9					0x00000094
	#define WLAPM_TEST_ACK				BIT(0)
#define WLAPM_TEST11					0x0000009c
	#define WLAPM_TEST_RESERVED_1			GENMASK(31, 0)
#define WLAPM_MON0					0x000000a0
	#define WLAPM_PMSR_TIMER_RST_EN			BIT(25)
	#define WLAPM_PMSR_CNT_RST_EN			BIT(26)
	#define WLAPM_PMSR_FORCE_DATA_REQ		BIT(27)
	#define WLAPM_PMSR_ENABLE			BIT(28)
	#define WLAPM_PMSR_IRQ_CLEAR			BIT(29)
	#define WLAPM_PMSR_SPEED_MODE_EN		BIT(30)
	#define WLAPM_PMSR_WAKEUP_EVENT_CLR		BIT(31)
#define WLAPM_MON1					0x000000a4
	#define WLAPM_PMSR_SIG_SEL_0			GENMASK(15, 0)
	#define WLAPM_PMSR_SIG_SEL_1			GENMASK(31, 16)
#define WLAPM_MON2					0x000000a8
	#define WLAPM_PMSR_SIG_SEL_2			GENMASK(31, 16)
#define WLAPM_MON3					0x000000ac
	#define WLAPM_PMSR_CHAN_SIG_SEL_0		GENMASK(15, 0)
	#define WLAPM_PMSR_CHAN_SIG_SEL_1		GENMASK(31, 16)
#define WLAPM_MON4					0x000000b0
	#define WLAPM_PMSR_CHAN_SIG_SEL_2		GENMASK(15, 0)
	#define WLAPM_PMSR_CHAN_SIG_SEL_3		GENMASK(31, 16)
#define WLAPM_MON5					0x000000b4
	#define WLAPM_PMSR_REV_0			GENMASK(15, 0)
	#define WLAPM_PMSR_CHAN_SIG_SEL_4		GENMASK(31, 16)
#define WLAPM_MON6					0x000000b8
	#define WLAPM_PMSR_MON_TYPE_0			GENMASK(15, 0)
	#define WLAPM_PMSR_MON_TYPE_1			GENMASK(31, 16)
#define WLAPM_MON25					0x00000104
	#define WLAPM_PMSR_WINDOW_LEN			GENMASK(31, 0)
#define WLAPM_MON26					0x00000108
	#define WLAPM_MON_TIM_RST_MODE			BIT(0)
	#define WLAPM_MON_TIM_DLY_LEN			GENMASK(31, 16)
#define WLAPM_TEST12					0x0000010c
	#define WLAPM_TEST_REQ_INV_0			GENMASK(31, 0)
#define WLAPM_TEST13					0x00000110
	#define WLAPM_TEST_REQ_INV_1			GENMASK(31, 0)
#define WLAPM_TEST14					0x00000114
	#define WLAPM_TEST_URG_INV_0			GENMASK(31, 0)
#define WLAPM_TEST15					0x00000118
	#define WLAPM_TEST_URG_INV_1			GENMASK(31, 0)
#define WLAPM_TEST16					0x0000011c
	#define WLAPM_TEST_REQ_MSK_EN_0			GENMASK(31, 0)
#define WLAPM_TEST17					0x00000120
	#define WLAPM_TEST_REQ_MSK_EN_1			GENMASK(31, 0)
#define WLAPM_TEST18					0x00000124
	#define WLAPM_TEST_URG_MSK_EN_0			GENMASK(31, 0)
#define WLAPM_TEST19					0x00000128
	#define WLAPM_TEST_URG_MSK_EN_1			GENMASK(31, 0)
#define WLAPM_TEST20					0x0000012c
	#define WLAPM_TEST_URG_TIE_EN_0			GENMASK(31, 0)
#define WLAPM_TEST21					0x00000130
	#define WLAPM_TEST_URG_TIE_EN_1			GENMASK(31, 0)
#define WLAPM_DBG_CTRL0					0x00000134
	#define WLAPM_DBGLAT_SIG_SEL			GENMASK(17, 0)
	#define WLAPM_DBGLAT_RESERVED_0			GENMASK(30, 18)
	#define WLAPM_DBGLAT_SW_ENA			BIT(31)
#define WLAPM_DDREN_CTRL0				0x00000138
	#define WLAPM_DDREN_FROM_LEGACY_MODE		BIT(0)
	#define WLAPM_DDREN_BYPASS_FSM_CTRL		BIT(1)
	#define WLAPM_DDREN_SYNC_OUT_ENABLE		BIT(2)
	#define WLAPM_DDREN_SYNC_IN_ENABLE		BIT(3)
	#define WLAPM_DDREN_NON_IDLE_WAKEUP_ENABLE	BIT(4)
	#define WLAPM_HWS1_FSM_IDLE_DBG_MON_EN		BIT(5)
	#define WLAPM_DDREN_FORCE_ON			BIT(8)
	#define WLAPM_DDREN_IGNORE_HWS1_ACK		GENMASK(11, 10)
	#define WLAPM_DDREN_DDREN_FSM_CLR		BIT(12)
	#define WLAPM_DDREN_HWS1_FSM_CLR		BIT(13)
	#define WLAPM_DDREN_SYNC_UPDATE			BIT(14)
	#define WLAPM_DDREN_FSM_BYPASS_ACCESS_DRAM_BUSY	BIT(15)
	#define WLAPM_DDREN_DDREN_COUNTER_CLR		BIT(16)
	#define WLAPM_DDREN_DDREN_FSM_FIX_WAKEUP_COUNTER_EN	BIT(17)
	#define WLAPM_DDREN_DDREN_FSM_BYPASS_SLEEP_PROT	BIT(18)
	#define WLAPM_DDREN_DDREN_FSM_IGNORE_ACK_WINDOW_EN	BIT(19)
	#define WLAPM_DDREN_NON_IDLE_WAKEUP_COUNTER	GENMASK(31, 20)
#define WLAPM_DDREN_CTRL1				0x0000013c
	#define WLAPM_DDREN_DDREN_FSM_COUNTER		GENMASK(5, 0)
	#define WLAPM_DDREN_HWS1_FSM_COUNTER		GENMASK(11, 8)
	#define WLAPM_DDREN_DDREN_FSM_IDLE_CHK_COUNTER	GENMASK(19, 12)
	#define WLAPM_DDREN_DDREN_FSM_FIX_WAKEUP_COUNTER	GENMASK(27, 20)
	#define WLAPM_DDREN_FSM_BYPASS_SLC_REQ		GENMASK(29, 28)
#define WLAPM_DDREN_CTRL2				0x00000140
	#define WLAPM_HWS1_FSM_BYPASS_ACCESS_DRAM_BUSY	GENMASK(1, 0)
	#define WLAPM_HWS1_HIGH_MONITOR_ACCESS_DRAM_BUSY_EN	GENMASK(3, 2)
	#define WLAPM_HWS1_HIGH_MONITOR_ACCESS_DRAM_BUSY_COUNTER	GENMASK(15, 4)
	#define WLAPM_CHN_EMI_IDLE_POR_ADJ		GENMASK(17, 16)
	#define WLAPM_CHN_EMI_IDLE_BYPASS		GENMASK(19, 18)
	#define WLAPM_SLC_IDLE_PRO_ADJ			GENMASK(21, 20)
	#define WLAPM_SLC_IDLE_EN_BYPASS		GENMASK(23, 22)
	#define WLAPM_SLC_WRITE_THROUGH_DDREN_POR_ADJ	GENMASK(25, 24)
	#define WLAPM_SLC_WRITE_THROUGH_DDREN_BYPASS	GENMASK(27, 26)
	#define WLAPM_SLC_READ_MISS_DDREN_POR_ADJ	GENMASK(29, 28)
	#define WLAPM_SLC_READ_MISS_DDREN_BYPASS	GENMASK(31, 30)
#define WLAPM_DDREN_CTRL3				0x00000144
	#define WLAPM_DDREN_FSM_B2B_S1_CTRL		GENMASK(9, 0)
	#define WLAPM_HWS1_FSM_B2B_S1_CTRL		GENMASK(19, 10)
	#define WLAPM_HWS1_FSM_DBG_IDLE_COUNTER		GENMASK(31, 20)
#define WLAPM_DDREN_GRP_CTRL0				0x00000148
	#define WLAPM_DDREN_GRP0_ACK_MODE_SEL		BIT(0)
	#define WLAPM_DDREN_GRP0_WAKEUP_MODE_SEL	GENMASK(2, 1)
	#define WLAPM_DDREN_GRP0_IGNORE_URGENT_EN	BIT(3)
	#define WLAPM_DDREN_GRP0_STANDY_DRAM_IDLE_ENABLE	BIT(4)
	#define WLAPM_DDREN_GRP0_STANDY_STRATEGY_SEL	GENMASK(7, 5)
	#define WLAPM_DDREN_GRP0_STANDY_DRAM_IDLE_COUNT	GENMASK(31, 24)
#define WLAPM_DDREN_GRP_CTRL1				0x0000014c
	#define WLAPM_DDREN_GRP1_ACK_MODE_SEL		BIT(0)
	#define WLAPM_DDREN_GRP1_WAKEUP_MODE_SEL	GENMASK(2, 1)
	#define WLAPM_DDREN_GRP1_IGNORE_URGENT_EN	BIT(3)
	#define WLAPM_DDREN_GRP1_STANDY_DRAM_IDLE_ENABLE	BIT(4)
	#define WLAPM_DDREN_GRP1_STANDY_STRATEGY_SEL	GENMASK(7, 5)
	#define WLAPM_DDREN_GRP1_STANDY_DRAM_IDLE_COUNT	GENMASK(31, 24)
#define WLAPM_DDREN_GRP_CTRL2				0x00000150
	#define WLAPM_DDREN_GRP2_ACK_MODE_SEL		BIT(0)
	#define WLAPM_DDREN_GRP2_WAKEUP_MODE_SEL	GENMASK(2, 1)
	#define WLAPM_DDREN_GRP2_IGNORE_URGENT_EN	BIT(3)
	#define WLAPM_DDREN_GRP2_STANDY_DRAM_IDLE_ENABLE	BIT(4)
	#define WLAPM_DDREN_GRP2_STANDY_STRATEGY_SEL	GENMASK(7, 5)
	#define WLAPM_DDREN_GRP2_STANDY_DRAM_IDLE_COUNT	GENMASK(31, 24)
#define WLAPM_DDREN_GRP_CTRL3				0x00000154
	#define WLAPM_DDREN_GRP3_ACK_MODE_SEL		BIT(0)
	#define WLAPM_DDREN_GRP3_WAKEUP_MODE_SEL	GENMASK(2, 1)
	#define WLAPM_DDREN_GRP3_IGNORE_URGENT_EN	BIT(3)
	#define WLAPM_DDREN_GRP3_STANDY_DRAM_IDLE_ENABLE	BIT(4)
	#define WLAPM_DDREN_GRP3_STANDY_STRATEGY_SEL	GENMASK(7, 5)
	#define WLAPM_DDREN_GRP3_STANDY_DRAM_IDLE_COUNT	GENMASK(31, 24)
#define WLAPM_DDREN_GRP_CTRL4				0x00000158
	#define WLAPM_DDREN_GRP4_ACK_MODE_SEL		BIT(0)
	#define WLAPM_DDREN_GRP4_WAKEUP_MODE_SEL	GENMASK(2, 1)
	#define WLAPM_DDREN_GRP4_IGNORE_URGENT_EN	BIT(3)
	#define WLAPM_DDREN_GRP4_STANDY_DRAM_IDLE_ENABLE	BIT(4)
	#define WLAPM_DDREN_GRP4_STANDY_STRATEGY_SEL	GENMASK(7, 5)
	#define WLAPM_DDREN_GRP4_STANDY_DRAM_IDLE_COUNT	GENMASK(31, 24)
#define WLAPM_DDREN_GRP_CTRL5				0x0000015c
	#define WLAPM_DDREN_GRP5_ACK_MODE_SEL		BIT(0)
	#define WLAPM_DDREN_GRP5_WAKEUP_MODE_SEL	GENMASK(2, 1)
	#define WLAPM_DDREN_GRP5_IGNORE_URGENT_EN	BIT(3)
	#define WLAPM_DDREN_GRP5_STANDY_DRAM_IDLE_ENABLE	BIT(4)
	#define WLAPM_DDREN_GRP5_STANDY_STRATEGY_SEL	GENMASK(7, 5)
	#define WLAPM_DDREN_GRP5_STANDY_DRAM_IDLE_COUNT	GENMASK(31, 24)
#define WLAPM_DDREN_GRP_CTRL6				0x00000160
	#define WLAPM_DDREN_GRP6_ACK_MODE_SEL		BIT(0)
	#define WLAPM_DDREN_GRP6_WAKEUP_MODE_SEL	GENMASK(2, 1)
	#define WLAPM_DDREN_GRP6_IGNORE_URGENT_EN	BIT(3)
	#define WLAPM_DDREN_GRP6_STANDY_DRAM_IDLE_ENABLE	BIT(4)
	#define WLAPM_DDREN_GRP6_STANDY_STRATEGY_SEL	GENMASK(7, 5)
	#define WLAPM_DDREN_GRP6_STANDY_DRAM_IDLE_COUNT	GENMASK(31, 24)
#define WLAPM_DDREN_GRP_CTRL7				0x00000164
	#define WLAPM_DDREN_GRP7_ACK_MODE_SEL		BIT(0)
	#define WLAPM_DDREN_GRP7_WAKEUP_MODE_SEL	GENMASK(2, 1)
	#define WLAPM_DDREN_GRP7_IGNORE_URGENT_EN	BIT(3)
	#define WLAPM_DDREN_GRP7_STANDY_DRAM_IDLE_ENABLE	BIT(4)
	#define WLAPM_DDREN_GRP7_STANDY_STRATEGY_SEL	GENMASK(7, 5)
	#define WLAPM_DDREN_GRP7_STANDY_DRAM_IDLE_COUNT	GENMASK(31, 24)
#define WLAPM_DDREN_MST_CTL0				0x00000168
	#define WLAPM_DDREN_MST_REQ_XOR0		GENMASK(31, 0)
#define WLAPM_DDREN_MST_CTL1				0x0000016c
	#define WLAPM_DDREN_MST_REQ_XOR1		GENMASK(31, 0)
#define WLAPM_DDREN_MST_CTL2				0x00000170
	#define WLAPM_DDREN_MST_URG_XOR0		GENMASK(31, 0)
#define WLAPM_DDREN_MST_CTL3				0x00000174
	#define WLAPM_DDREN_MST_URG_XOR1		GENMASK(31, 0)
#define WLAPM_DDREN_MST_CTL4				0x00000178
	#define WLAPM_DDREN_MST_URG_MSKB0		GENMASK(31, 0)
#define WLAPM_DDREN_MST_CTL5				0x0000017c
	#define WLAPM_DDREN_MST_URG_MSKB1		GENMASK(31, 0)
#define WLAPM_DDREN_MST_CTL6				0x00000180
	#define WLAPM_DDREN_MST_URG_TIE_HIGH		GENMASK(31, 0)
#define WLAPM_DDREN_MST_CTL7				0x00000184
	#define WLAPM_DDREN_MST_URG_TIE_HIGH1		GENMASK(31, 0)
#define WLAPM_DDREN_DBG					0x00000188
	#define WLAPM_DDREN_DBG_RSV_STATUS1_SEL		GENMASK(3, 0)
	#define WLAPM_DDREN_DBG_RSV_STATUS2_SEL		GENMASK(7, 4)
	#define WLAPM_DDREN_DBG_RSV_STATUS3_SEL		GENMASK(11, 8)
	#define WLAPM_DDREN_DBG_RSV			GENMASK(31, 12)
#define WLAPM_DDREN_MISC				0x0000018c
	#define WLAPM_DDREN_HWS1_ACK_IN_SWAP		BIT(0)
	#define WLAPM_DDREN_SLC_IDLE_IN_SWAP		BIT(1)
	#define WLAPM_DDREN_EMI_IDLE_IN_SWAP		BIT(2)
	#define WLAPM_DDREN_SLC_DDREN_IN_SWAP		BIT(3)
	#define WLAPM_DDREN_HWS1_REQ_OUT_SWAP		BIT(4)
	#define WLAPM_DDREN_EMI_SLEEP_PROT_IN_SWAP	BIT(5)
	#define WLAPM_DDREN_SLC_DDREN_ACK_OUT_SWAP	BIT(6)
#define WLAPM_DDREN_CTRL4				0x00000190
	#define WLAPM_DDREN_FSM_IGNORE_ACK_WINDOW_COUNTER	GENMASK(7, 0)
	#define WLAPM_DDREN_FSM_ACCESS_BUSY_BYPASS_CHN_EMI_IDLE	GENMASK(9, 8)
	#define WLAPM_DDREN_FSM_ACCESS_BUSY_BYPASS_SLC_IDLE	GENMASK(11, 10)
	#define WLAPM_DDREN_FSM_ACCESS_BUSY_BYPASS_SLC_DDREN_REQ	GENMASK(13, 12)
#define WLAPM_RGU_DBG_MON0				0x00000204
	#define WLAPM_RGU_DBG_STM_MON			GENMASK(23, 0)
#define WLAPM_TEST_DBG_MON0				0x00000208
	#define WLAPM_TEST_DEFERRED_REQ			GENMASK(7, 0)
	#define WLAPM_TEST_DEFERRED_URG			GENMASK(15, 8)
#define WLAPM_MON7					0x0000020c
	#define WLAPM_PMSR_IRQ_B			BIT(0)
#define WLAPM_MON8					0x00000210
	#define WLAPM_PMSR_TIMER			GENMASK(31, 0)
#define WLAPM_MON9					0x00000214
	#define WLAPM_PMSR_LAST_IDLE_CNT_0		GENMASK(31, 0)
#define WLAPM_MON10					0x00000218
	#define WLAPM_PMSR_LAST_IDLE_CNT_1		GENMASK(31, 0)
#define WLAPM_MON11					0x0000021c
	#define WLAPM_PMSR_LAST_IDLE_CNT_2		GENMASK(31, 0)
#define WLAPM_MON12					0x00000220
	#define WLAPM_PMSR_LAST_IDLE_CNT_3		GENMASK(31, 0)
#define WLAPM_MON13					0x00000224
	#define WLAPM_PMSR_LAST_IDLE_CNT_4		GENMASK(31, 0)
#define WLAPM_MON14					0x00000228
	#define WLAPM_PMSR_LAST_IDLE_CNT_5		GENMASK(31, 0)
#define WLAPM_MON15					0x0000022c
	#define WLAPM_PMSR_LAST_IDLE_CNT_6		GENMASK(31, 0)
#define WLAPM_MON16					0x00000230
	#define WLAPM_PMSR_LAST_IDLE_CNT_7		GENMASK(31, 0)
#define WLAPM_MON17					0x00000234
	#define WLAPM_PMSR_LAST_IDLE_CNT_8		GENMASK(31, 0)
#define WLAPM_MON18					0x00000238
	#define WLAPM_PMSR_LAST_IDLE_CNT_9		GENMASK(31, 0)
#define WLAPM_MON19					0x0000023c
	#define WLAPM_PMSR_LAST_IDLE_CNT_10		GENMASK(31, 0)
#define WLAPM_MON20					0x00000240
	#define WLAPM_PMSR_LAST_IDLE_CNT_11		GENMASK(31, 0)
#define WLAPM_MON21					0x00000244
	#define WLAPM_PMSR_LAST_IDLE_CNT_12		GENMASK(31, 0)
#define WLAPM_MON22					0x00000248
	#define WLAPM_PMSR_LAST_IDLE_CNT_13		GENMASK(31, 0)
#define WLAPM_MON23					0x0000024c
	#define WLAPM_PMSR_LAST_IDLE_CNT_14		GENMASK(31, 0)
#define WLAPM_MON24					0x00000250
	#define WLAPM_PMSR_LAST_IDLE_CNT_15		GENMASK(31, 0)
#define WLAPM_APB0					0x00000254
	#define WLAPM_APB_ERR_FLG_EN			BIT(0)
	#define WLAPM_APB_VIO_RD			BIT(1)
	#define WLAPM_APB_VIO_WR			BIT(2)
	#define WLAPM_APB_VIO_TIMEOUT			BIT(3)
	#define WLAPM_APB_TX_IDLE			BIT(4)
	#define WLAPM_APB_VIO_ADDR			GENMASK(31, 16)
#define WLAPM_DDREN_STATUS_0				0x00000260
	#define WLAPM_DDREN_STATUS0			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_1				0x00000264
	#define WLAPM_DDREN_STATUS1			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_2				0x00000268
	#define WLAPM_DDREN_STATUS2			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_3				0x0000026c
	#define WLAPM_DDREN_STATUS3			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_4				0x00000270
	#define WLAPM_DDREN_STATUS4			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_5				0x00000274
	#define WLAPM_DDREN_STATUS5			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_6				0x00000278
	#define WLAPM_DDREN_STATUS6			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_7				0x0000027c
	#define WLAPM_DDREN_STATUS7			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_8				0x00000280
	#define WLAPM_DDREN_STATUS8			GENMASK(31, 0)
#define WLAPM_DDREN_STATUS_9				0x00000284
	#define WLAPM_DDREN_STATUS9			GENMASK(31, 0)
#define WLAPM_DBGLAT0					0x0000028c
	#define WLAPM_DBGLAT_DB0			GENMASK(31, 0)
#define WLAPM_DBGLAT1					0x00000290
	#define WLAPM_DBGLAT_DB1			GENMASK(31, 0)
#define WLAPM_DBGLAT2					0x00000294
	#define WLAPM_DBGLAT_DB2			GENMASK(31, 0)
#define WLAPM_DBGLAT3					0x00000298
	#define WLAPM_DBGLAT_DB3			GENMASK(31, 0)
#define WLAPM_DBGLAT4					0x0000029c
	#define WLAPM_DBGLAT_DB4			GENMASK(31, 0)
#define WLAPM_DBGLAT5					0x000002a0
	#define WLAPM_DBGLAT_DB5			GENMASK(31, 0)
#define WLAPM_DBGLAT6					0x000002a4
	#define WLAPM_DBGLAT_DB6			GENMASK(31, 0)
#define WLAPM_DBGLAT7					0x000002a8
	#define WLAPM_DBGLAT_DB7			GENMASK(31, 0)
#define WLAPM_DBGLAT8					0x000002ac
	#define WLAPM_DBGLAT_DB8			GENMASK(31, 0)
#define WLAPM_DBGLAT9					0x000002b0
	#define WLAPM_DBGLAT_DB9			GENMASK(31, 0)
#define WLAPM_DBGLAT10					0x000002b4
	#define WLAPM_DBGLAT_DB10			GENMASK(31, 0)
#define WLAPM_DBGLAT11					0x000002b8
	#define WLAPM_DBGLAT_DB11			GENMASK(31, 0)
#define WLAPM_DBGLAT12					0x000002bc
	#define WLAPM_DBGLAT_DB12			GENMASK(31, 0)
#define WLAPM_DBGLAT13					0x000002c0
	#define WLAPM_DBGLAT_DB13			GENMASK(31, 0)
#define WLAPM_DBGLAT14					0x000002c4
	#define WLAPM_DBGLAT_DB14			GENMASK(31, 0)
#define WLAPM_DBGLAT15					0x000002c8
	#define WLAPM_DBGLAT_DB15			GENMASK(31, 0)
#define WLAPM_DBGLAT16					0x000002cc
	#define WLAPM_DBGLAT_DB16			GENMASK(31, 0)
#define WLAPM_DBGLAT17					0x000002d0
	#define WLAPM_DBGLAT_DB17			GENMASK(31, 0)

#endif /*_MEMSYS_WLAPM_REG_H_*/
