<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_adc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_ll_adc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of ADC LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__ll__adc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga01cc14d802f06914ccced294553bda17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_REGOFFSET</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga01cc14d802f06914ccced294553bda17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea04b16cef03f8a7634b139cd51b0b5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_REGOFFSET</b>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="separator:gaea04b16cef03f8a7634b139cd51b0b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2a7be73e91fdb87daef0cd0e7a4481"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_REGOFFSET</b>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:ga0f2a7be73e91fdb87daef0cd0e7a4481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac199ede4ea0b9f7cff8880e8e789f37c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR4_REGOFFSET</b>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="separator:gac199ede4ea0b9f7cff8880e8e789f37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c2aac11b3172a7d985977f75cfcaa0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_SQRX_REGOFFSET_MASK</b>&#160;&#160;&#160;(ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)</td></tr>
<tr class="separator:ga43c2aac11b3172a7d985977f75cfcaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1785693410cad063c55c9724424d932"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_ID_SQRX_MASK</b>&#160;&#160;&#160;(ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</td></tr>
<tr class="separator:gab1785693410cad063c55c9724424d932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34304257eeb2a7008d0f86036ada4e4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_1_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;( 0U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>) */</td></tr>
<tr class="separator:ga34304257eeb2a7008d0f86036ada4e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67440041787af7058e81f7c993abad56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_2_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;( 5U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>) */</td></tr>
<tr class="separator:ga67440041787af7058e81f7c993abad56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23bf4373decaf650ad0566684002dc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_3_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(10U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>) */</td></tr>
<tr class="separator:gac23bf4373decaf650ad0566684002dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b012b5a08292c52c733a10992a64d6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_4_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(15U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>) */</td></tr>
<tr class="separator:ga6b012b5a08292c52c733a10992a64d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef32291a88c0d2739db703edaefe315b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_5_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(20U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>) */</td></tr>
<tr class="separator:gaef32291a88c0d2739db703edaefe315b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1039baab2aab2cd2529b9541f7a305ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_6_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(25U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>) */</td></tr>
<tr class="separator:ga1039baab2aab2cd2529b9541f7a305ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2aa2e0bac42e6cf25c517f69c3a53d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_7_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;( 0U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>) */</td></tr>
<tr class="separator:gafa2aa2e0bac42e6cf25c517f69c3a53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a749e342543ed11e97642a1da8a822"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_8_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;( 5U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>) */</td></tr>
<tr class="separator:ga00a749e342543ed11e97642a1da8a822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe46dc399b7bf2d2f214ec6d97c1d39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_9_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(10U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>) */</td></tr>
<tr class="separator:ga9fe46dc399b7bf2d2f214ec6d97c1d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73743ccaafea665fa329da5025211098"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_10_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(15U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>) */</td></tr>
<tr class="separator:ga73743ccaafea665fa329da5025211098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7136525d8f24aa52f9926db36ad9512"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_11_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(20U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>) */</td></tr>
<tr class="separator:gab7136525d8f24aa52f9926db36ad9512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2df23d0ad35e78ea4b14f174907bf76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_12_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(25U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>) */</td></tr>
<tr class="separator:gaa2df23d0ad35e78ea4b14f174907bf76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58671aa12ad672b68c1790321f5f4b54"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_13_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;( 0U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>) */</td></tr>
<tr class="separator:ga58671aa12ad672b68c1790321f5f4b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbb57c899d59d8ee98e5051946a6a1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_14_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;( 5U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>) */</td></tr>
<tr class="separator:ga3fbb57c899d59d8ee98e5051946a6a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c6fd4b90cf84b3dbdb9a9eba496086"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_15_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(10U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>) */</td></tr>
<tr class="separator:ga87c6fd4b90cf84b3dbdb9a9eba496086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b053677c1139814faa68db9aa06d875"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_RANK_16_SQRX_BITOFFSET_POS</b>&#160;&#160;&#160;(15U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>) */</td></tr>
<tr class="separator:ga5b053677c1139814faa68db9aa06d875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0c595e43b2ac98234c132792a25542"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR1_REGOFFSET</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1a0c595e43b2ac98234c132792a25542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1ac4de39c0ecab3c5dfe18258a034e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR2_REGOFFSET</b>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="separator:ga6d1ac4de39c0ecab3c5dfe18258a034e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911b5901d777c09114395eea968041fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR3_REGOFFSET</b>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:ga911b5901d777c09114395eea968041fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b57de648124d1e66e92def3ce8d0a40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR4_REGOFFSET</b>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="separator:ga0b57de648124d1e66e92def3ce8d0a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e4532ed57cd7a577f48ee337b24f1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JOFR1_REGOFFSET</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga32e4532ed57cd7a577f48ee337b24f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a5bd2a342556e38f6e3b31b155b338"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JOFR2_REGOFFSET</b>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ga96a5bd2a342556e38f6e3b31b155b338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce938d1d0a0d2fd38c7b6cb15aaeb24"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JOFR3_REGOFFSET</b>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:ga4ce938d1d0a0d2fd38c7b6cb15aaeb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ebd71d9eb5427b27c983e9f47bbffa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JOFR4_REGOFFSET</b>&#160;&#160;&#160;0x00003000U</td></tr>
<tr class="separator:ga51ebd71d9eb5427b27c983e9f47bbffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c8457e96a8ae8f458e807f7f4bbd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_INJ_JDRX_REGOFFSET_MASK</b>&#160;&#160;&#160;(ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)</td></tr>
<tr class="separator:ga9d17c8457e96a8ae8f458e807f7f4bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a9732af09a3b5e7e5365942f0ddfae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_INJ_JOFRX_REGOFFSET_MASK</b>&#160;&#160;&#160;(ADC_JOFR1_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_JOFR4_REGOFFSET)</td></tr>
<tr class="separator:ga91a9732af09a3b5e7e5365942f0ddfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2525f638ad74f562499f100e03ea6f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_INJ_RANK_ID_JSQR_MASK</b>&#160;&#160;&#160;(ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</td></tr>
<tr class="separator:gac2525f638ad74f562499f100e03ea6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b8c8f6125f13d7e08879d858abe9e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_TRIG_EXT_EDGE_DEFAULT</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</td></tr>
<tr class="separator:ga78b8c8f6125f13d7e08879d858abe9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8096999564e8c37c546fae9dcb75cd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___private___constants.html#ga8096999564e8c37c546fae9dcb75cd0d">ADC_REG_TRIG_SOURCE_MASK</a></td></tr>
<tr class="separator:ga8096999564e8c37c546fae9dcb75cd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c9991f1e3d5e5dba7a017e3b717daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___private___constants.html#gae3c9991f1e3d5e5dba7a017e3b717daf">ADC_REG_TRIG_EDGE_MASK</a></td></tr>
<tr class="separator:gae3c9991f1e3d5e5dba7a017e3b717daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd9a065631720a7f94624a863c80577"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_TRIG_EXTSEL_BITOFFSET_POS</b>&#160;&#160;&#160;(24U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>) */</td></tr>
<tr class="separator:ga3fd9a065631720a7f94624a863c80577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88aea699e1560119a21fa4784597f5c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REG_TRIG_EXTEN_BITOFFSET_POS</b>&#160;&#160;&#160;(28U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>) */</td></tr>
<tr class="separator:ga88aea699e1560119a21fa4784597f5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa594c82c0cdbb38a13db522866d03fdd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_INJ_TRIG_EXT_EDGE_DEFAULT</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</td></tr>
<tr class="separator:gaa594c82c0cdbb38a13db522866d03fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2269dc40856b05ad86a7be7996695eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___private___constants.html#ga2269dc40856b05ad86a7be7996695eeb">ADC_INJ_TRIG_SOURCE_MASK</a></td></tr>
<tr class="separator:ga2269dc40856b05ad86a7be7996695eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab112e05a4a0d6bbdba862a9e4bdbdbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___private___constants.html#gab112e05a4a0d6bbdba862a9e4bdbdbaa">ADC_INJ_TRIG_EDGE_MASK</a></td></tr>
<tr class="separator:gab112e05a4a0d6bbdba862a9e4bdbdbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70336e482714198d06f2222c9c931be2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS</b>&#160;&#160;&#160;(16U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>) */</td></tr>
<tr class="separator:ga70336e482714198d06f2222c9c931be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166c62d7ab982381c0993f51866e2bb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_INJ_TRIG_EXTEN_BITOFFSET_POS</b>&#160;&#160;&#160;(20U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>) */</td></tr>
<tr class="separator:ga166c62d7ab982381c0993f51866e2bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad355e392c28d1a838ffaac9492b1cd56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_ID_NUMBER_MASK</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>)</td></tr>
<tr class="separator:gad355e392c28d1a838ffaac9492b1cd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb2ea1732e012a3fdae0edc3c3b49cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS</b>&#160;&#160;&#160;( 0U)/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */</td></tr>
<tr class="separator:ga6cb2ea1732e012a3fdae0edc3c3b49cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027c9946ec12be31e2266ba45641977d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_ID_MASK</b>&#160;&#160;&#160;(ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</td></tr>
<tr class="separator:ga027c9946ec12be31e2266ba45641977d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9afcbdf198c32038f4f01d34513b88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0</b>&#160;&#160;&#160;0x0000001FU /* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */</td></tr>
<tr class="separator:ga7a9afcbdf198c32038f4f01d34513b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752ea909a83ab0e9e395c6b5cdad445a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_ID_INTERNAL_CH</b>&#160;&#160;&#160;0x80000000U   /* Marker of internal channel */</td></tr>
<tr class="separator:ga752ea909a83ab0e9e395c6b5cdad445a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8294477f0e825f0ae8f51cfdd02024f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_ID_INTERNAL_CH_2</b>&#160;&#160;&#160;0x40000000U   /* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */</td></tr>
<tr class="separator:gad8294477f0e825f0ae8f51cfdd02024f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f36d854757dcadfc577ef40e68aa7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT</b>&#160;&#160;&#160;0x10000000U  /* Dummy bit for driver internal usage, not used in ADC channel setting registers CR1 or SQRx */</td></tr>
<tr class="separator:gad7f36d854757dcadfc577ef40e68aa7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bccd97590f30395f4ad337515fc47cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_ID_INTERNAL_CH_MASK</b>&#160;&#160;&#160;(ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2 | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT)</td></tr>
<tr class="separator:ga9bccd97590f30395f4ad337515fc47cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4ff77fbb7c4809f5c8b8281b77cc62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_REGOFFSET</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga7f4ff77fbb7c4809f5c8b8281b77cc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcebde0c3932f6c1c8021396cc5c0169"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_REGOFFSET</b>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="separator:gafcebde0c3932f6c1c8021396cc5c0169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4b2d8788445cec07ff37cc48bb0bba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_SMPRX_REGOFFSET_MASK</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)</td></tr>
<tr class="separator:ga6e4b2d8788445cec07ff37cc48bb0bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e825743a4f14ef81fe7f9e2115f3d72"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_SMPx_BITOFFSET_MASK</b>&#160;&#160;&#160;0x01F00000U</td></tr>
<tr class="separator:ga9e825743a4f14ef81fe7f9e2115f3d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9120a2edca6e33090ba4c662c136bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_SMPx_BITOFFSET_POS</b>&#160;&#160;&#160;(20U)           /* Value equivalent to POSITION_VAL(ADC_CHANNEL_SMPx_BITOFFSET_MASK) */</td></tr>
<tr class="separator:gadc9120a2edca6e33090ba4c662c136bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7f68808c24cd4c996283f54ede495e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_0_NUMBER</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga7f7f68808c24cd4c996283f54ede495e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416a7419cc2029d6947cc62342701021"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_1_NUMBER</b>&#160;&#160;&#160;(                                                                        <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:ga416a7419cc2029d6947cc62342701021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9e355197986de342dbe8be263a0b8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_2_NUMBER</b>&#160;&#160;&#160;(                                                      <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>                  )</td></tr>
<tr class="separator:ga2f9e355197986de342dbe8be263a0b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dab295cb64317606f0dedba80e137a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_3_NUMBER</b>&#160;&#160;&#160;(                                                      <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:ga6dab295cb64317606f0dedba80e137a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f585b08c2bd27395aa55f8072e2e51b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_4_NUMBER</b>&#160;&#160;&#160;(                                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>                                    )</td></tr>
<tr class="separator:ga5f585b08c2bd27395aa55f8072e2e51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453e7d68f782551d125ed44cefbcc5a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_5_NUMBER</b>&#160;&#160;&#160;(                                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>                   | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:ga453e7d68f782551d125ed44cefbcc5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95090f5ed64ee255e680197f169e7cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_6_NUMBER</b>&#160;&#160;&#160;(                                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>                  )</td></tr>
<tr class="separator:gae95090f5ed64ee255e680197f169e7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b74e47885faadef34d4508f1208f86a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_7_NUMBER</b>&#160;&#160;&#160;(                                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:ga3b74e47885faadef34d4508f1208f86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e9b8a4e6613c5940a40ba4df93ab82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_8_NUMBER</b>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>                                                      )</td></tr>
<tr class="separator:ga98e9b8a4e6613c5940a40ba4df93ab82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907c3c2ca1185f31c23dd1869532cc7c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_9_NUMBER</b>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>                                     | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:ga907c3c2ca1185f31c23dd1869532cc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955a4aa9d8c5c14ee9b9c3a6ec904964"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_10_NUMBER</b>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>                   | <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>                  )</td></tr>
<tr class="separator:ga955a4aa9d8c5c14ee9b9c3a6ec904964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51534d9125bf1dffe294809a99d8850"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_11_NUMBER</b>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>                   | <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:gae51534d9125bf1dffe294809a99d8850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f589e89f5dee5ee8a418312bba97e77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_12_NUMBER</b>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>                                    )</td></tr>
<tr class="separator:ga4f589e89f5dee5ee8a418312bba97e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25c9d1b29350a86331034d24e17fd66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_13_NUMBER</b>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>                   | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:gab25c9d1b29350a86331034d24e17fd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fb461bfea242ed4da2de4a237c28dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_14_NUMBER</b>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>                  )</td></tr>
<tr class="separator:ga56fb461bfea242ed4da2de4a237c28dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e0e3fa4e392ac1586d40ce1510cbab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_15_NUMBER</b>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:gac9e0e3fa4e392ac1586d40ce1510cbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61921bead9ea46e4b394b3e1b10d89a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_16_NUMBER</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>                                                                        )</td></tr>
<tr class="separator:ga61921bead9ea46e4b394b3e1b10d89a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e6c7248e1188ac3e41bcbdba86bbe0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_17_NUMBER</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>                                                       | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>)</td></tr>
<tr class="separator:ga13e6c7248e1188ac3e41bcbdba86bbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3086011372fd134b5446a5fe4a299ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_18_NUMBER</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>                                     | <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>                  )</td></tr>
<tr class="separator:gad3086011372fd134b5446a5fe4a299ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7608a42364cc0163a6111006e54fe7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_0_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>) */</td></tr>
<tr class="separator:gaae7608a42364cc0163a6111006e54fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ec3466d993e346b5e03396eb3c0b77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_1_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>) */</td></tr>
<tr class="separator:ga48ec3466d993e346b5e03396eb3c0b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77807c85ae7a0607c871656307171aaa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_2_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>) */</td></tr>
<tr class="separator:ga77807c85ae7a0607c871656307171aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f6bcb6f28b1bf989e633f4caee2150"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_3_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>) */</td></tr>
<tr class="separator:ga52f6bcb6f28b1bf989e633f4caee2150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce8402f442f35f4714b4dad3a7bc557"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_4_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>) */</td></tr>
<tr class="separator:ga4ce8402f442f35f4714b4dad3a7bc557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847aa933140d77d41a36fbaf14de24a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_5_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>) */</td></tr>
<tr class="separator:ga847aa933140d77d41a36fbaf14de24a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba5a09c2da4140dac516f5fd1d507eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_6_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>) */</td></tr>
<tr class="separator:ga4ba5a09c2da4140dac516f5fd1d507eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6539420bd26ee98dfa0ed954b78f1581"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_7_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>) */</td></tr>
<tr class="separator:ga6539420bd26ee98dfa0ed954b78f1581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca84db7a4fa298fb247761b11e44f84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_8_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | ((24U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>) */</td></tr>
<tr class="separator:ga8ca84db7a4fa298fb247761b11e44f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a22cf35ff6a569589124a0ecf2575fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_9_SMP</b>&#160;&#160;&#160;(ADC_SMPR2_REGOFFSET | ((27U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>) */</td></tr>
<tr class="separator:ga9a22cf35ff6a569589124a0ecf2575fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317eef71108e2cacec632a7463baf326"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_10_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>) */</td></tr>
<tr class="separator:ga317eef71108e2cacec632a7463baf326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c22d76ab203bb07f914756d7d89850"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_11_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>) */</td></tr>
<tr class="separator:gae8c22d76ab203bb07f914756d7d89850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a404cd4e8a443385d7ca454daa6c03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_12_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>) */</td></tr>
<tr class="separator:gaf4a404cd4e8a443385d7ca454daa6c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f1dc381f4750d4aafa32e8bca13fd4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_13_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>) */</td></tr>
<tr class="separator:ga26f1dc381f4750d4aafa32e8bca13fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456cc93f4b542338cc26aa3e63092a35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_14_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>) */</td></tr>
<tr class="separator:ga456cc93f4b542338cc26aa3e63092a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3018901a8688c1de19af760d55756989"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_15_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>) */</td></tr>
<tr class="separator:ga3018901a8688c1de19af760d55756989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62ab873f1cd13d7b60f12250e583389"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_16_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>) */</td></tr>
<tr class="separator:gaa62ab873f1cd13d7b60f12250e583389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0581370f127c34207b5d736d870e635"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_17_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>) */</td></tr>
<tr class="separator:gac0581370f127c34207b5d736d870e635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4e22371981d4a4ff7a8660e984d70a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_18_SMP</b>&#160;&#160;&#160;(ADC_SMPR1_REGOFFSET | ((24U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</a>) */</td></tr>
<tr class="separator:gadb4e22371981d4a4ff7a8660e984d70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03a20d56e1237b93b66e674066f4d8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD_CR1_REGOFFSET</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad03a20d56e1237b93b66e674066f4d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61c3e4d90ff8fe57be61c66d819a7a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD_CRX_REGOFFSET_MASK</b>&#160;&#160;&#160;(ADC_AWD_CR1_REGOFFSET)</td></tr>
<tr class="separator:gaa61c3e4d90ff8fe57be61c66d819a7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72657e486b617af922fe2c8af5a40cd5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD_CR1_CHANNEL_MASK</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga72657e486b617af922fe2c8af5a40cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41f4301331466265aba03acdc27109b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD_CR_ALL_CHANNEL_MASK</b>&#160;&#160;&#160;(ADC_AWD_CR1_CHANNEL_MASK)</td></tr>
<tr class="separator:gab41f4301331466265aba03acdc27109b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121e6114d32c7e975f189b4e24ac17f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD_TR1_HIGH_REGOFFSET</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga121e6114d32c7e975f189b4e24ac17f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8f497d0fb4c1e4aebd464edc75e0c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD_TR1_LOW_REGOFFSET</b>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga0f8f497d0fb4c1e4aebd464edc75e0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff06cef349c01f7b024a78b7af3c09a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_AWD_TRX_REGOFFSET_MASK</b>&#160;&#160;&#160;(ADC_AWD_TR1_HIGH_REGOFFSET | ADC_AWD_TR1_LOW_REGOFFSET)</td></tr>
<tr class="separator:ga7ff06cef349c01f7b024a78b7af3c09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad29b66d8a515df25441025f036d3d49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_RES_BITOFFSET_POS</b>&#160;&#160;&#160;(24U) /* Value equivalent to POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>) */</td></tr>
<tr class="separator:gaad29b66d8a515df25441025f036d3d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7219604181220314a65ed4b3925b107"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR_HT_BITOFFSET_POS</b>&#160;&#160;&#160;(16U) /* Value equivalent to POSITION_VAL(ADC_TR_HT) */</td></tr>
<tr class="separator:gac7219604181220314a65ed4b3925b107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614f3509aaa4e06a22e3e2be908c6811"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VREFINT_CAL_ADDR</b>&#160;&#160;&#160;((uint16_t*) (0x1FFF7A2AU)) /* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</td></tr>
<tr class="separator:ga614f3509aaa4e06a22e3e2be908c6811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170bc152311996c8b4bc8d04ed911857"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VREFINT_CAL_VREF</b>&#160;&#160;&#160;( 3300U)                    /* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */</td></tr>
<tr class="separator:ga170bc152311996c8b4bc8d04ed911857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7addc2a727c3502a2127d9c044b651a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEMPSENSOR_CAL1_ADDR</b>&#160;&#160;&#160;((uint16_t*) (0x1FFF7A2CU)) /* Internal temperature sensor, address of parameter TS_CAL1: On <a class="el" href="group___library__configuration__section.html#ga84d985cb5667176091597f71ffdb9307">STM32F4</a>, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</td></tr>
<tr class="separator:ga7addc2a727c3502a2127d9c044b651a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ee04d8423d94686a067f58903ac0e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEMPSENSOR_CAL2_ADDR</b>&#160;&#160;&#160;((uint16_t*) (0x1FFF7A2EU)) /* Internal temperature sensor, address of parameter TS_CAL2: On <a class="el" href="group___library__configuration__section.html#ga84d985cb5667176091597f71ffdb9307">STM32F4</a>, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</td></tr>
<tr class="separator:gac6ee04d8423d94686a067f58903ac0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc00772045d28bc5a7e3882b426a44c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEMPSENSOR_CAL1_TEMP</b>&#160;&#160;&#160;(( int32_t)   30)           /* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */</td></tr>
<tr class="separator:gafc00772045d28bc5a7e3882b426a44c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf953b408b9e76b73b53896a46b0c19ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEMPSENSOR_CAL2_TEMP</b>&#160;&#160;&#160;(( int32_t)  110)           /* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */</td></tr>
<tr class="separator:gaf953b408b9e76b73b53896a46b0c19ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab486eea039748518affeba00a1774b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TEMPSENSOR_CAL_VREFANALOG</b>&#160;&#160;&#160;( 3300U)                    /* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-10 mV) (unit: mV). */</td></tr>
<tr class="separator:gaab486eea039748518affeba00a1774b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5d5415763bfc60855a25a089248fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___private___macros.html#ga3e5d5415763bfc60855a25a089248fbd">__ADC_MASK_SHIFT</a>(__BITS__,  __MASK__)&#160;&#160;&#160;  (((__BITS__) &amp; (__MASK__)) &gt;&gt; POSITION_VAL((__MASK__)))</td></tr>
<tr class="memdesc:ga3e5d5415763bfc60855a25a089248fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver macro reserved for internal use: isolate bits with the selected mask and shift them to the register LSB (shift mask on register position bit 0).  <a href="group___a_d_c___l_l___private___macros.html#ga3e5d5415763bfc60855a25a089248fbd">More...</a><br /></td></tr>
<tr class="separator:ga3e5d5415763bfc60855a25a089248fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592d1b4673f3094d03f3fe01848cea41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___private___macros.html#ga592d1b4673f3094d03f3fe01848cea41">__ADC_PTR_REG_OFFSET</a>(__REG__,  __REG_OFFFSET__)&#160;&#160;&#160; ((uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2U))))</td></tr>
<tr class="memdesc:ga592d1b4673f3094d03f3fe01848cea41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver macro reserved for internal use: set a pointer to a register from a register basis from which an offset is applied.  <a href="group___a_d_c___l_l___private___macros.html#ga592d1b4673f3094d03f3fe01848cea41">More...</a><br /></td></tr>
<tr class="separator:ga592d1b4673f3094d03f3fe01848cea41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da5d7360f982275d863debfe41b043b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___f_l_a_g.html#ga7da5d7360f982275d863debfe41b043b">LL_ADC_FLAG_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a></td></tr>
<tr class="separator:ga7da5d7360f982275d863debfe41b043b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad241fe8d1a82bb3686cb2c67b9f02946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___f_l_a_g.html#gad241fe8d1a82bb3686cb2c67b9f02946">LL_ADC_FLAG_EOCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a></td></tr>
<tr class="separator:gad241fe8d1a82bb3686cb2c67b9f02946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f28e20ce6ab736558926c5982a5fbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___f_l_a_g.html#ga4f28e20ce6ab736558926c5982a5fbe1">LL_ADC_FLAG_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a></td></tr>
<tr class="separator:ga4f28e20ce6ab736558926c5982a5fbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf22b393f63d98d2dc918606ee93b8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___f_l_a_g.html#gaaf22b393f63d98d2dc918606ee93b8e6">LL_ADC_FLAG_JSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a></td></tr>
<tr class="separator:gaaf22b393f63d98d2dc918606ee93b8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2554751824e0d4697fbaaf650d3daa59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___f_l_a_g.html#ga2554751824e0d4697fbaaf650d3daa59">LL_ADC_FLAG_JEOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a></td></tr>
<tr class="separator:ga2554751824e0d4697fbaaf650d3daa59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7440f3b658b2628e340655b099f868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___f_l_a_g.html#gacb7440f3b658b2628e340655b099f868">LL_ADC_FLAG_AWD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a></td></tr>
<tr class="separator:gacb7440f3b658b2628e340655b099f868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a3d4334eaa35262746d0cf62e1301d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_t.html#ga86a3d4334eaa35262746d0cf62e1301d">LL_ADC_IT_EOCS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a></td></tr>
<tr class="separator:ga86a3d4334eaa35262746d0cf62e1301d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13fa5fbac186c9b28a93fd8669763d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_t.html#ga13fa5fbac186c9b28a93fd8669763d36">LL_ADC_IT_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a></td></tr>
<tr class="separator:ga13fa5fbac186c9b28a93fd8669763d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a6abf6265a0a42b09a145d8b4fb1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_t.html#ga42a6abf6265a0a42b09a145d8b4fb1d3">LL_ADC_IT_JEOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a></td></tr>
<tr class="separator:ga42a6abf6265a0a42b09a145d8b4fb1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6985de0e857ab671d9354b2450a9c9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_t.html#ga6985de0e857ab671d9354b2450a9c9f4">LL_ADC_IT_AWD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a></td></tr>
<tr class="separator:ga6985de0e857ab671d9354b2450a9c9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6865719ded4c442347a9f47e28ae911"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LL_ADC_DMA_REG_REGULAR_DATA</b>&#160;&#160;&#160;0x00000000U   /* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref <a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga2f21f66472d5b8f5a280d5d91169b38e">LL_ADC_REG_ReadConversionData32</a>() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</td></tr>
<tr class="separator:gae6865719ded4c442347a9f47e28ae911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7472b001f41750d1b0e3d519a84832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga9c7472b001f41750d1b0e3d519a84832">LL_ADC_CLOCK_SYNC_PCLK_DIV2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9c7472b001f41750d1b0e3d519a84832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d33ac3b72931cf49643480cc9c154df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga4d33ac3b72931cf49643480cc9c154df">LL_ADC_CLOCK_SYNC_PCLK_DIV4</a>&#160;&#160;&#160;(                   <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>)</td></tr>
<tr class="separator:ga4d33ac3b72931cf49643480cc9c154df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdeb7d934a7bd5e839a5ae114a41e6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#gacdeb7d934a7bd5e839a5ae114a41e6a9">LL_ADC_CLOCK_SYNC_PCLK_DIV6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a>                   )</td></tr>
<tr class="separator:gacdeb7d934a7bd5e839a5ae114a41e6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b14b5ff465ed0cfbd1f1e0bb7df3dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e.html#ga5b14b5ff465ed0cfbd1f1e0bb7df3dea">LL_ADC_CLOCK_SYNC_PCLK_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>)</td></tr>
<tr class="separator:ga5b14b5ff465ed0cfbd1f1e0bb7df3dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d97a2ae42f522e1ad16895fa588761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_o_m_m_o_n___p_a_t_h___i_n_t_e_r_n_a_l.html#gaf3d97a2ae42f522e1ad16895fa588761">LL_ADC_PATH_INTERNAL_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf3d97a2ae42f522e1ad16895fa588761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef036fa2471d5626da1fae923527481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_o_m_m_o_n___p_a_t_h___i_n_t_e_r_n_a_l.html#gadef036fa2471d5626da1fae923527481">LL_ADC_PATH_INTERNAL_VREFINT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>)</td></tr>
<tr class="separator:gadef036fa2471d5626da1fae923527481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cf8184b162d63b31777791e9a26c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_o_m_m_o_n___p_a_t_h___i_n_t_e_r_n_a_l.html#ga68cf8184b162d63b31777791e9a26c6f">LL_ADC_PATH_INTERNAL_TEMPSENSOR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>)</td></tr>
<tr class="separator:ga68cf8184b162d63b31777791e9a26c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe29160c8e58c5a105c7ea7678b7446d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_o_m_m_o_n___p_a_t_h___i_n_t_e_r_n_a_l.html#gabe29160c8e58c5a105c7ea7678b7446d">LL_ADC_PATH_INTERNAL_VBAT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</a>)</td></tr>
<tr class="separator:gabe29160c8e58c5a105c7ea7678b7446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51db34f993f02ce3ae25e70488ddb106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_s_o_l_u_t_i_o_n.html#ga51db34f993f02ce3ae25e70488ddb106">LL_ADC_RESOLUTION_12B</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga51db34f993f02ce3ae25e70488ddb106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd63be71a8491a4ba67c809f15e594ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_s_o_l_u_t_i_o_n.html#gacd63be71a8491a4ba67c809f15e594ef">LL_ADC_RESOLUTION_10B</a>&#160;&#160;&#160;(                <a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>)</td></tr>
<tr class="separator:gacd63be71a8491a4ba67c809f15e594ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4466dfcc3f5c42efe120adb7649fc6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_s_o_l_u_t_i_o_n.html#ga4466dfcc3f5c42efe120adb7649fc6cf">LL_ADC_RESOLUTION_8B</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a>                )</td></tr>
<tr class="separator:ga4466dfcc3f5c42efe120adb7649fc6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e802795150b227f86ec0421d4fb1a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_s_o_l_u_t_i_o_n.html#ga2e802795150b227f86ec0421d4fb1a0d">LL_ADC_RESOLUTION_6B</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>)</td></tr>
<tr class="separator:ga2e802795150b227f86ec0421d4fb1a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb1015a409e372bc898cbfebb7b9e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___d_a_t_a___a_l_i_g_n.html#ga6bb1015a409e372bc898cbfebb7b9e73">LL_ADC_DATA_ALIGN_RIGHT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6bb1015a409e372bc898cbfebb7b9e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5b3177fc109600e455812866a65528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___d_a_t_a___a_l_i_g_n.html#ga4d5b3177fc109600e455812866a65528">LL_ADC_DATA_ALIGN_LEFT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>)</td></tr>
<tr class="separator:ga4d5b3177fc109600e455812866a65528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e410759c8fcbdebf7f0d4d10b6bf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___s_c_a_n___s_e_l_e_c_t_i_o_n.html#ga19e410759c8fcbdebf7f0d4d10b6bf4e">LL_ADC_SEQ_SCAN_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga19e410759c8fcbdebf7f0d4d10b6bf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80fd835218759eb4252628f9af01dd1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___s_c_a_n___s_e_l_e_c_t_i_o_n.html#ga80fd835218759eb4252628f9af01dd1d">LL_ADC_SEQ_SCAN_ENABLE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>)</td></tr>
<tr class="separator:ga80fd835218759eb4252628f9af01dd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39dfacf14bd1d1178b7cafa69d24d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___g_r_o_u_p_s.html#gaf39dfacf14bd1d1178b7cafa69d24d1d">LL_ADC_GROUP_REGULAR</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gaf39dfacf14bd1d1178b7cafa69d24d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3017ea04c39c6599957d5b82f04077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___g_r_o_u_p_s.html#gade3017ea04c39c6599957d5b82f04077">LL_ADC_GROUP_INJECTED</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gade3017ea04c39c6599957d5b82f04077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf73c1c1a335928ca4ff87d3401b09ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___g_r_o_u_p_s.html#gadf73c1c1a335928ca4ff87d3401b09ab">LL_ADC_GROUP_REGULAR_INJECTED</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="separator:gadf73c1c1a335928ca4ff87d3401b09ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ab7da5776ec034ad969fb6bdb23144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga65ab7da5776ec034ad969fb6bdb23144">LL_ADC_CHANNEL_0</a>&#160;&#160;&#160;(ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP)</td></tr>
<tr class="separator:ga65ab7da5776ec034ad969fb6bdb23144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810add73c60874916547b5d8cde1970f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga810add73c60874916547b5d8cde1970f">LL_ADC_CHANNEL_1</a>&#160;&#160;&#160;(ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP)</td></tr>
<tr class="separator:ga810add73c60874916547b5d8cde1970f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee2200298b004e8908c83d26dabbce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gadee2200298b004e8908c83d26dabbce5">LL_ADC_CHANNEL_2</a>&#160;&#160;&#160;(ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP)</td></tr>
<tr class="separator:gadee2200298b004e8908c83d26dabbce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49456a49014e2ab6fb8da3ac718d21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gad49456a49014e2ab6fb8da3ac718d21f">LL_ADC_CHANNEL_3</a>&#160;&#160;&#160;(ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP)</td></tr>
<tr class="separator:gad49456a49014e2ab6fb8da3ac718d21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06dec8046aed75d352d8541e64e7b3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga06dec8046aed75d352d8541e64e7b3da">LL_ADC_CHANNEL_4</a>&#160;&#160;&#160;(ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP)</td></tr>
<tr class="separator:ga06dec8046aed75d352d8541e64e7b3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed34ad28fea75c6baaaba3e2c7a71c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaed34ad28fea75c6baaaba3e2c7a71c8b">LL_ADC_CHANNEL_5</a>&#160;&#160;&#160;(ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP)</td></tr>
<tr class="separator:gaed34ad28fea75c6baaaba3e2c7a71c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f460233be3024d07bad405c3c835d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga4f460233be3024d07bad405c3c835d22">LL_ADC_CHANNEL_6</a>&#160;&#160;&#160;(ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP)</td></tr>
<tr class="separator:ga4f460233be3024d07bad405c3c835d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c5065aeb7f1b18f7f3957d19ce1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gac4c5065aeb7f1b18f7f3957d19ce1901">LL_ADC_CHANNEL_7</a>&#160;&#160;&#160;(ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP)</td></tr>
<tr class="separator:gac4c5065aeb7f1b18f7f3957d19ce1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0095223cfdf58479d1ffef2e811a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaa0095223cfdf58479d1ffef2e811a26b">LL_ADC_CHANNEL_8</a>&#160;&#160;&#160;(ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP)</td></tr>
<tr class="separator:gaa0095223cfdf58479d1ffef2e811a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0322ab63547820a4e8c43d007a1e86d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga0322ab63547820a4e8c43d007a1e86d9">LL_ADC_CHANNEL_9</a>&#160;&#160;&#160;(ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP)</td></tr>
<tr class="separator:ga0322ab63547820a4e8c43d007a1e86d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6">LL_ADC_CHANNEL_10</a>&#160;&#160;&#160;(ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP)</td></tr>
<tr class="separator:ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2c990bf0e1af4b1a827bb7ecec5a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga7d2c990bf0e1af4b1a827bb7ecec5a44">LL_ADC_CHANNEL_11</a>&#160;&#160;&#160;(ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP)</td></tr>
<tr class="separator:ga7d2c990bf0e1af4b1a827bb7ecec5a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0707b9e85eb0d9981c290cfb7959abfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga0707b9e85eb0d9981c290cfb7959abfa">LL_ADC_CHANNEL_12</a>&#160;&#160;&#160;(ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP)</td></tr>
<tr class="separator:ga0707b9e85eb0d9981c290cfb7959abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8ee39580bad4a5c6ba486935e58cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gace8ee39580bad4a5c6ba486935e58cbb">LL_ADC_CHANNEL_13</a>&#160;&#160;&#160;(ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP)</td></tr>
<tr class="separator:gace8ee39580bad4a5c6ba486935e58cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad10ae7be97d4ce2b144ffd53cd3774b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaad10ae7be97d4ce2b144ffd53cd3774b">LL_ADC_CHANNEL_14</a>&#160;&#160;&#160;(ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP)</td></tr>
<tr class="separator:gaad10ae7be97d4ce2b144ffd53cd3774b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a5a4a134ece82d297e2ca65b09ddb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga71a5a4a134ece82d297e2ca65b09ddb8">LL_ADC_CHANNEL_15</a>&#160;&#160;&#160;(ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP)</td></tr>
<tr class="separator:ga71a5a4a134ece82d297e2ca65b09ddb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a94655da139c7bd8b65103f71a8d819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga2a94655da139c7bd8b65103f71a8d819">LL_ADC_CHANNEL_16</a>&#160;&#160;&#160;(ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP)</td></tr>
<tr class="separator:ga2a94655da139c7bd8b65103f71a8d819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58724577e3f5127259f5d11493b2fbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga58724577e3f5127259f5d11493b2fbfc">LL_ADC_CHANNEL_17</a>&#160;&#160;&#160;(ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP)</td></tr>
<tr class="separator:ga58724577e3f5127259f5d11493b2fbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53785fd942547c3fcf6d358e2aba374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gab53785fd942547c3fcf6d358e2aba374">LL_ADC_CHANNEL_18</a>&#160;&#160;&#160;(ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP)</td></tr>
<tr class="separator:gab53785fd942547c3fcf6d358e2aba374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bdc1ff0e256ee31a4cadf7e5989250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga46bdc1ff0e256ee31a4cadf7e5989250">LL_ADC_CHANNEL_VREFINT</a>&#160;&#160;&#160;(<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga58724577e3f5127259f5d11493b2fbfc">LL_ADC_CHANNEL_17</a> | ADC_CHANNEL_ID_INTERNAL_CH)</td></tr>
<tr class="separator:ga46bdc1ff0e256ee31a4cadf7e5989250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb898029d7bd25016ec100065ecb042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaeb898029d7bd25016ec100065ecb042f">LL_ADC_CHANNEL_VBAT</a>&#160;&#160;&#160;(<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gab53785fd942547c3fcf6d358e2aba374">LL_ADC_CHANNEL_18</a> | ADC_CHANNEL_ID_INTERNAL_CH)</td></tr>
<tr class="separator:gaeb898029d7bd25016ec100065ecb042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc04965dbb0191c8d1e326b377c745a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gafcc04965dbb0191c8d1e326b377c745a">LL_ADC_CHANNEL_TEMPSENSOR</a>&#160;&#160;&#160;(<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga2a94655da139c7bd8b65103f71a8d819">LL_ADC_CHANNEL_16</a> | ADC_CHANNEL_ID_INTERNAL_CH)</td></tr>
<tr class="separator:gafcc04965dbb0191c8d1e326b377c745a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a8a5a2d996f1cbff6c5bddf2b3a3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga90a8a5a2d996f1cbff6c5bddf2b3a3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338ecdbaff3e144bf9f92b3323198ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga338ecdbaff3e144bf9f92b3323198ef1">LL_ADC_REG_TRIG_EXT_TIM1_CH1</a>&#160;&#160;&#160;(ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga338ecdbaff3e144bf9f92b3323198ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78425449f98de2bd378cbb4055328d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gac78425449f98de2bd378cbb4055328d4">LL_ADC_REG_TRIG_EXT_TIM1_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gac78425449f98de2bd378cbb4055328d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f60bb8af5f9c47678e785e3a2a96f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga3f60bb8af5f9c47678e785e3a2a96f2c">LL_ADC_REG_TRIG_EXT_TIM1_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga3f60bb8af5f9c47678e785e3a2a96f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd96b28f1f907767c2f6409905fb158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga0cd96b28f1f907767c2f6409905fb158">LL_ADC_REG_TRIG_EXT_TIM2_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga0cd96b28f1f907767c2f6409905fb158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfcd22bd5e095e3fe14c320100f0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga71bfcd22bd5e095e3fe14c320100f0e8">LL_ADC_REG_TRIG_EXT_TIM2_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga71bfcd22bd5e095e3fe14c320100f0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f9664cea7f84e7d90bae72857396f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga09f9664cea7f84e7d90bae72857396f1">LL_ADC_REG_TRIG_EXT_TIM2_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga09f9664cea7f84e7d90bae72857396f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bf89d5f1db8f584475996017259d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga46bf89d5f1db8f584475996017259d48">LL_ADC_REG_TRIG_EXT_TIM2_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga46bf89d5f1db8f584475996017259d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f0605f98e94f2410c66a9af10b86fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga08f0605f98e94f2410c66a9af10b86fd">LL_ADC_REG_TRIG_EXT_TIM3_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga08f0605f98e94f2410c66a9af10b86fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514aa3dcb9eebf7b6762d1fdcafc7c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga514aa3dcb9eebf7b6762d1fdcafc7c57">LL_ADC_REG_TRIG_EXT_TIM3_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga514aa3dcb9eebf7b6762d1fdcafc7c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441f7667ba7d76593058b101006148d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga441f7667ba7d76593058b101006148d9">LL_ADC_REG_TRIG_EXT_TIM4_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga441f7667ba7d76593058b101006148d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4e0ad1a5f96a1feaaa85bd1535b678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gadf4e0ad1a5f96a1feaaa85bd1535b678">LL_ADC_REG_TRIG_EXT_TIM5_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gadf4e0ad1a5f96a1feaaa85bd1535b678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9fa0d7703c01c86a95ab96f4b06c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga3c9fa0d7703c01c86a95ab96f4b06c31">LL_ADC_REG_TRIG_EXT_TIM5_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga3c9fa0d7703c01c86a95ab96f4b06c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3153387adb7094704bb936424985a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gac3153387adb7094704bb936424985a7c">LL_ADC_REG_TRIG_EXT_TIM5_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gac3153387adb7094704bb936424985a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cbba0354b9c4aded6183412f295009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gab1cbba0354b9c4aded6183412f295009">LL_ADC_REG_TRIG_EXT_TIM8_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gab1cbba0354b9c4aded6183412f295009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a085e349b1ae316be6b3eff5f5dffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga11a085e349b1ae316be6b3eff5f5dffa">LL_ADC_REG_TRIG_EXT_TIM8_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga11a085e349b1ae316be6b3eff5f5dffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c34cd6a13e26b44f01937abad442a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga67c34cd6a13e26b44f01937abad442a6">LL_ADC_REG_TRIG_EXT_EXTI_LINE11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga67c34cd6a13e26b44f01937abad442a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897b5c599c19bbe54014e5e61cc637ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___e_d_g_e.html#ga897b5c599c19bbe54014e5e61cc637ce">LL_ADC_REG_TRIG_EXT_RISING</a>&#160;&#160;&#160;(                  <a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>)</td></tr>
<tr class="separator:ga897b5c599c19bbe54014e5e61cc637ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d2489eff4f98df5a5eed0e6f678abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___e_d_g_e.html#ga48d2489eff4f98df5a5eed0e6f678abb">LL_ADC_REG_TRIG_EXT_FALLING</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a>                  )</td></tr>
<tr class="separator:ga48d2489eff4f98df5a5eed0e6f678abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695327882e90f79970f68df52f181c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___e_d_g_e.html#ga695327882e90f79970f68df52f181c43">LL_ADC_REG_TRIG_EXT_RISINGFALLING</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>)</td></tr>
<tr class="separator:ga695327882e90f79970f68df52f181c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e47576fcc0329cd8059910d98d96d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___c_o_n_t_i_n_u_o_u_s___m_o_d_e.html#ga4e47576fcc0329cd8059910d98d96d06">LL_ADC_REG_CONV_SINGLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4e47576fcc0329cd8059910d98d96d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2556d2b18ef7a501f177d8bb73e96236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___c_o_n_t_i_n_u_o_u_s___m_o_d_e.html#ga2556d2b18ef7a501f177d8bb73e96236">LL_ADC_REG_CONV_CONTINUOUS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>)</td></tr>
<tr class="separator:ga2556d2b18ef7a501f177d8bb73e96236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d5dbb354d4159e0b60504afb8185df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___d_m_a___t_r_a_n_s_f_e_r.html#gaf1d5dbb354d4159e0b60504afb8185df">LL_ADC_REG_DMA_TRANSFER_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf1d5dbb354d4159e0b60504afb8185df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f00f784d608820941a76272fc774b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___d_m_a___t_r_a_n_s_f_e_r.html#ga11f00f784d608820941a76272fc774b7">LL_ADC_REG_DMA_TRANSFER_LIMITED</a>&#160;&#160;&#160;(              <a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>)</td></tr>
<tr class="separator:ga11f00f784d608820941a76272fc774b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb4b0407224c29e1733184675281124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___d_m_a___t_r_a_n_s_f_e_r.html#gaebb4b0407224c29e1733184675281124">LL_ADC_REG_DMA_TRANSFER_UNLIMITED</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>)</td></tr>
<tr class="separator:gaebb4b0407224c29e1733184675281124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e6a257eb3b1817a38f6231543eba36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___f_l_a_g___e_o_c___s_e_l_e_c_t_i_o_n.html#gab8e6a257eb3b1817a38f6231543eba36">LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab8e6a257eb3b1817a38f6231543eba36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb620ddc789dd76d2425657927fa92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___f_l_a_g___e_o_c___s_e_l_e_c_t_i_o_n.html#gacbb620ddc789dd76d2425657927fa92a">LL_ADC_REG_FLAG_EOC_UNITARY_CONV</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>)</td></tr>
<tr class="separator:gacbb620ddc789dd76d2425657927fa92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7652f545e01619eeb6c6266abad125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2a7652f545e01619eeb6c6266abad125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9aa6483504ce412fef84e3cf2dd586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gaba9aa6483504ce412fef84e3cf2dd586">LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</a>&#160;&#160;&#160;(                                             <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:gaba9aa6483504ce412fef84e3cf2dd586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d83439cf87943b96824bf87edd1d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gae7d83439cf87943b96824bf87edd1d85">LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</a>&#160;&#160;&#160;(                              <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td></tr>
<tr class="separator:gae7d83439cf87943b96824bf87edd1d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bcb62cdd2acbca096e05256d957fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga73bcb62cdd2acbca096e05256d957fcc">LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</a>&#160;&#160;&#160;(                              <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:ga73bcb62cdd2acbca096e05256d957fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be51256dbbf26cc7f9bf5cba735f8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga0be51256dbbf26cc7f9bf5cba735f8b4">LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</a>&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                              )</td></tr>
<tr class="separator:ga0be51256dbbf26cc7f9bf5cba735f8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cfed1e9a3868eaf5d526db60fd2b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gae9cfed1e9a3868eaf5d526db60fd2b6d">LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</a>&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:gae9cfed1e9a3868eaf5d526db60fd2b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9618f7be22a0f9d5a0d37d10deb0ed8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga9618f7be22a0f9d5a0d37d10deb0ed8d">LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</a>&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td></tr>
<tr class="separator:ga9618f7be22a0f9d5a0d37d10deb0ed8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50dd937cf25333fa2d8d36390cde22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gab50dd937cf25333fa2d8d36390cde22f">LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</a>&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:gab50dd937cf25333fa2d8d36390cde22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7952a369ebb0715cccb6f71c7fe1591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga7952a369ebb0715cccb6f71c7fe1591b">LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                                             )</td></tr>
<tr class="separator:ga7952a369ebb0715cccb6f71c7fe1591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d84b01feda8dfcb30bacc2d5f07d1a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga4d84b01feda8dfcb30bacc2d5f07d1a3">LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                               | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:ga4d84b01feda8dfcb30bacc2d5f07d1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b111a3b05cbd4e2f75e8e8e07c630c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gab6b111a3b05cbd4e2f75e8e8e07c630c">LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td></tr>
<tr class="separator:gab6b111a3b05cbd4e2f75e8e8e07c630c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94627326da9dd0af8d799da3b91b086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gaa94627326da9dd0af8d799da3b91b086">LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:gaa94627326da9dd0af8d799da3b91b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8947b8c34fc3d4818051c04e83ba8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga7b8947b8c34fc3d4818051c04e83ba8b">LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                              )</td></tr>
<tr class="separator:ga7b8947b8c34fc3d4818051c04e83ba8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013964c54fbd3c7cd3c92c72c4037690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga013964c54fbd3c7cd3c92c72c4037690">LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:ga013964c54fbd3c7cd3c92c72c4037690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c034633c54f908a8ecc682d46e1081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gab9c034633c54f908a8ecc682d46e1081">LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td></tr>
<tr class="separator:gab9c034633c54f908a8ecc682d46e1081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7185ebf4324a9d1a7e5e0ac194424494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga7185ebf4324a9d1a7e5e0ac194424494">LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:ga7185ebf4324a9d1a7e5e0ac194424494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d8e2af4bdd5751042ac8687007f9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac9d8e2af4bdd5751042ac8687007f9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95964658c7cf4e1751191e6b55c19e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gae95964658c7cf4e1751191e6b55c19e6">LL_ADC_REG_SEQ_DISCONT_1RANK</a>&#160;&#160;&#160;(                                                            <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:gae95964658c7cf4e1751191e6b55c19e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df9670806918ac573f46d6a545dfbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga0df9670806918ac573f46d6a545dfbaa">LL_ADC_REG_SEQ_DISCONT_2RANKS</a>&#160;&#160;&#160;(                                        <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:ga0df9670806918ac573f46d6a545dfbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d8d04c2d9c9f2f970369a0e471a5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga94d8d04c2d9c9f2f970369a0e471a5b4">LL_ADC_REG_SEQ_DISCONT_3RANKS</a>&#160;&#160;&#160;(                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:ga94d8d04c2d9c9f2f970369a0e471a5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1e4075245d26ab3c2560b480339334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga2c1e4075245d26ab3c2560b480339334">LL_ADC_REG_SEQ_DISCONT_4RANKS</a>&#160;&#160;&#160;(                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:ga2c1e4075245d26ab3c2560b480339334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4893fb7d8aaa402982aa17dbb13f4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gae4893fb7d8aaa402982aa17dbb13f4f0">LL_ADC_REG_SEQ_DISCONT_5RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>                                         | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:gae4893fb7d8aaa402982aa17dbb13f4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57247acf7e195810b9dc682626acf317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga57247acf7e195810b9dc682626acf317">LL_ADC_REG_SEQ_DISCONT_6RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:ga57247acf7e195810b9dc682626acf317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8557000a6791bfa5409249cc63f8a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gaf8557000a6791bfa5409249cc63f8a20">LL_ADC_REG_SEQ_DISCONT_7RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:gaf8557000a6791bfa5409249cc63f8a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada253f7e342eb5ced2cc20b8271bd699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gada253f7e342eb5ced2cc20b8271bd699">LL_ADC_REG_SEQ_DISCONT_8RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:gada253f7e342eb5ced2cc20b8271bd699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd844c8d1ea5401d7fd496c7e658cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gaedd844c8d1ea5401d7fd496c7e658cb0">LL_ADC_REG_RANK_1</a>&#160;&#160;&#160;(ADC_SQR3_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:gaedd844c8d1ea5401d7fd496c7e658cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2e243bc7bb004ebbf37ea61e068198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga2a2e243bc7bb004ebbf37ea61e068198">LL_ADC_REG_RANK_2</a>&#160;&#160;&#160;(ADC_SQR3_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga2a2e243bc7bb004ebbf37ea61e068198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239a6e1946db00d0f8106441d328487c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga239a6e1946db00d0f8106441d328487c">LL_ADC_REG_RANK_3</a>&#160;&#160;&#160;(ADC_SQR3_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga239a6e1946db00d0f8106441d328487c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf702cfb0fd8aa62bc866910db904192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gacf702cfb0fd8aa62bc866910db904192">LL_ADC_REG_RANK_4</a>&#160;&#160;&#160;(ADC_SQR3_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:gacf702cfb0fd8aa62bc866910db904192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c65e652c7815ef5a1c21c2ea81e99a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga0c65e652c7815ef5a1c21c2ea81e99a4">LL_ADC_REG_RANK_5</a>&#160;&#160;&#160;(ADC_SQR3_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga0c65e652c7815ef5a1c21c2ea81e99a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be6af93286e32cd24610f2693ca6c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga1be6af93286e32cd24610f2693ca6c77">LL_ADC_REG_RANK_6</a>&#160;&#160;&#160;(ADC_SQR3_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga1be6af93286e32cd24610f2693ca6c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7a46b7917da8147fe9e5ac2694c9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga2f7a46b7917da8147fe9e5ac2694c9e7">LL_ADC_REG_RANK_7</a>&#160;&#160;&#160;(ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga2f7a46b7917da8147fe9e5ac2694c9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6f3c97ecc71bb512e818521551c203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gade6f3c97ecc71bb512e818521551c203">LL_ADC_REG_RANK_8</a>&#160;&#160;&#160;(ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:gade6f3c97ecc71bb512e818521551c203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c874907e00421fef0f343244c1c80f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga3c874907e00421fef0f343244c1c80f8">LL_ADC_REG_RANK_9</a>&#160;&#160;&#160;(ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga3c874907e00421fef0f343244c1c80f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ed714d2308f4d94891de6eabfc9942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga08ed714d2308f4d94891de6eabfc9942">LL_ADC_REG_RANK_10</a>&#160;&#160;&#160;(ADC_SQR2_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga08ed714d2308f4d94891de6eabfc9942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9faa41c4b56134dc425ef1f35a97c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gae9faa41c4b56134dc425ef1f35a97c15">LL_ADC_REG_RANK_11</a>&#160;&#160;&#160;(ADC_SQR2_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:gae9faa41c4b56134dc425ef1f35a97c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f69de14b277fbbda520d4818ade99a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga9f69de14b277fbbda520d4818ade99a2">LL_ADC_REG_RANK_12</a>&#160;&#160;&#160;(ADC_SQR2_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga9f69de14b277fbbda520d4818ade99a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ad80bbc08f88a3fe817b7200fb2e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gaa1ad80bbc08f88a3fe817b7200fb2e7f">LL_ADC_REG_RANK_13</a>&#160;&#160;&#160;(ADC_SQR1_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:gaa1ad80bbc08f88a3fe817b7200fb2e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54113f00c0b8d8183457fc6aa864e381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga54113f00c0b8d8183457fc6aa864e381">LL_ADC_REG_RANK_14</a>&#160;&#160;&#160;(ADC_SQR1_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga54113f00c0b8d8183457fc6aa864e381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb691c227a320b2829c40bdb5b0ce669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#gacb691c227a320b2829c40bdb5b0ce669">LL_ADC_REG_RANK_15</a>&#160;&#160;&#160;(ADC_SQR1_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:gacb691c227a320b2829c40bdb5b0ce669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da1070538e36e4532076a8a465925c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___r_a_n_k_s.html#ga1da1070538e36e4532076a8a465925c1">LL_ADC_REG_RANK_16</a>&#160;&#160;&#160;(ADC_SQR1_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS)</td></tr>
<tr class="separator:ga1da1070538e36e4532076a8a465925c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59323553c029c5328dc8d5328ac9b4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga59323553c029c5328dc8d5328ac9b4fc">LL_ADC_INJ_TRIG_SOFTWARE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga59323553c029c5328dc8d5328ac9b4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42274bd30139c76977dc48de95dc883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gac42274bd30139c76977dc48de95dc883">LL_ADC_INJ_TRIG_EXT_TIM1_CH4</a>&#160;&#160;&#160;(ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gac42274bd30139c76977dc48de95dc883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444f44f9a59b9f5b4b65cade19d3b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga444f44f9a59b9f5b4b65cade19d3b991">LL_ADC_INJ_TRIG_EXT_TIM1_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga444f44f9a59b9f5b4b65cade19d3b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9779f015ca96c23d88d319b950ad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gadd9779f015ca96c23d88d319b950ad47">LL_ADC_INJ_TRIG_EXT_TIM2_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gadd9779f015ca96c23d88d319b950ad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288ac33597d415deeaf37712e2cd4a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga288ac33597d415deeaf37712e2cd4a8b">LL_ADC_INJ_TRIG_EXT_TIM2_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga288ac33597d415deeaf37712e2cd4a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47cc80875c00b1d25f0930f89e70249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gaa47cc80875c00b1d25f0930f89e70249">LL_ADC_INJ_TRIG_EXT_TIM3_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gaa47cc80875c00b1d25f0930f89e70249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48654a63a2aed97eb3fc3cc511eea09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga48654a63a2aed97eb3fc3cc511eea09c">LL_ADC_INJ_TRIG_EXT_TIM3_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga48654a63a2aed97eb3fc3cc511eea09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6b745a251a2d383425da6cb331338d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga5b6b745a251a2d383425da6cb331338d">LL_ADC_INJ_TRIG_EXT_TIM4_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga5b6b745a251a2d383425da6cb331338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10e07d2aaef0b454bc7d02278d8b3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gaf10e07d2aaef0b454bc7d02278d8b3b6">LL_ADC_INJ_TRIG_EXT_TIM4_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gaf10e07d2aaef0b454bc7d02278d8b3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c7464c8eb9a333fc8f70f547d594b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gaf6c7464c8eb9a333fc8f70f547d594b7">LL_ADC_INJ_TRIG_EXT_TIM4_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gaf6c7464c8eb9a333fc8f70f547d594b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7548823639fdd75e2e8e92be9a556d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga7548823639fdd75e2e8e92be9a556d6b">LL_ADC_INJ_TRIG_EXT_TIM4_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga7548823639fdd75e2e8e92be9a556d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6182fc5f3914541d507c25c5ef41e439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga6182fc5f3914541d507c25c5ef41e439">LL_ADC_INJ_TRIG_EXT_TIM5_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga6182fc5f3914541d507c25c5ef41e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947f9260118ee22612001fae6e3c8429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga947f9260118ee22612001fae6e3c8429">LL_ADC_INJ_TRIG_EXT_TIM5_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga947f9260118ee22612001fae6e3c8429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eee2497255f3b6b84d8b6cf4f4e577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga80eee2497255f3b6b84d8b6cf4f4e577">LL_ADC_INJ_TRIG_EXT_TIM8_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga80eee2497255f3b6b84d8b6cf4f4e577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b037160d1bd2091ddccebe813af2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gaf2b037160d1bd2091ddccebe813af2eb">LL_ADC_INJ_TRIG_EXT_TIM8_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gaf2b037160d1bd2091ddccebe813af2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04f57a105a5329f6ae33c7aebf261d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gab04f57a105a5329f6ae33c7aebf261d6">LL_ADC_INJ_TRIG_EXT_TIM8_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gab04f57a105a5329f6ae33c7aebf261d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d06173409bc0bf2f12cdfa2e104f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga89d06173409bc0bf2f12cdfa2e104f2b">LL_ADC_INJ_TRIG_EXT_EXTI_LINE15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga89d06173409bc0bf2f12cdfa2e104f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4d0069a767e1317e4a4eab372c910d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___e_d_g_e.html#ga7f4d0069a767e1317e4a4eab372c910d">LL_ADC_INJ_TRIG_EXT_RISING</a>&#160;&#160;&#160;(                   <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>)</td></tr>
<tr class="separator:ga7f4d0069a767e1317e4a4eab372c910d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e64a693e28ca78203dd0751d4c1fcb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___e_d_g_e.html#ga4e64a693e28ca78203dd0751d4c1fcb1">LL_ADC_INJ_TRIG_EXT_FALLING</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a>                   )</td></tr>
<tr class="separator:ga4e64a693e28ca78203dd0751d4c1fcb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01369dabc18689e2afd0883d272bf446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___e_d_g_e.html#ga01369dabc18689e2afd0883d272bf446">LL_ADC_INJ_TRIG_EXT_RISINGFALLING</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>)</td></tr>
<tr class="separator:ga01369dabc18689e2afd0883d272bf446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d56b9938e64af3814840fefc57a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g___a_u_t_o.html#ga497d56b9938e64af3814840fefc57a54">LL_ADC_INJ_TRIG_INDEPENDENT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga497d56b9938e64af3814840fefc57a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fe4aa71d7775477476c579b68f81a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g___a_u_t_o.html#ga82fe4aa71d7775477476c579b68f81a4">LL_ADC_INJ_TRIG_FROM_GRP_REGULAR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>)</td></tr>
<tr class="separator:ga82fe4aa71d7775477476c579b68f81a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f63cfa4df8b648da32e2d480ffde33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gaa2f63cfa4df8b648da32e2d480ffde33">LL_ADC_INJ_SEQ_SCAN_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa2f63cfa4df8b648da32e2d480ffde33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4279448119a91fff7c6687e88fd196ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga4279448119a91fff7c6687e88fd196ba">LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS</a>&#160;&#160;&#160;(                <a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>)</td></tr>
<tr class="separator:ga4279448119a91fff7c6687e88fd196ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c31b7bf4d4fbb56c65d8e5f8b8ed73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga21c31b7bf4d4fbb56c65d8e5f8b8ed73">LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>                )</td></tr>
<tr class="separator:ga21c31b7bf4d4fbb56c65d8e5f8b8ed73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20797c238f2fe69b562e4917a22b5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gaf20797c238f2fe69b562e4917a22b5e5">LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>)</td></tr>
<tr class="separator:gaf20797c238f2fe69b562e4917a22b5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8c280d34aa8a4a31a9c6ddb424d007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga9b8c280d34aa8a4a31a9c6ddb424d007">LL_ADC_INJ_SEQ_DISCONT_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9b8c280d34aa8a4a31a9c6ddb424d007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff9f7edae2886d653d2c036068cd6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga5ff9f7edae2886d653d2c036068cd6c1">LL_ADC_INJ_SEQ_DISCONT_1RANK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>)</td></tr>
<tr class="separator:ga5ff9f7edae2886d653d2c036068cd6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acd3e701d4a350dc1c4a93bb2d86eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___r_a_n_k_s.html#ga9acd3e701d4a350dc1c4a93bb2d86eec">LL_ADC_INJ_RANK_1</a>&#160;&#160;&#160;(ADC_JDR1_REGOFFSET | ADC_JOFR1_REGOFFSET | 0x00000001U)</td></tr>
<tr class="separator:ga9acd3e701d4a350dc1c4a93bb2d86eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976bd17b85cc7d15324f9007f0ec2161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___r_a_n_k_s.html#ga976bd17b85cc7d15324f9007f0ec2161">LL_ADC_INJ_RANK_2</a>&#160;&#160;&#160;(ADC_JDR2_REGOFFSET | ADC_JOFR2_REGOFFSET | 0x00000002U)</td></tr>
<tr class="separator:ga976bd17b85cc7d15324f9007f0ec2161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0e5784fb0e4d4648b3a346199d022a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___r_a_n_k_s.html#gaba0e5784fb0e4d4648b3a346199d022a">LL_ADC_INJ_RANK_3</a>&#160;&#160;&#160;(ADC_JDR3_REGOFFSET | ADC_JOFR3_REGOFFSET | 0x00000003U)</td></tr>
<tr class="separator:gaba0e5784fb0e4d4648b3a346199d022a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84a39b7e109641493e524c9437110a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___s_e_q___r_a_n_k_s.html#gab84a39b7e109641493e524c9437110a1">LL_ADC_INJ_RANK_4</a>&#160;&#160;&#160;(ADC_JDR4_REGOFFSET | ADC_JOFR4_REGOFFSET | 0x00000004U)</td></tr>
<tr class="separator:gab84a39b7e109641493e524c9437110a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c485e85d21b66005101872c4f9a9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#ga38c485e85d21b66005101872c4f9a9d5">LL_ADC_SAMPLINGTIME_3CYCLES</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga38c485e85d21b66005101872c4f9a9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf8c8195df9afd7d44b0a92867a59d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#gacbf8c8195df9afd7d44b0a92867a59d7">LL_ADC_SAMPLINGTIME_15CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>)</td></tr>
<tr class="separator:gacbf8c8195df9afd7d44b0a92867a59d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b809d19c2dfba6e6454d8953c9c9cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#ga4b809d19c2dfba6e6454d8953c9c9cf4">LL_ADC_SAMPLINGTIME_28CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>)</td></tr>
<tr class="separator:ga4b809d19c2dfba6e6454d8953c9c9cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac894a703a6c010fdc707786e2e1cfe93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#gac894a703a6c010fdc707786e2e1cfe93">LL_ADC_SAMPLINGTIME_56CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>)</td></tr>
<tr class="separator:gac894a703a6c010fdc707786e2e1cfe93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c3fd2150cdc48cec8e3cd7d86c2532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#ga61c3fd2150cdc48cec8e3cd7d86c2532">LL_ADC_SAMPLINGTIME_84CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a>)</td></tr>
<tr class="separator:ga61c3fd2150cdc48cec8e3cd7d86c2532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8905b6e4fc13bd90222994351bff3e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#ga8905b6e4fc13bd90222994351bff3e5e">LL_ADC_SAMPLINGTIME_112CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>)</td></tr>
<tr class="separator:ga8905b6e4fc13bd90222994351bff3e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a49474f24942f52c25f8f50f529224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#gac1a49474f24942f52c25f8f50f529224">LL_ADC_SAMPLINGTIME_144CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>)</td></tr>
<tr class="separator:gac1a49474f24942f52c25f8f50f529224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39203c4463ed9812a2eb1105611b5992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l___s_a_m_p_l_i_n_g_t_i_m_e.html#ga39203c4463ed9812a2eb1105611b5992">LL_ADC_SAMPLINGTIME_480CYCLES</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>)</td></tr>
<tr class="separator:ga39203c4463ed9812a2eb1105611b5992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3230697b5b298df7e663ec1a0fc2de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___n_u_m_b_e_r.html#gad3230697b5b298df7e663ec1a0fc2de6">LL_ADC_AWD1</a>&#160;&#160;&#160;(ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET)</td></tr>
<tr class="separator:gad3230697b5b298df7e663ec1a0fc2de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebfe5a499db40f87b9eb9e98d56f08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga9ebfe5a499db40f87b9eb9e98d56f08f">LL_ADC_AWD_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9ebfe5a499db40f87b9eb9e98d56f08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2706e687106e85561262998c2577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga75ca2706e687106e85561262998c2577">LL_ADC_AWD_ALL_CHANNELS_REG</a>&#160;&#160;&#160;(                                                             <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>                 )</td></tr>
<tr class="separator:ga75ca2706e687106e85561262998c2577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477665ceb4983b24435d4d703e94c723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga477665ceb4983b24435d4d703e94c723">LL_ADC_AWD_ALL_CHANNELS_INJ</a>&#160;&#160;&#160;(                                            <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                                 )</td></tr>
<tr class="separator:ga477665ceb4983b24435d4d703e94c723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03a54e862957504f04ed2178588cf07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gae03a54e862957504f04ed2178588cf07">LL_ADC_AWD_ALL_CHANNELS_REG_INJ</a>&#160;&#160;&#160;(                                            <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>                 )</td></tr>
<tr class="separator:gae03a54e862957504f04ed2178588cf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255bae5c5f9e9368f18090b0698d2e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga255bae5c5f9e9368f18090b0698d2e22">LL_ADC_AWD_CHANNEL_0_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga65ab7da5776ec034ad969fb6bdb23144">LL_ADC_CHANNEL_0</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga255bae5c5f9e9368f18090b0698d2e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5466ee77166acc3c0ee9c68f7a869901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga5466ee77166acc3c0ee9c68f7a869901">LL_ADC_AWD_CHANNEL_0_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga65ab7da5776ec034ad969fb6bdb23144">LL_ADC_CHANNEL_0</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga5466ee77166acc3c0ee9c68f7a869901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadda84b13fe1341b10845a7603f35060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gaadda84b13fe1341b10845a7603f35060">LL_ADC_AWD_CHANNEL_0_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga65ab7da5776ec034ad969fb6bdb23144">LL_ADC_CHANNEL_0</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gaadda84b13fe1341b10845a7603f35060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645eebdc1ba871fc2793c208cf8e9a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga645eebdc1ba871fc2793c208cf8e9a5b">LL_ADC_AWD_CHANNEL_1_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga810add73c60874916547b5d8cde1970f">LL_ADC_CHANNEL_1</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga645eebdc1ba871fc2793c208cf8e9a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff35f980baa695ae3e32abab24b888a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga4ff35f980baa695ae3e32abab24b888a">LL_ADC_AWD_CHANNEL_1_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga810add73c60874916547b5d8cde1970f">LL_ADC_CHANNEL_1</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga4ff35f980baa695ae3e32abab24b888a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2785f112eefda9dddd3de9e4d592d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga7e2785f112eefda9dddd3de9e4d592d7">LL_ADC_AWD_CHANNEL_1_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga810add73c60874916547b5d8cde1970f">LL_ADC_CHANNEL_1</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga7e2785f112eefda9dddd3de9e4d592d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32093a0d9f2956b7be9b6dd918671aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga32093a0d9f2956b7be9b6dd918671aab">LL_ADC_AWD_CHANNEL_2_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gadee2200298b004e8908c83d26dabbce5">LL_ADC_CHANNEL_2</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga32093a0d9f2956b7be9b6dd918671aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0455b0abac99da9705a5c82749f3d111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga0455b0abac99da9705a5c82749f3d111">LL_ADC_AWD_CHANNEL_2_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gadee2200298b004e8908c83d26dabbce5">LL_ADC_CHANNEL_2</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga0455b0abac99da9705a5c82749f3d111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ab41519bc8be8795b6687d6bf9bbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga90ab41519bc8be8795b6687d6bf9bbb0">LL_ADC_AWD_CHANNEL_2_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gadee2200298b004e8908c83d26dabbce5">LL_ADC_CHANNEL_2</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga90ab41519bc8be8795b6687d6bf9bbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ae45d1567b23fccf0fd47fe9145904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga09ae45d1567b23fccf0fd47fe9145904">LL_ADC_AWD_CHANNEL_3_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gad49456a49014e2ab6fb8da3ac718d21f">LL_ADC_CHANNEL_3</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga09ae45d1567b23fccf0fd47fe9145904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf674bbe70ae2ace7fb99f4a27de7063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gaf674bbe70ae2ace7fb99f4a27de7063b">LL_ADC_AWD_CHANNEL_3_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gad49456a49014e2ab6fb8da3ac718d21f">LL_ADC_CHANNEL_3</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gaf674bbe70ae2ace7fb99f4a27de7063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2bc279bbaa5a20a0f081c60926c2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga1b2bc279bbaa5a20a0f081c60926c2b1">LL_ADC_AWD_CHANNEL_3_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gad49456a49014e2ab6fb8da3ac718d21f">LL_ADC_CHANNEL_3</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga1b2bc279bbaa5a20a0f081c60926c2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83074f9f9f4cefbf52005a946b26f570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga83074f9f9f4cefbf52005a946b26f570">LL_ADC_AWD_CHANNEL_4_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga06dec8046aed75d352d8541e64e7b3da">LL_ADC_CHANNEL_4</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga83074f9f9f4cefbf52005a946b26f570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5731060c7a5781a2a9770942f23ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gadf5731060c7a5781a2a9770942f23ae1">LL_ADC_AWD_CHANNEL_4_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga06dec8046aed75d352d8541e64e7b3da">LL_ADC_CHANNEL_4</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gadf5731060c7a5781a2a9770942f23ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eee17f245d84e34cf41299b53e5acbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga7eee17f245d84e34cf41299b53e5acbd">LL_ADC_AWD_CHANNEL_4_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga06dec8046aed75d352d8541e64e7b3da">LL_ADC_CHANNEL_4</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga7eee17f245d84e34cf41299b53e5acbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c0bc1e591b8aebe6a4783c7dc6ad15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga89c0bc1e591b8aebe6a4783c7dc6ad15">LL_ADC_AWD_CHANNEL_5_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaed34ad28fea75c6baaaba3e2c7a71c8b">LL_ADC_CHANNEL_5</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga89c0bc1e591b8aebe6a4783c7dc6ad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf527b9b770ee71057102a9288bc79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga2bf527b9b770ee71057102a9288bc79c">LL_ADC_AWD_CHANNEL_5_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaed34ad28fea75c6baaaba3e2c7a71c8b">LL_ADC_CHANNEL_5</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga2bf527b9b770ee71057102a9288bc79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf4b1d9d1dd971ab542cd615cf1bb06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gadcf4b1d9d1dd971ab542cd615cf1bb06">LL_ADC_AWD_CHANNEL_5_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaed34ad28fea75c6baaaba3e2c7a71c8b">LL_ADC_CHANNEL_5</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gadcf4b1d9d1dd971ab542cd615cf1bb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06423213ad952e3fdf6717a1ea766cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga06423213ad952e3fdf6717a1ea766cca">LL_ADC_AWD_CHANNEL_6_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga4f460233be3024d07bad405c3c835d22">LL_ADC_CHANNEL_6</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga06423213ad952e3fdf6717a1ea766cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fc2d6a43e7beb60d2f6050ebaf90a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga28fc2d6a43e7beb60d2f6050ebaf90a0">LL_ADC_AWD_CHANNEL_6_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga4f460233be3024d07bad405c3c835d22">LL_ADC_CHANNEL_6</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga28fc2d6a43e7beb60d2f6050ebaf90a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5f5094cda9d7c63b2f599ec4a39bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga6a5f5094cda9d7c63b2f599ec4a39bef">LL_ADC_AWD_CHANNEL_6_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga4f460233be3024d07bad405c3c835d22">LL_ADC_CHANNEL_6</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga6a5f5094cda9d7c63b2f599ec4a39bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a076cfbb9e03670631789f089aec97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga34a076cfbb9e03670631789f089aec97">LL_ADC_AWD_CHANNEL_7_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gac4c5065aeb7f1b18f7f3957d19ce1901">LL_ADC_CHANNEL_7</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga34a076cfbb9e03670631789f089aec97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b46ff84613efcedcd48cbef05db5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gad0b46ff84613efcedcd48cbef05db5f9">LL_ADC_AWD_CHANNEL_7_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gac4c5065aeb7f1b18f7f3957d19ce1901">LL_ADC_CHANNEL_7</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gad0b46ff84613efcedcd48cbef05db5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b06c6c344e04abe41af739087794309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga7b06c6c344e04abe41af739087794309">LL_ADC_AWD_CHANNEL_7_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gac4c5065aeb7f1b18f7f3957d19ce1901">LL_ADC_CHANNEL_7</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga7b06c6c344e04abe41af739087794309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9a91e8483fb73cc07bd3d084fed969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga4d9a91e8483fb73cc07bd3d084fed969">LL_ADC_AWD_CHANNEL_8_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaa0095223cfdf58479d1ffef2e811a26b">LL_ADC_CHANNEL_8</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga4d9a91e8483fb73cc07bd3d084fed969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f063978ee2792f146d9cb6ad4a3214c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga2f063978ee2792f146d9cb6ad4a3214c">LL_ADC_AWD_CHANNEL_8_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaa0095223cfdf58479d1ffef2e811a26b">LL_ADC_CHANNEL_8</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga2f063978ee2792f146d9cb6ad4a3214c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8789fa9286ed933be0d5bd5bba3124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga1b8789fa9286ed933be0d5bd5bba3124">LL_ADC_AWD_CHANNEL_8_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaa0095223cfdf58479d1ffef2e811a26b">LL_ADC_CHANNEL_8</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga1b8789fa9286ed933be0d5bd5bba3124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac239050c45c3ac127499204abd0fc24f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gac239050c45c3ac127499204abd0fc24f">LL_ADC_AWD_CHANNEL_9_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga0322ab63547820a4e8c43d007a1e86d9">LL_ADC_CHANNEL_9</a>  &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gac239050c45c3ac127499204abd0fc24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1120253ba14cc0619e197d6bdbd51b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga1120253ba14cc0619e197d6bdbd51b32">LL_ADC_AWD_CHANNEL_9_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga0322ab63547820a4e8c43d007a1e86d9">LL_ADC_CHANNEL_9</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga1120253ba14cc0619e197d6bdbd51b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01ae56de33e5e18190869e1f385bc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gac01ae56de33e5e18190869e1f385bc39">LL_ADC_AWD_CHANNEL_9_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga0322ab63547820a4e8c43d007a1e86d9">LL_ADC_CHANNEL_9</a>  &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gac01ae56de33e5e18190869e1f385bc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ff20ba9bf17c1530d9b88e8b16a2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga45ff20ba9bf17c1530d9b88e8b16a2b0">LL_ADC_AWD_CHANNEL_10_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6">LL_ADC_CHANNEL_10</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga45ff20ba9bf17c1530d9b88e8b16a2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3464c8f012cbd853c8d48c22ff386d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga3464c8f012cbd853c8d48c22ff386d33">LL_ADC_AWD_CHANNEL_10_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6">LL_ADC_CHANNEL_10</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga3464c8f012cbd853c8d48c22ff386d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa844fecac50587cf12dc8685e7d8f1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gaa844fecac50587cf12dc8685e7d8f1e2">LL_ADC_AWD_CHANNEL_10_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga8a2d6a4765ddedfcfba8b4ab5fcc8ea6">LL_ADC_CHANNEL_10</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gaa844fecac50587cf12dc8685e7d8f1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed1585c005b7a6d2fbe1f8c905491eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gafed1585c005b7a6d2fbe1f8c905491eb">LL_ADC_AWD_CHANNEL_11_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga7d2c990bf0e1af4b1a827bb7ecec5a44">LL_ADC_CHANNEL_11</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gafed1585c005b7a6d2fbe1f8c905491eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga956418db427b438ee77e613b29d71d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga956418db427b438ee77e613b29d71d8f">LL_ADC_AWD_CHANNEL_11_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga7d2c990bf0e1af4b1a827bb7ecec5a44">LL_ADC_CHANNEL_11</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga956418db427b438ee77e613b29d71d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb3b8a2980264804d81b736d2bcc0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gadcb3b8a2980264804d81b736d2bcc0e8">LL_ADC_AWD_CHANNEL_11_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga7d2c990bf0e1af4b1a827bb7ecec5a44">LL_ADC_CHANNEL_11</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gadcb3b8a2980264804d81b736d2bcc0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c2602752f435f321f158564571e377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gae2c2602752f435f321f158564571e377">LL_ADC_AWD_CHANNEL_12_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga0707b9e85eb0d9981c290cfb7959abfa">LL_ADC_CHANNEL_12</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gae2c2602752f435f321f158564571e377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498293bde174d8827681c1f5d04154c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga498293bde174d8827681c1f5d04154c4">LL_ADC_AWD_CHANNEL_12_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga0707b9e85eb0d9981c290cfb7959abfa">LL_ADC_CHANNEL_12</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga498293bde174d8827681c1f5d04154c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e2c72c572881056ba7b4e143476760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gad7e2c72c572881056ba7b4e143476760">LL_ADC_AWD_CHANNEL_12_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga0707b9e85eb0d9981c290cfb7959abfa">LL_ADC_CHANNEL_12</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gad7e2c72c572881056ba7b4e143476760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236301b36b921d6425e02bb4f5ecd3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga236301b36b921d6425e02bb4f5ecd3ac">LL_ADC_AWD_CHANNEL_13_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gace8ee39580bad4a5c6ba486935e58cbb">LL_ADC_CHANNEL_13</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga236301b36b921d6425e02bb4f5ecd3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52827d83af2b92e31f1b7f4d283950df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga52827d83af2b92e31f1b7f4d283950df">LL_ADC_AWD_CHANNEL_13_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gace8ee39580bad4a5c6ba486935e58cbb">LL_ADC_CHANNEL_13</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga52827d83af2b92e31f1b7f4d283950df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3007f509eed4b057b08be8be895ac52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga3007f509eed4b057b08be8be895ac52b">LL_ADC_AWD_CHANNEL_13_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gace8ee39580bad4a5c6ba486935e58cbb">LL_ADC_CHANNEL_13</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga3007f509eed4b057b08be8be895ac52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1117c07106022c579f87ae7d664f1fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga1117c07106022c579f87ae7d664f1fce">LL_ADC_AWD_CHANNEL_14_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaad10ae7be97d4ce2b144ffd53cd3774b">LL_ADC_CHANNEL_14</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga1117c07106022c579f87ae7d664f1fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b6cab808b3c1d629c2d457f0217290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga48b6cab808b3c1d629c2d457f0217290">LL_ADC_AWD_CHANNEL_14_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaad10ae7be97d4ce2b144ffd53cd3774b">LL_ADC_CHANNEL_14</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga48b6cab808b3c1d629c2d457f0217290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dfab342801edf23d8813e836cac355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gac1dfab342801edf23d8813e836cac355">LL_ADC_AWD_CHANNEL_14_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaad10ae7be97d4ce2b144ffd53cd3774b">LL_ADC_CHANNEL_14</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gac1dfab342801edf23d8813e836cac355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21d41b3ac5e8982f03f0ec6c8bc9012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gaf21d41b3ac5e8982f03f0ec6c8bc9012">LL_ADC_AWD_CHANNEL_15_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga71a5a4a134ece82d297e2ca65b09ddb8">LL_ADC_CHANNEL_15</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gaf21d41b3ac5e8982f03f0ec6c8bc9012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578ce840cb0bcd78828aa9d9824071f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga578ce840cb0bcd78828aa9d9824071f3">LL_ADC_AWD_CHANNEL_15_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga71a5a4a134ece82d297e2ca65b09ddb8">LL_ADC_CHANNEL_15</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga578ce840cb0bcd78828aa9d9824071f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031a9a5f553f8582352221161c11b89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga031a9a5f553f8582352221161c11b89e">LL_ADC_AWD_CHANNEL_15_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga71a5a4a134ece82d297e2ca65b09ddb8">LL_ADC_CHANNEL_15</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga031a9a5f553f8582352221161c11b89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d9c1aa54330c6b0ff8f49a57851d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga93d9c1aa54330c6b0ff8f49a57851d55">LL_ADC_AWD_CHANNEL_16_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga2a94655da139c7bd8b65103f71a8d819">LL_ADC_CHANNEL_16</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga93d9c1aa54330c6b0ff8f49a57851d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e7f9769c6110067ac65ae3a5fb7ca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gaa6e7f9769c6110067ac65ae3a5fb7ca2">LL_ADC_AWD_CHANNEL_16_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga2a94655da139c7bd8b65103f71a8d819">LL_ADC_CHANNEL_16</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gaa6e7f9769c6110067ac65ae3a5fb7ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379f30a806784636a0f851768e6f6452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga379f30a806784636a0f851768e6f6452">LL_ADC_AWD_CHANNEL_16_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga2a94655da139c7bd8b65103f71a8d819">LL_ADC_CHANNEL_16</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga379f30a806784636a0f851768e6f6452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72747c23175fb5867967f465ea0485d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga72747c23175fb5867967f465ea0485d6">LL_ADC_AWD_CHANNEL_17_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga58724577e3f5127259f5d11493b2fbfc">LL_ADC_CHANNEL_17</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga72747c23175fb5867967f465ea0485d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a49475b98761b2322c39a9f1025ea71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga2a49475b98761b2322c39a9f1025ea71">LL_ADC_AWD_CHANNEL_17_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga58724577e3f5127259f5d11493b2fbfc">LL_ADC_CHANNEL_17</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga2a49475b98761b2322c39a9f1025ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a8c3058c40854280e2e235c9de167a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gae8a8c3058c40854280e2e235c9de167a">LL_ADC_AWD_CHANNEL_17_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga58724577e3f5127259f5d11493b2fbfc">LL_ADC_CHANNEL_17</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gae8a8c3058c40854280e2e235c9de167a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a268ff9576006ef250d258d39fab6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gab4a268ff9576006ef250d258d39fab6a">LL_ADC_AWD_CHANNEL_18_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gab53785fd942547c3fcf6d358e2aba374">LL_ADC_CHANNEL_18</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gab4a268ff9576006ef250d258d39fab6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2759fd551bb28f10f20ac8a09e992129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga2759fd551bb28f10f20ac8a09e992129">LL_ADC_AWD_CHANNEL_18_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gab53785fd942547c3fcf6d358e2aba374">LL_ADC_CHANNEL_18</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga2759fd551bb28f10f20ac8a09e992129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ad2cc6f66a0db8b6512369b60ce6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga90ad2cc6f66a0db8b6512369b60ce6e3">LL_ADC_AWD_CHANNEL_18_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gab53785fd942547c3fcf6d358e2aba374">LL_ADC_CHANNEL_18</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga90ad2cc6f66a0db8b6512369b60ce6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6bf344a37d002a57e9b9b4e749eeff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gae6bf344a37d002a57e9b9b4e749eeff8">LL_ADC_AWD_CH_VREFINT_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga46bdc1ff0e256ee31a4cadf7e5989250">LL_ADC_CHANNEL_VREFINT</a>    &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gae6bf344a37d002a57e9b9b4e749eeff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4d421f2c85360b559a2c6829840ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gafbb4d421f2c85360b559a2c6829840ad">LL_ADC_AWD_CH_VREFINT_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga46bdc1ff0e256ee31a4cadf7e5989250">LL_ADC_CHANNEL_VREFINT</a>    &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gafbb4d421f2c85360b559a2c6829840ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd7287ac44177a92067f095bfd16d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga1fd7287ac44177a92067f095bfd16d83">LL_ADC_AWD_CH_VREFINT_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#ga46bdc1ff0e256ee31a4cadf7e5989250">LL_ADC_CHANNEL_VREFINT</a>    &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga1fd7287ac44177a92067f095bfd16d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336f5ac88eeb3206947d49e2593eddf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga336f5ac88eeb3206947d49e2593eddf8">LL_ADC_AWD_CH_VBAT_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaeb898029d7bd25016ec100065ecb042f">LL_ADC_CHANNEL_VBAT</a>       &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga336f5ac88eeb3206947d49e2593eddf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf997d0f5758ded8335f0c6d180224247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gaf997d0f5758ded8335f0c6d180224247">LL_ADC_AWD_CH_VBAT_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaeb898029d7bd25016ec100065ecb042f">LL_ADC_CHANNEL_VBAT</a>       &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gaf997d0f5758ded8335f0c6d180224247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1534cee2b598b2c433d3650f7c896b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga1534cee2b598b2c433d3650f7c896b74">LL_ADC_AWD_CH_VBAT_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gaeb898029d7bd25016ec100065ecb042f">LL_ADC_CHANNEL_VBAT</a>       &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga1534cee2b598b2c433d3650f7c896b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3ccd25179002a95f06ea3b1e84ba2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#ga7d3ccd25179002a95f06ea3b1e84ba2d">LL_ADC_AWD_CH_TEMPSENSOR_REG</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gafcc04965dbb0191c8d1e326b377c745a">LL_ADC_CHANNEL_TEMPSENSOR</a> &amp; ADC_CHANNEL_ID_MASK)                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:ga7d3ccd25179002a95f06ea3b1e84ba2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f25aa60ff0287dd6630265890c9a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gae2f25aa60ff0287dd6630265890c9a99">LL_ADC_AWD_CH_TEMPSENSOR_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gafcc04965dbb0191c8d1e326b377c745a">LL_ADC_CHANNEL_TEMPSENSOR</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>                 | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gae2f25aa60ff0287dd6630265890c9a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed7a17024fef86c233ce4fba4fc7cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___c_h_a_n_n_e_l_s.html#gaaed7a17024fef86c233ce4fba4fc7cf7">LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_c___l_l___e_c___c_h_a_n_n_e_l.html#gafcc04965dbb0191c8d1e326b377c745a">LL_ADC_CHANNEL_TEMPSENSOR</a> &amp; ADC_CHANNEL_ID_MASK) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>)</td></tr>
<tr class="separator:gaaed7a17024fef86c233ce4fba4fc7cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbab650f422dc97e3a7937adff244b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___t_h_r_e_s_h_o_l_d_s.html#gafcbab650f422dc97e3a7937adff244b6">LL_ADC_AWD_THRESHOLD_HIGH</a>&#160;&#160;&#160;(ADC_AWD_TR1_HIGH_REGOFFSET)</td></tr>
<tr class="separator:gafcbab650f422dc97e3a7937adff244b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad714d9676b4e47368ea59423fb9bafed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___a_w_d___t_h_r_e_s_h_o_l_d_s.html#gad714d9676b4e47368ea59423fb9bafed">LL_ADC_AWD_THRESHOLD_LOW</a>&#160;&#160;&#160;(ADC_AWD_TR1_LOW_REGOFFSET)</td></tr>
<tr class="separator:gad714d9676b4e47368ea59423fb9bafed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed7fd2abea83fe797fc0b036f47ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___h_w___d_e_l_a_y_s.html#ga67ed7fd2abea83fe797fc0b036f47ade">LL_ADC_DELAY_VREFINT_STAB_US</a>&#160;&#160;&#160;(  10U)</td></tr>
<tr class="separator:ga67ed7fd2abea83fe797fc0b036f47ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857a932dbab6a3dafef8e51fe179461c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___h_w___d_e_l_a_y_s.html#ga857a932dbab6a3dafef8e51fe179461c">LL_ADC_DELAY_TEMPSENSOR_STAB_US</a>&#160;&#160;&#160;(  10U)</td></tr>
<tr class="separator:ga857a932dbab6a3dafef8e51fe179461c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f46b8688c4e3f0c427a933dc1f9f74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga3f46b8688c4e3f0c427a933dc1f9f74e">LL_ADC_WriteReg</a>(__INSTANCE__,  __REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr class="memdesc:ga3f46b8688c4e3f0c427a933dc1f9f74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in ADC register.  <a href="group___a_d_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga3f46b8688c4e3f0c427a933dc1f9f74e">More...</a><br /></td></tr>
<tr class="separator:ga3f46b8688c4e3f0c427a933dc1f9f74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53564f343024f5ae6a1e05a49724c227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga53564f343024f5ae6a1e05a49724c227">LL_ADC_ReadReg</a>(__INSTANCE__,  __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr class="memdesc:ga53564f343024f5ae6a1e05a49724c227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in ADC register.  <a href="group___a_d_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga53564f343024f5ae6a1e05a49724c227">More...</a><br /></td></tr>
<tr class="separator:ga53564f343024f5ae6a1e05a49724c227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b528ebb75ee65deafce2dd57bb7569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga11b528ebb75ee65deafce2dd57bb7569">__LL_ADC_CHANNEL_TO_DECIMAL_NB</a>(__CHANNEL__)&#160;&#160;&#160;  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</td></tr>
<tr class="memdesc:ga11b528ebb75ee65deafce2dd57bb7569"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to get ADC channel number in decimal format from literals LL_ADC_CHANNEL_x.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga11b528ebb75ee65deafce2dd57bb7569">More...</a><br /></td></tr>
<tr class="separator:ga11b528ebb75ee65deafce2dd57bb7569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3959d839cda9c4a3022efd325fa1341c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga3959d839cda9c4a3022efd325fa1341c">__LL_ADC_DECIMAL_NB_TO_CHANNEL</a>(__DECIMAL_NB__)</td></tr>
<tr class="memdesc:ga3959d839cda9c4a3022efd325fa1341c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x from number in decimal format.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga3959d839cda9c4a3022efd325fa1341c">More...</a><br /></td></tr>
<tr class="separator:ga3959d839cda9c4a3022efd325fa1341c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0143222e7da440ede9c1adb0a340126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gac0143222e7da440ede9c1adb0a340126">__LL_ADC_IS_CHANNEL_INTERNAL</a>(__CHANNEL__)&#160;&#160;&#160;  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)</td></tr>
<tr class="memdesc:gac0143222e7da440ede9c1adb0a340126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to determine whether the selected channel corresponds to literal definitions of driver.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gac0143222e7da440ede9c1adb0a340126">More...</a><br /></td></tr>
<tr class="separator:gac0143222e7da440ede9c1adb0a340126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1de3f488fe365b29512610afaafedbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gaf1de3f488fe365b29512610afaafedbd">__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL</a>(__CHANNEL__)&#160;&#160;&#160;  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</td></tr>
<tr class="memdesc:gaf1de3f488fe365b29512610afaafedbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to convert a channel defined from parameter definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...), to its equivalent parameter definition of a ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gaf1de3f488fe365b29512610afaafedbd">More...</a><br /></td></tr>
<tr class="separator:gaf1de3f488fe365b29512610afaafedbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a44923b4142e1f1acdf3a7c92ce034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gac5a44923b4142e1f1acdf3a7c92ce034">__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE</a>(__ADC_INSTANCE__,  __CHANNEL__)</td></tr>
<tr class="memdesc:gac5a44923b4142e1f1acdf3a7c92ce034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to determine whether the internal channel selected is available on the ADC instance selected.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gac5a44923b4142e1f1acdf3a7c92ce034">More...</a><br /></td></tr>
<tr class="separator:gac5a44923b4142e1f1acdf3a7c92ce034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab842462663bf4c5aaf8f81bae98d8ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gab842462663bf4c5aaf8f81bae98d8ab0">__LL_ADC_ANALOGWD_CHANNEL_GROUP</a>(__CHANNEL__,  __GROUP__)</td></tr>
<tr class="memdesc:gab842462663bf4c5aaf8f81bae98d8ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to define ADC analog watchdog parameter: define a single channel to monitor with analog watchdog from sequencer channel and groups definition.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gab842462663bf4c5aaf8f81bae98d8ab0">More...</a><br /></td></tr>
<tr class="separator:gab842462663bf4c5aaf8f81bae98d8ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1b3ad0d19fc86f40f9a916335a6f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga3d1b3ad0d19fc86f40f9a916335a6f2c">__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION</a>(__ADC_RESOLUTION__,  __AWD_THRESHOLD__)&#160;&#160;&#160;  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U )))</td></tr>
<tr class="memdesc:ga3d1b3ad0d19fc86f40f9a916335a6f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to set the value of ADC analog watchdog threshold high or low in function of ADC resolution, when ADC resolution is different of 12 bits.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga3d1b3ad0d19fc86f40f9a916335a6f2c">More...</a><br /></td></tr>
<tr class="separator:ga3d1b3ad0d19fc86f40f9a916335a6f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352e0833fe7776abbe2cd70d2962111f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga352e0833fe7776abbe2cd70d2962111f">__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION</a>(__ADC_RESOLUTION__,  __AWD_THRESHOLD_12_BITS__)&#160;&#160;&#160;  ((__AWD_THRESHOLD_12_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U )))</td></tr>
<tr class="memdesc:ga352e0833fe7776abbe2cd70d2962111f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to get the value of ADC analog watchdog threshold high or low in function of ADC resolution, when ADC resolution is different of 12 bits.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga352e0833fe7776abbe2cd70d2962111f">More...</a><br /></td></tr>
<tr class="separator:ga352e0833fe7776abbe2cd70d2962111f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06222c0a27b40e8317cb67befccb7403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga06222c0a27b40e8317cb67befccb7403">__LL_ADC_COMMON_INSTANCE</a>(__ADCx__)&#160;&#160;&#160;  (ADC1_COMMON)</td></tr>
<tr class="memdesc:ga06222c0a27b40e8317cb67befccb7403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to select the ADC common instance to which is belonging the selected ADC instance.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga06222c0a27b40e8317cb67befccb7403">More...</a><br /></td></tr>
<tr class="separator:ga06222c0a27b40e8317cb67befccb7403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7389f2efada78ba7e5794169c8e7cfb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga7389f2efada78ba7e5794169c8e7cfb6">__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE</a>(__ADCXY_COMMON__)&#160;&#160;&#160;  (<a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga454aa94716b38980c9aba0cee71074a7">LL_ADC_IsEnabled</a>(ADC1))</td></tr>
<tr class="memdesc:ga7389f2efada78ba7e5794169c8e7cfb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to check if all ADC instances sharing the same ADC common instance are disabled.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga7389f2efada78ba7e5794169c8e7cfb6">More...</a><br /></td></tr>
<tr class="separator:ga7389f2efada78ba7e5794169c8e7cfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf282502c4c0bc20df730379dab7be94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gaf282502c4c0bc20df730379dab7be94a">__LL_ADC_DIGITAL_SCALE</a>(__ADC_RESOLUTION__)&#160;&#160;&#160;  (0xFFFU &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CR1_RES_BITOFFSET_POS - 1U)))</td></tr>
<tr class="memdesc:gaf282502c4c0bc20df730379dab7be94a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to define the ADC conversion data full-scale digital value corresponding to the selected ADC resolution.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gaf282502c4c0bc20df730379dab7be94a">More...</a><br /></td></tr>
<tr class="separator:gaf282502c4c0bc20df730379dab7be94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f6a742a2dbfd0fc904ef56e4ef883e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga30f6a742a2dbfd0fc904ef56e4ef883e">__LL_ADC_CONVERT_DATA_RESOLUTION</a>(__DATA__,  __ADC_RESOLUTION_CURRENT__,  __ADC_RESOLUTION_TARGET__)</td></tr>
<tr class="memdesc:ga30f6a742a2dbfd0fc904ef56e4ef883e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to convert the ADC conversion data from a resolution to another resolution.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga30f6a742a2dbfd0fc904ef56e4ef883e">More...</a><br /></td></tr>
<tr class="separator:ga30f6a742a2dbfd0fc904ef56e4ef883e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444f2b3a6c550a015a536f258a0bbd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga444f2b3a6c550a015a536f258a0bbd6c">__LL_ADC_CALC_DATA_TO_VOLTAGE</a>(__VREFANALOG_VOLTAGE__,  __ADC_DATA__,  __ADC_RESOLUTION__)</td></tr>
<tr class="memdesc:ga444f2b3a6c550a015a536f258a0bbd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the voltage (unit: mVolt) corresponding to a ADC conversion data (unit: digital value).  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga444f2b3a6c550a015a536f258a0bbd6c">More...</a><br /></td></tr>
<tr class="separator:ga444f2b3a6c550a015a536f258a0bbd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7f6bd7450eb52bb4744d9814e14e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga2b7f6bd7450eb52bb4744d9814e14e69">__LL_ADC_CALC_TEMPERATURE</a>(__VREFANALOG_VOLTAGE__,  __TEMPSENSOR_ADC_DATA__,  __ADC_RESOLUTION__)</td></tr>
<tr class="memdesc:ga2b7f6bd7450eb52bb4744d9814e14e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the temperature (unit: degree Celsius) from ADC conversion data of internal temperature sensor.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#ga2b7f6bd7450eb52bb4744d9814e14e69">More...</a><br /></td></tr>
<tr class="separator:ga2b7f6bd7450eb52bb4744d9814e14e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dbec1ace57042d961480fbc9dde762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gac0dbec1ace57042d961480fbc9dde762">__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS</a>(__TEMPSENSOR_TYP_AVGSLOPE__,  __TEMPSENSOR_TYP_CALX_V__,  __TEMPSENSOR_CALX_TEMP__,  __VREFANALOG_VOLTAGE__,  __TEMPSENSOR_ADC_DATA__,  __ADC_RESOLUTION__)</td></tr>
<tr class="memdesc:gac0dbec1ace57042d961480fbc9dde762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the temperature (unit: degree Celsius) from ADC conversion data of internal temperature sensor.  <a href="group___a_d_c___l_l___e_m___h_e_l_p_e_r___m_a_c_r_o.html#gac0dbec1ace57042d961480fbc9dde762">More...</a><br /></td></tr>
<tr class="separator:gac0dbec1ace57042d961480fbc9dde762"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga69758b04f38a928fabb87d4e3d40a402"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___d_m_a___management.html#ga69758b04f38a928fabb87d4e3d40a402">LL_ADC_DMA_GetRegAddr</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</td></tr>
<tr class="memdesc:ga69758b04f38a928fabb87d4e3d40a402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to help to configure DMA transfer from ADC: retrieve the ADC register address from ADC instance and a list of ADC registers intended to be used (most commonly) with DMA transfer.  <a href="group___a_d_c___l_l___e_f___d_m_a___management.html#ga69758b04f38a928fabb87d4e3d40a402">More...</a><br /></td></tr>
<tr class="separator:ga69758b04f38a928fabb87d4e3d40a402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5924b1ca2166c045203cf028f7b2d157"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga5924b1ca2166c045203cf028f7b2d157">LL_ADC_SetCommonClock</a> (<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t CommonClock)</td></tr>
<tr class="memdesc:ga5924b1ca2166c045203cf028f7b2d157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set parameter common to several ADC: Clock source and prescaler. @rmtoll CCR ADCPRE LL_ADC_SetCommonClock.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga5924b1ca2166c045203cf028f7b2d157">More...</a><br /></td></tr>
<tr class="separator:ga5924b1ca2166c045203cf028f7b2d157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96aac599e28503f37b027702c420b689"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga96aac599e28503f37b027702c420b689">LL_ADC_GetCommonClock</a> (<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</td></tr>
<tr class="memdesc:ga96aac599e28503f37b027702c420b689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get parameter common to several ADC: Clock source and prescaler. @rmtoll CCR ADCPRE LL_ADC_GetCommonClock.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga96aac599e28503f37b027702c420b689">More...</a><br /></td></tr>
<tr class="separator:ga96aac599e28503f37b027702c420b689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4e99bea81f03d942d2f6d51b360154"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#gada4e99bea81f03d942d2f6d51b360154">LL_ADC_SetCommonPathInternalCh</a> (<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</td></tr>
<tr class="memdesc:gada4e99bea81f03d942d2f6d51b360154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set parameter common to several ADC: measurement path to internal channels (VrefInt, temperature sensor, ...).  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#gada4e99bea81f03d942d2f6d51b360154">More...</a><br /></td></tr>
<tr class="separator:gada4e99bea81f03d942d2f6d51b360154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7773518fcefaee9cb2976eb09e5b4e0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga7773518fcefaee9cb2976eb09e5b4e0d">LL_ADC_GetCommonPathInternalCh</a> (<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</td></tr>
<tr class="memdesc:ga7773518fcefaee9cb2976eb09e5b4e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get parameter common to several ADC: measurement path to internal channels (VrefInt, temperature sensor, ...).  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___common.html#ga7773518fcefaee9cb2976eb09e5b4e0d">More...</a><br /></td></tr>
<tr class="separator:ga7773518fcefaee9cb2976eb09e5b4e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b46d0fa39d1ea30f8e20a596f48e2e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga9b46d0fa39d1ea30f8e20a596f48e2e3">LL_ADC_SetResolution</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Resolution)</td></tr>
<tr class="memdesc:ga9b46d0fa39d1ea30f8e20a596f48e2e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC resolution. Refer to reference manual for alignments formats dependencies to ADC resolutions. @rmtoll CR1 RES LL_ADC_SetResolution.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga9b46d0fa39d1ea30f8e20a596f48e2e3">More...</a><br /></td></tr>
<tr class="separator:ga9b46d0fa39d1ea30f8e20a596f48e2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga343cabf2e971a2274d2d66117ca5d857"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga343cabf2e971a2274d2d66117ca5d857">LL_ADC_GetResolution</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga343cabf2e971a2274d2d66117ca5d857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC resolution. Refer to reference manual for alignments formats dependencies to ADC resolutions. @rmtoll CR1 RES LL_ADC_GetResolution.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga343cabf2e971a2274d2d66117ca5d857">More...</a><br /></td></tr>
<tr class="separator:ga343cabf2e971a2274d2d66117ca5d857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b8586d5462e96b4d55b66f1444d69c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gaf6b8586d5462e96b4d55b66f1444d69c">LL_ADC_SetDataAlignment</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DataAlignment)</td></tr>
<tr class="memdesc:gaf6b8586d5462e96b4d55b66f1444d69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC conversion data alignment.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gaf6b8586d5462e96b4d55b66f1444d69c">More...</a><br /></td></tr>
<tr class="separator:gaf6b8586d5462e96b4d55b66f1444d69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c79127b2eb78e83332defc8786be214"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga2c79127b2eb78e83332defc8786be214">LL_ADC_GetDataAlignment</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga2c79127b2eb78e83332defc8786be214"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC conversion data alignment.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga2c79127b2eb78e83332defc8786be214">More...</a><br /></td></tr>
<tr class="separator:ga2c79127b2eb78e83332defc8786be214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb71082e165391a3c834f32c29d6184"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga1bb71082e165391a3c834f32c29d6184">LL_ADC_SetSequencersScanMode</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ScanMode)</td></tr>
<tr class="memdesc:ga1bb71082e165391a3c834f32c29d6184"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC sequencers scan mode, for all ADC groups (group regular, group injected).  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#ga1bb71082e165391a3c834f32c29d6184">More...</a><br /></td></tr>
<tr class="separator:ga1bb71082e165391a3c834f32c29d6184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d8f5d21dcc88dc80f125774b2a04d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gad1d8f5d21dcc88dc80f125774b2a04d7">LL_ADC_GetSequencersScanMode</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gad1d8f5d21dcc88dc80f125774b2a04d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC sequencers scan mode, for all ADC groups (group regular, group injected).  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___instance.html#gad1d8f5d21dcc88dc80f125774b2a04d7">More...</a><br /></td></tr>
<tr class="separator:gad1d8f5d21dcc88dc80f125774b2a04d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46331bb05afe971e9ad6b54efd5f07ee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga46331bb05afe971e9ad6b54efd5f07ee">LL_ADC_REG_SetTriggerSource</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</td></tr>
<tr class="memdesc:ga46331bb05afe971e9ad6b54efd5f07ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga46331bb05afe971e9ad6b54efd5f07ee">More...</a><br /></td></tr>
<tr class="separator:ga46331bb05afe971e9ad6b54efd5f07ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881dbc8fa2421ca421677fdb4f1a4b6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e">LL_ADC_REG_GetTriggerSource</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga881dbc8fa2421ca421677fdb4f1a4b6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga881dbc8fa2421ca421677fdb4f1a4b6e">More...</a><br /></td></tr>
<tr class="separator:ga881dbc8fa2421ca421677fdb4f1a4b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa50f143fbbb1df8671053e1a7aec8c3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3">LL_ADC_REG_IsTriggerSourceSWStart</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gaaa50f143fbbb1df8671053e1a7aec8c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion trigger source internal (SW start) or external.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaaa50f143fbbb1df8671053e1a7aec8c3">More...</a><br /></td></tr>
<tr class="separator:gaaa50f143fbbb1df8671053e1a7aec8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006f5461d8d6a5f16c329e18bffc9e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga8006f5461d8d6a5f16c329e18bffc9e0">LL_ADC_REG_GetTriggerEdge</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga8006f5461d8d6a5f16c329e18bffc9e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion trigger polarity.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga8006f5461d8d6a5f16c329e18bffc9e0">More...</a><br /></td></tr>
<tr class="separator:ga8006f5461d8d6a5f16c329e18bffc9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2d56f5d16468ef4672cc9d24883a64"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaad2d56f5d16468ef4672cc9d24883a64">LL_ADC_REG_SetSequencerLength</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</td></tr>
<tr class="memdesc:gaad2d56f5d16468ef4672cc9d24883a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular sequencer length and scan direction.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaad2d56f5d16468ef4672cc9d24883a64">More...</a><br /></td></tr>
<tr class="separator:gaad2d56f5d16468ef4672cc9d24883a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6cfe92543aae7cb919a0edb2c77846"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga0b6cfe92543aae7cb919a0edb2c77846">LL_ADC_REG_GetSequencerLength</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga0b6cfe92543aae7cb919a0edb2c77846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular sequencer length and scan direction.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga0b6cfe92543aae7cb919a0edb2c77846">More...</a><br /></td></tr>
<tr class="separator:ga0b6cfe92543aae7cb919a0edb2c77846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a6e0ce4a5f8cf96c02307bbfa32e48"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48">LL_ADC_REG_SetSequencerDiscont</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</td></tr>
<tr class="memdesc:ga12a6e0ce4a5f8cf96c02307bbfa32e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga12a6e0ce4a5f8cf96c02307bbfa32e48">More...</a><br /></td></tr>
<tr class="separator:ga12a6e0ce4a5f8cf96c02307bbfa32e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88e5a0dfe8f2a9d7c24b379e59d92b3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3">LL_ADC_REG_GetSequencerDiscont</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gad88e5a0dfe8f2a9d7c24b379e59d92b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. @rmtoll CR1 DISCEN LL_ADC_REG_GetSequencerDiscont<br  />
 CR1 DISCNUM LL_ADC_REG_GetSequencerDiscont.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gad88e5a0dfe8f2a9d7c24b379e59d92b3">More...</a><br /></td></tr>
<tr class="separator:gad88e5a0dfe8f2a9d7c24b379e59d92b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b090ec6eceed161cd96a04a9debc18"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa2b090ec6eceed161cd96a04a9debc18">LL_ADC_REG_SetSequencerRanks</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</td></tr>
<tr class="memdesc:gaa2b090ec6eceed161cd96a04a9debc18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular sequence: channel on the selected scan sequence rank.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa2b090ec6eceed161cd96a04a9debc18">More...</a><br /></td></tr>
<tr class="separator:gaa2b090ec6eceed161cd96a04a9debc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7c4a7a145176189253b82c2c923e1a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaae7c4a7a145176189253b82c2c923e1a">LL_ADC_REG_GetSequencerRanks</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:gaae7c4a7a145176189253b82c2c923e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular sequence: channel on the selected scan sequence rank.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaae7c4a7a145176189253b82c2c923e1a">More...</a><br /></td></tr>
<tr class="separator:gaae7c4a7a145176189253b82c2c923e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f66e2c13cc70fec9584f58baf136f34"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga1f66e2c13cc70fec9584f58baf136f34">LL_ADC_REG_SetContinuousMode</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Continuous)</td></tr>
<tr class="memdesc:ga1f66e2c13cc70fec9584f58baf136f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC continuous conversion mode on ADC group regular.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga1f66e2c13cc70fec9584f58baf136f34">More...</a><br /></td></tr>
<tr class="separator:ga1f66e2c13cc70fec9584f58baf136f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f7af9cc898097474db03c390657c3a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga42f7af9cc898097474db03c390657c3a">LL_ADC_REG_GetContinuousMode</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga42f7af9cc898097474db03c390657c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC continuous conversion mode on ADC group regular.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga42f7af9cc898097474db03c390657c3a">More...</a><br /></td></tr>
<tr class="separator:ga42f7af9cc898097474db03c390657c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b37d974442ef9d415338c3174a7b8e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga9b37d974442ef9d415338c3174a7b8e2">LL_ADC_REG_SetDMATransfer</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DMATransfer)</td></tr>
<tr class="memdesc:ga9b37d974442ef9d415338c3174a7b8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga9b37d974442ef9d415338c3174a7b8e2">More...</a><br /></td></tr>
<tr class="separator:ga9b37d974442ef9d415338c3174a7b8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ef05a5dbd5e22e2c25ab8916c8677"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677">LL_ADC_REG_GetDMATransfer</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gaa20ef05a5dbd5e22e2c25ab8916c8677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gaa20ef05a5dbd5e22e2c25ab8916c8677">More...</a><br /></td></tr>
<tr class="separator:gaa20ef05a5dbd5e22e2c25ab8916c8677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d8dfa3533218124b56a73f76703207"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga76d8dfa3533218124b56a73f76703207">LL_ADC_REG_SetFlagEndOfConversion</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t EocSelection)</td></tr>
<tr class="memdesc:ga76d8dfa3533218124b56a73f76703207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify which ADC flag between EOC (end of unitary conversion) or EOS (end of sequence conversions) is used to indicate the end of conversion.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#ga76d8dfa3533218124b56a73f76703207">More...</a><br /></td></tr>
<tr class="separator:ga76d8dfa3533218124b56a73f76703207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb561a16f52883234e21421179a2f5dc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gabb561a16f52883234e21421179a2f5dc">LL_ADC_REG_GetFlagEndOfConversion</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gabb561a16f52883234e21421179a2f5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get which ADC flag between EOC (end of unitary conversion) or EOS (end of sequence conversions) is used to indicate the end of conversion. @rmtoll CR2 EOCS LL_ADC_REG_GetFlagEndOfConversion.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___regular.html#gabb561a16f52883234e21421179a2f5dc">More...</a><br /></td></tr>
<tr class="separator:gabb561a16f52883234e21421179a2f5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb7ff462ebb4012826511d784a695dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga0fb7ff462ebb4012826511d784a695dd">LL_ADC_INJ_SetTriggerSource</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</td></tr>
<tr class="memdesc:ga0fb7ff462ebb4012826511d784a695dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga0fb7ff462ebb4012826511d784a695dd">More...</a><br /></td></tr>
<tr class="separator:ga0fb7ff462ebb4012826511d784a695dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444617efb91b3b5f792b10260518c3db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga444617efb91b3b5f792b10260518c3db">LL_ADC_INJ_GetTriggerSource</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga444617efb91b3b5f792b10260518c3db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga444617efb91b3b5f792b10260518c3db">More...</a><br /></td></tr>
<tr class="separator:ga444617efb91b3b5f792b10260518c3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffa6d01a7b61dabe42c42a42c68c712"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712">LL_ADC_INJ_IsTriggerSourceSWStart</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga6ffa6d01a7b61dabe42c42a42c68c712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion trigger source internal (SW start) or external.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712">More...</a><br /></td></tr>
<tr class="separator:ga6ffa6d01a7b61dabe42c42a42c68c712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ee8c28246ea88a769829fd8539c505"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02ee8c28246ea88a769829fd8539c505">LL_ADC_INJ_GetTriggerEdge</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga02ee8c28246ea88a769829fd8539c505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion trigger polarity. Applicable only for trigger source set to external trigger. @rmtoll CR2 JEXTEN LL_ADC_INJ_GetTriggerEdge.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02ee8c28246ea88a769829fd8539c505">More...</a><br /></td></tr>
<tr class="separator:ga02ee8c28246ea88a769829fd8539c505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49f5a606336cc4842e6825d40142933"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaa49f5a606336cc4842e6825d40142933">LL_ADC_INJ_SetSequencerLength</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</td></tr>
<tr class="memdesc:gaa49f5a606336cc4842e6825d40142933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected sequencer length and scan direction.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaa49f5a606336cc4842e6825d40142933">More...</a><br /></td></tr>
<tr class="separator:gaa49f5a606336cc4842e6825d40142933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9563183be13ca2f892e73403115b3060"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9563183be13ca2f892e73403115b3060">LL_ADC_INJ_GetSequencerLength</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga9563183be13ca2f892e73403115b3060"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected sequencer length and scan direction.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9563183be13ca2f892e73403115b3060">More...</a><br /></td></tr>
<tr class="separator:ga9563183be13ca2f892e73403115b3060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac792787e331db34668e433aa33337986"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gac792787e331db34668e433aa33337986">LL_ADC_INJ_SetSequencerDiscont</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</td></tr>
<tr class="memdesc:gac792787e331db34668e433aa33337986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gac792787e331db34668e433aa33337986">More...</a><br /></td></tr>
<tr class="separator:gac792787e331db34668e433aa33337986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718e64e988363a42338675a871303548"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga718e64e988363a42338675a871303548">LL_ADC_INJ_GetSequencerDiscont</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga718e64e988363a42338675a871303548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. @rmtoll CR1 DISCEN LL_ADC_REG_GetSequencerDiscont.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga718e64e988363a42338675a871303548">More...</a><br /></td></tr>
<tr class="separator:ga718e64e988363a42338675a871303548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9403bbed45a70a5643f241f3026a1110"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9403bbed45a70a5643f241f3026a1110">LL_ADC_INJ_SetSequencerRanks</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</td></tr>
<tr class="memdesc:ga9403bbed45a70a5643f241f3026a1110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected sequence: channel on the selected sequence rank.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga9403bbed45a70a5643f241f3026a1110">More...</a><br /></td></tr>
<tr class="separator:ga9403bbed45a70a5643f241f3026a1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c14c3b47a489989918701a0c4597a4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga68c14c3b47a489989918701a0c4597a4">LL_ADC_INJ_GetSequencerRanks</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:ga68c14c3b47a489989918701a0c4597a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected sequence: channel on the selected sequence rank.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga68c14c3b47a489989918701a0c4597a4">More...</a><br /></td></tr>
<tr class="separator:ga68c14c3b47a489989918701a0c4597a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a281c2504d06c2617b6deba662c33f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga7a281c2504d06c2617b6deba662c33f8">LL_ADC_INJ_SetTrigAuto</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TrigAuto)</td></tr>
<tr class="memdesc:ga7a281c2504d06c2617b6deba662c33f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected conversion trigger: independent or from ADC group regular.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga7a281c2504d06c2617b6deba662c33f8">More...</a><br /></td></tr>
<tr class="separator:ga7a281c2504d06c2617b6deba662c33f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6333b478ecbaab5600eca04b737ab3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gacb6333b478ecbaab5600eca04b737ab3">LL_ADC_INJ_GetTrigAuto</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gacb6333b478ecbaab5600eca04b737ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion trigger: independent or from ADC group regular. @rmtoll CR1 JAUTO LL_ADC_INJ_GetTrigAuto.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gacb6333b478ecbaab5600eca04b737ab3">More...</a><br /></td></tr>
<tr class="separator:gacb6333b478ecbaab5600eca04b737ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f002851f24bd2595cdd31f77389466"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaf3f002851f24bd2595cdd31f77389466">LL_ADC_INJ_SetOffset</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t OffsetLevel)</td></tr>
<tr class="memdesc:gaf3f002851f24bd2595cdd31f77389466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected offset.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#gaf3f002851f24bd2595cdd31f77389466">More...</a><br /></td></tr>
<tr class="separator:gaf3f002851f24bd2595cdd31f77389466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f8bc4d7b440759b13204050cd48af3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02f8bc4d7b440759b13204050cd48af3">LL_ADC_INJ_GetOffset</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:ga02f8bc4d7b440759b13204050cd48af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected offset.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___group___injected.html#ga02f8bc4d7b440759b13204050cd48af3">More...</a><br /></td></tr>
<tr class="separator:ga02f8bc4d7b440759b13204050cd48af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4dbd8bcd346ea912f8d431e839b577"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___channels.html#ga0b4dbd8bcd346ea912f8d431e839b577">LL_ADC_SetChannelSamplingTime</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel, uint32_t SamplingTime)</td></tr>
<tr class="memdesc:ga0b4dbd8bcd346ea912f8d431e839b577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set sampling time of the selected ADC channel Unit: ADC clock cycles.  <a href="group___a_d_c___l_l___e_f___configuration___channels.html#ga0b4dbd8bcd346ea912f8d431e839b577">More...</a><br /></td></tr>
<tr class="separator:ga0b4dbd8bcd346ea912f8d431e839b577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126e08b70f420a59785d37baa9d62157"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___channels.html#ga126e08b70f420a59785d37baa9d62157">LL_ADC_GetChannelSamplingTime</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga126e08b70f420a59785d37baa9d62157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get sampling time of the selected ADC channel Unit: ADC clock cycles.  <a href="group___a_d_c___l_l___e_f___configuration___channels.html#ga126e08b70f420a59785d37baa9d62157">More...</a><br /></td></tr>
<tr class="separator:ga126e08b70f420a59785d37baa9d62157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4dce3d147514b21b5b2cc6c31009e45"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#gaa4dce3d147514b21b5b2cc6c31009e45">LL_ADC_SetAnalogWDMonitChannels</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDChannelGroup)</td></tr>
<tr class="memdesc:gaa4dce3d147514b21b5b2cc6c31009e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC analog watchdog monitored channels: a single channel or all channels, on ADC groups regular and-or injected.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#gaa4dce3d147514b21b5b2cc6c31009e45">More...</a><br /></td></tr>
<tr class="separator:gaa4dce3d147514b21b5b2cc6c31009e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b242057124000050c6766bcef35c25"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga75b242057124000050c6766bcef35c25">LL_ADC_GetAnalogWDMonitChannels</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga75b242057124000050c6766bcef35c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC analog watchdog monitored channel.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga75b242057124000050c6766bcef35c25">More...</a><br /></td></tr>
<tr class="separator:ga75b242057124000050c6766bcef35c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fba4807ab9315805d6e49e5764faa2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga3fba4807ab9315805d6e49e5764faa2a">LL_ADC_SetAnalogWDThresholds</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)</td></tr>
<tr class="memdesc:ga3fba4807ab9315805d6e49e5764faa2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC analog watchdog threshold value of threshold high or low.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga3fba4807ab9315805d6e49e5764faa2a">More...</a><br /></td></tr>
<tr class="separator:ga3fba4807ab9315805d6e49e5764faa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f707b0c69825695b2207b8eaef1a712"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga2f707b0c69825695b2207b8eaef1a712">LL_ADC_GetAnalogWDThresholds</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow)</td></tr>
<tr class="memdesc:ga2f707b0c69825695b2207b8eaef1a712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC analog watchdog threshold value of threshold high or threshold low.  <a href="group___a_d_c___l_l___e_f___configuration___a_d_c___analog_watchdog.html#ga2f707b0c69825695b2207b8eaef1a712">More...</a><br /></td></tr>
<tr class="separator:ga2f707b0c69825695b2207b8eaef1a712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1906bd38951afdb26c0dc9ceecd86cac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga1906bd38951afdb26c0dc9ceecd86cac">LL_ADC_Enable</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga1906bd38951afdb26c0dc9ceecd86cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the selected ADC instance.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga1906bd38951afdb26c0dc9ceecd86cac">More...</a><br /></td></tr>
<tr class="separator:ga1906bd38951afdb26c0dc9ceecd86cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31da4d9d6e18538b71d54d253de8428e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga31da4d9d6e18538b71d54d253de8428e">LL_ADC_Disable</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga31da4d9d6e18538b71d54d253de8428e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the selected ADC instance. @rmtoll CR2 ADON LL_ADC_Disable.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga31da4d9d6e18538b71d54d253de8428e">More...</a><br /></td></tr>
<tr class="separator:ga31da4d9d6e18538b71d54d253de8428e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454aa94716b38980c9aba0cee71074a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga454aa94716b38980c9aba0cee71074a7">LL_ADC_IsEnabled</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga454aa94716b38980c9aba0cee71074a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the selected ADC instance enable state. @rmtoll CR2 ADON LL_ADC_IsEnabled.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___instance.html#ga454aa94716b38980c9aba0cee71074a7">More...</a><br /></td></tr>
<tr class="separator:ga454aa94716b38980c9aba0cee71074a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578dc7dd2adc8f1e0c0452abfeec7e92"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga578dc7dd2adc8f1e0c0452abfeec7e92">LL_ADC_REG_StartConversionSWStart</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga578dc7dd2adc8f1e0c0452abfeec7e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start ADC group regular conversion.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga578dc7dd2adc8f1e0c0452abfeec7e92">More...</a><br /></td></tr>
<tr class="separator:ga578dc7dd2adc8f1e0c0452abfeec7e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25ab601eb144086a0eddc7b393b5343"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gad25ab601eb144086a0eddc7b393b5343">LL_ADC_REG_StartConversionExtTrig</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</td></tr>
<tr class="memdesc:gad25ab601eb144086a0eddc7b393b5343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start ADC group regular conversion from external trigger.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gad25ab601eb144086a0eddc7b393b5343">More...</a><br /></td></tr>
<tr class="separator:gad25ab601eb144086a0eddc7b393b5343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56dad4dd5db7cb84a1f6a2b2811711f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga56dad4dd5db7cb84a1f6a2b2811711f3">LL_ADC_REG_StopConversionExtTrig</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga56dad4dd5db7cb84a1f6a2b2811711f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop ADC group regular conversion from external trigger.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga56dad4dd5db7cb84a1f6a2b2811711f3">More...</a><br /></td></tr>
<tr class="separator:ga56dad4dd5db7cb84a1f6a2b2811711f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f21f66472d5b8f5a280d5d91169b38e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga2f21f66472d5b8f5a280d5d91169b38e">LL_ADC_REG_ReadConversionData32</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga2f21f66472d5b8f5a280d5d91169b38e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion data, range fit for all ADC configurations: all ADC resolutions and all oversampling increased data width (for devices with feature oversampling). @rmtoll DR RDATA LL_ADC_REG_ReadConversionData32.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga2f21f66472d5b8f5a280d5d91169b38e">More...</a><br /></td></tr>
<tr class="separator:ga2f21f66472d5b8f5a280d5d91169b38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20611d1c7a2fb8d01e08f8e5234afba7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga20611d1c7a2fb8d01e08f8e5234afba7">LL_ADC_REG_ReadConversionData12</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga20611d1c7a2fb8d01e08f8e5234afba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion data, range fit for ADC resolution 12 bits.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga20611d1c7a2fb8d01e08f8e5234afba7">More...</a><br /></td></tr>
<tr class="separator:ga20611d1c7a2fb8d01e08f8e5234afba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab32bca83b36bf4b4a80a38d1a2d5c4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gaab32bca83b36bf4b4a80a38d1a2d5c4d">LL_ADC_REG_ReadConversionData10</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gaab32bca83b36bf4b4a80a38d1a2d5c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion data, range fit for ADC resolution 10 bits.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#gaab32bca83b36bf4b4a80a38d1a2d5c4d">More...</a><br /></td></tr>
<tr class="separator:gaab32bca83b36bf4b4a80a38d1a2d5c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8042b3465bd9b6c6f19d6c2f0a4217"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga1e8042b3465bd9b6c6f19d6c2f0a4217">LL_ADC_REG_ReadConversionData8</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga1e8042b3465bd9b6c6f19d6c2f0a4217"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion data, range fit for ADC resolution 8 bits.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga1e8042b3465bd9b6c6f19d6c2f0a4217">More...</a><br /></td></tr>
<tr class="separator:ga1e8042b3465bd9b6c6f19d6c2f0a4217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857d277bc4accf63e04e326973c8bd8f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga857d277bc4accf63e04e326973c8bd8f">LL_ADC_REG_ReadConversionData6</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga857d277bc4accf63e04e326973c8bd8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion data, range fit for ADC resolution 6 bits.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___regular.html#ga857d277bc4accf63e04e326973c8bd8f">More...</a><br /></td></tr>
<tr class="separator:ga857d277bc4accf63e04e326973c8bd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbd42c6b062c874cae05973ae1b88ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga3cbd42c6b062c874cae05973ae1b88ec">LL_ADC_INJ_StartConversionSWStart</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga3cbd42c6b062c874cae05973ae1b88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start ADC group injected conversion.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga3cbd42c6b062c874cae05973ae1b88ec">More...</a><br /></td></tr>
<tr class="separator:ga3cbd42c6b062c874cae05973ae1b88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3eb67a7b76ed4f64541b5e94b757201"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab3eb67a7b76ed4f64541b5e94b757201">LL_ADC_INJ_StartConversionExtTrig</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</td></tr>
<tr class="memdesc:gab3eb67a7b76ed4f64541b5e94b757201"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start ADC group injected conversion from external trigger.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab3eb67a7b76ed4f64541b5e94b757201">More...</a><br /></td></tr>
<tr class="separator:gab3eb67a7b76ed4f64541b5e94b757201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b794fc3a20d3aad7f831d3b433e309"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga25b794fc3a20d3aad7f831d3b433e309">LL_ADC_INJ_StopConversionExtTrig</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga25b794fc3a20d3aad7f831d3b433e309"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop ADC group injected conversion from external trigger.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga25b794fc3a20d3aad7f831d3b433e309">More...</a><br /></td></tr>
<tr class="separator:ga25b794fc3a20d3aad7f831d3b433e309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2445ff8c4be4f4a7d30c38c8dbca2544"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga2445ff8c4be4f4a7d30c38c8dbca2544">LL_ADC_INJ_ReadConversionData32</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:ga2445ff8c4be4f4a7d30c38c8dbca2544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group regular conversion data, range fit for all ADC configurations: all ADC resolutions and all oversampling increased data width (for devices with feature oversampling). @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData32<br  />
 JDR2 JDATA LL_ADC_INJ_ReadConversionData32<br  />
 JDR3 JDATA LL_ADC_INJ_ReadConversionData32<br  />
 JDR4 JDATA LL_ADC_INJ_ReadConversionData32.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga2445ff8c4be4f4a7d30c38c8dbca2544">More...</a><br /></td></tr>
<tr class="separator:ga2445ff8c4be4f4a7d30c38c8dbca2544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c47329818fd750ae1f3d8b97c79f28"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga12c47329818fd750ae1f3d8b97c79f28">LL_ADC_INJ_ReadConversionData12</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:ga12c47329818fd750ae1f3d8b97c79f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion data, range fit for ADC resolution 12 bits.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga12c47329818fd750ae1f3d8b97c79f28">More...</a><br /></td></tr>
<tr class="separator:ga12c47329818fd750ae1f3d8b97c79f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798b3e702e3ab7db9bcccb8699e2a6a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga798b3e702e3ab7db9bcccb8699e2a6a0">LL_ADC_INJ_ReadConversionData10</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:ga798b3e702e3ab7db9bcccb8699e2a6a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion data, range fit for ADC resolution 10 bits.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga798b3e702e3ab7db9bcccb8699e2a6a0">More...</a><br /></td></tr>
<tr class="separator:ga798b3e702e3ab7db9bcccb8699e2a6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab150cc9886c99d8ed26db72ff08c6c5d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab150cc9886c99d8ed26db72ff08c6c5d">LL_ADC_INJ_ReadConversionData8</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:gab150cc9886c99d8ed26db72ff08c6c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion data, range fit for ADC resolution 8 bits.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#gab150cc9886c99d8ed26db72ff08c6c5d">More...</a><br /></td></tr>
<tr class="separator:gab150cc9886c99d8ed26db72ff08c6c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e61177de799b67cbdf3d98be4fb686"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga01e61177de799b67cbdf3d98be4fb686">LL_ADC_INJ_ReadConversionData6</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:ga01e61177de799b67cbdf3d98be4fb686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion data, range fit for ADC resolution 6 bits.  <a href="group___a_d_c___l_l___e_f___operation___a_d_c___group___injected.html#ga01e61177de799b67cbdf3d98be4fb686">More...</a><br /></td></tr>
<tr class="separator:ga01e61177de799b67cbdf3d98be4fb686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3578cbede52a1cfb27f1b668beb16fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaa3578cbede52a1cfb27f1b668beb16fd">LL_ADC_IsActiveFlag_EOCS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gaa3578cbede52a1cfb27f1b668beb16fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get flag ADC group regular end of unitary conversion or end of sequence conversions, depending on ADC configuration.  <a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaa3578cbede52a1cfb27f1b668beb16fd">More...</a><br /></td></tr>
<tr class="separator:gaa3578cbede52a1cfb27f1b668beb16fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76370e18115de76765fcb94d2309af52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga76370e18115de76765fcb94d2309af52">LL_ADC_IsActiveFlag_OVR</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga76370e18115de76765fcb94d2309af52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get flag ADC group regular overrun. @rmtoll SR OVR LL_ADC_IsActiveFlag_OVR.  <a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga76370e18115de76765fcb94d2309af52">More...</a><br /></td></tr>
<tr class="separator:ga76370e18115de76765fcb94d2309af52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89af510586f77048add66a5061641ea5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga89af510586f77048add66a5061641ea5">LL_ADC_IsActiveFlag_JEOS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga89af510586f77048add66a5061641ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get flag ADC group injected end of sequence conversions. @rmtoll SR JEOC LL_ADC_IsActiveFlag_JEOS.  <a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga89af510586f77048add66a5061641ea5">More...</a><br /></td></tr>
<tr class="separator:ga89af510586f77048add66a5061641ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db31553eff9363bed38d13e515ab7f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga6db31553eff9363bed38d13e515ab7f6">LL_ADC_IsActiveFlag_AWD1</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga6db31553eff9363bed38d13e515ab7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get flag ADC analog watchdog 1 flag @rmtoll SR AWD LL_ADC_IsActiveFlag_AWD1.  <a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga6db31553eff9363bed38d13e515ab7f6">More...</a><br /></td></tr>
<tr class="separator:ga6db31553eff9363bed38d13e515ab7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0700961d79f2c864bdcfa1b5f63247e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gae0700961d79f2c864bdcfa1b5f63247e">LL_ADC_ClearFlag_EOCS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gae0700961d79f2c864bdcfa1b5f63247e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear flag ADC group regular end of unitary conversion or end of sequence conversions, depending on ADC configuration.  <a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gae0700961d79f2c864bdcfa1b5f63247e">More...</a><br /></td></tr>
<tr class="separator:gae0700961d79f2c864bdcfa1b5f63247e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f3279ca812c1772e642840db68ef34"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaf3f3279ca812c1772e642840db68ef34">LL_ADC_ClearFlag_OVR</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gaf3f3279ca812c1772e642840db68ef34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear flag ADC group regular overrun. @rmtoll SR OVR LL_ADC_ClearFlag_OVR.  <a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#gaf3f3279ca812c1772e642840db68ef34">More...</a><br /></td></tr>
<tr class="separator:gaf3f3279ca812c1772e642840db68ef34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abd5935dc0f66213985845c7e47afb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga1abd5935dc0f66213985845c7e47afb9">LL_ADC_ClearFlag_JEOS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga1abd5935dc0f66213985845c7e47afb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear flag ADC group injected end of sequence conversions. @rmtoll SR JEOC LL_ADC_ClearFlag_JEOS.  <a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga1abd5935dc0f66213985845c7e47afb9">More...</a><br /></td></tr>
<tr class="separator:ga1abd5935dc0f66213985845c7e47afb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2381f0dd705ebe0233fad4515b0818d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga2381f0dd705ebe0233fad4515b0818d3">LL_ADC_ClearFlag_AWD1</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga2381f0dd705ebe0233fad4515b0818d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear flag ADC analog watchdog 1. @rmtoll SR AWD LL_ADC_ClearFlag_AWD1.  <a href="group___a_d_c___l_l___e_f___f_l_a_g___management.html#ga2381f0dd705ebe0233fad4515b0818d3">More...</a><br /></td></tr>
<tr class="separator:ga2381f0dd705ebe0233fad4515b0818d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad1385d445f3ad8339b4a7587805135"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga0ad1385d445f3ad8339b4a7587805135">LL_ADC_EnableIT_EOCS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga0ad1385d445f3ad8339b4a7587805135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interruption ADC group regular end of unitary conversion or end of sequence conversions, depending on ADC configuration.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga0ad1385d445f3ad8339b4a7587805135">More...</a><br /></td></tr>
<tr class="separator:ga0ad1385d445f3ad8339b4a7587805135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b1ff0c880248de94063cc60000711"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#gaf86b1ff0c880248de94063cc60000711">LL_ADC_EnableIT_OVR</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gaf86b1ff0c880248de94063cc60000711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ADC group regular interruption overrun. @rmtoll CR1 OVRIE LL_ADC_EnableIT_OVR.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#gaf86b1ff0c880248de94063cc60000711">More...</a><br /></td></tr>
<tr class="separator:gaf86b1ff0c880248de94063cc60000711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cfee4ea81d963b134ee4a9b59d3540"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga55cfee4ea81d963b134ee4a9b59d3540">LL_ADC_EnableIT_JEOS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga55cfee4ea81d963b134ee4a9b59d3540"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interruption ADC group injected end of sequence conversions. @rmtoll CR1 JEOCIE LL_ADC_EnableIT_JEOS.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga55cfee4ea81d963b134ee4a9b59d3540">More...</a><br /></td></tr>
<tr class="separator:ga55cfee4ea81d963b134ee4a9b59d3540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff7fbd8b35c1197334614d4bcbafd0c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga9ff7fbd8b35c1197334614d4bcbafd0c">LL_ADC_EnableIT_AWD1</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga9ff7fbd8b35c1197334614d4bcbafd0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interruption ADC analog watchdog 1. @rmtoll CR1 AWDIE LL_ADC_EnableIT_AWD1.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga9ff7fbd8b35c1197334614d4bcbafd0c">More...</a><br /></td></tr>
<tr class="separator:ga9ff7fbd8b35c1197334614d4bcbafd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b4609b5c10bb1540b64d90ccd66306"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#gaa4b4609b5c10bb1540b64d90ccd66306">LL_ADC_DisableIT_EOCS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gaa4b4609b5c10bb1540b64d90ccd66306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interruption ADC group regular end of unitary conversion or end of sequence conversions, depending on ADC configuration.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#gaa4b4609b5c10bb1540b64d90ccd66306">More...</a><br /></td></tr>
<tr class="separator:gaa4b4609b5c10bb1540b64d90ccd66306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5558d840da3e93e1d12ac7c993fda2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga6a5558d840da3e93e1d12ac7c993fda2">LL_ADC_DisableIT_OVR</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga6a5558d840da3e93e1d12ac7c993fda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interruption ADC group regular overrun. @rmtoll CR1 OVRIE LL_ADC_DisableIT_OVR.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga6a5558d840da3e93e1d12ac7c993fda2">More...</a><br /></td></tr>
<tr class="separator:ga6a5558d840da3e93e1d12ac7c993fda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf513100582659d43b8ad3a8eb2b89c5c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#gaf513100582659d43b8ad3a8eb2b89c5c">LL_ADC_DisableIT_JEOS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:gaf513100582659d43b8ad3a8eb2b89c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interruption ADC group injected end of sequence conversions. @rmtoll CR1 JEOCIE LL_ADC_EnableIT_JEOS.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#gaf513100582659d43b8ad3a8eb2b89c5c">More...</a><br /></td></tr>
<tr class="separator:gaf513100582659d43b8ad3a8eb2b89c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d91ac77931cb2716a319d089ca8bfc6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga7d91ac77931cb2716a319d089ca8bfc6">LL_ADC_DisableIT_AWD1</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga7d91ac77931cb2716a319d089ca8bfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interruption ADC analog watchdog 1. @rmtoll CR1 AWDIE LL_ADC_EnableIT_AWD1.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga7d91ac77931cb2716a319d089ca8bfc6">More...</a><br /></td></tr>
<tr class="separator:ga7d91ac77931cb2716a319d089ca8bfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dee6d5ff0144b0ce7fab7ff76692d55"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga3dee6d5ff0144b0ce7fab7ff76692d55">LL_ADC_IsEnabledIT_EOCS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga3dee6d5ff0144b0ce7fab7ff76692d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get state of interruption ADC group regular end of unitary conversion or end of sequence conversions, depending on ADC configuration.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga3dee6d5ff0144b0ce7fab7ff76692d55">More...</a><br /></td></tr>
<tr class="separator:ga3dee6d5ff0144b0ce7fab7ff76692d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed1ecabfe54aa4d883217a9d2c08b60"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga7ed1ecabfe54aa4d883217a9d2c08b60">LL_ADC_IsEnabledIT_OVR</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga7ed1ecabfe54aa4d883217a9d2c08b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get state of interruption ADC group regular overrun (0: interrupt disabled, 1: interrupt enabled). @rmtoll CR1 OVRIE LL_ADC_IsEnabledIT_OVR.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga7ed1ecabfe54aa4d883217a9d2c08b60">More...</a><br /></td></tr>
<tr class="separator:ga7ed1ecabfe54aa4d883217a9d2c08b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020edec849fa3aca997c471105e9c8eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga020edec849fa3aca997c471105e9c8eb">LL_ADC_IsEnabledIT_JEOS</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga020edec849fa3aca997c471105e9c8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get state of interruption ADC group injected end of sequence conversions (0: interrupt disabled, 1: interrupt enabled). @rmtoll CR1 JEOCIE LL_ADC_EnableIT_JEOS.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga020edec849fa3aca997c471105e9c8eb">More...</a><br /></td></tr>
<tr class="separator:ga020edec849fa3aca997c471105e9c8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a95c7be074169c5fdf3da73e69d1188"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_f___i_t___management.html#ga9a95c7be074169c5fdf3da73e69d1188">LL_ADC_IsEnabledIT_AWD1</a> (<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</td></tr>
<tr class="memdesc:ga9a95c7be074169c5fdf3da73e69d1188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get state of interruption ADC analog watchdog 1 (0: interrupt disabled, 1: interrupt enabled). @rmtoll CR1 AWDIE LL_ADC_EnableIT_AWD1.  <a href="group___a_d_c___l_l___e_f___i_t___management.html#ga9a95c7be074169c5fdf3da73e69d1188">More...</a><br /></td></tr>
<tr class="separator:ga9a95c7be074169c5fdf3da73e69d1188"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of ADC LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
