// Seed: 3914807944
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  reg  id_5;
  tri0 id_6, id_7;
  initial
  `define pp_8 0
  string id_9 = "";
  always id_5.id_5 <= id_7 || id_6;
  assign id_7 = id_3;
  wire id_10;
  tri0 id_11;
  wire id_12;
  assign id_11 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10 = id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_10
  );
endmodule
