AIO_CLK -> {HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0, HW_AIO_RAAGA0, HW_AIO, HW_AIO_VEC}
AIO_SRAM -> {HW_AIO_SRAM}
ASP -> {HW_ASP, HW_ASP_ASPT_ASP_540, HW_ASP_BVN_DVPHR0_DVPHT0_VEC}
ASP_SRAM -> {HW_ASP_SRAM}
AUD_AIO -> {AIO_CLK, AIO_SRAM}
AUD_PLL0 -> {MX_INTERNAL_MUX_SELECT_AUDIO0_OSCREF_CMOS_CLOCK, HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_AUD_PLL0}
AUD_PLL1 -> {MX_INTERNAL_MUX_SELECT_AUDIO1_OSCREF_CMOS_CLOCK, HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_AUD_PLL1}
AVD -> {AVD0, AVD1}
AVD0 -> {AVD0_CLK, AVD0_PWR}
AVD0_CLK -> {HW_HVD0_HVD0_CPU}
AVD0_PWR -> {HW_HVD0_SRAM, HW_HVDP0_SRAM, HW_HVDS0_SRAM}
AVD1 -> {AVD1_CLK, AVD1_PWR}
AVD1_CLK -> {HW_HVD1_HVD1_CPU}
AVD1_PWR -> {HW_HVD1_SRAM, HW_HVDP1_SRAM, HW_HVDS1_SRAM}
BINT_OPEN -> {ASP, AUD_AIO, AVD, GRAPHICS3D, HDMI_RX0_CLK, HDMI_TX0_CLK, M2MC, MM_M2MC0, RAAGA, SMARTCARD0, SMARTCARD1, VDC, VICE, XPT}
BVN -> {HW_ASP_BVN_DVPHR0_DVPHT0_VEC, HW_BVN, HW_BVN_DVPHR0_DVPHT0_VEC, HW_BVN_SRAM}
DMA -> {XPT_XMEMIF}
GRAPHICS3D -> {HW_V3D_V3D}
GRAPHICS3D_SRAM -> {HW_V3D_SRAM}
HDMI_RX0_CLK -> {HW_ASP_BVN_DVPHR0_DVPHT0_VEC, HW_BVN_DVPHR0_DVPHT0_VEC, HW_DVPHR0_SECBUS, HW_DVPHR0}
HDMI_RX0_PHY -> {HW_HDMI_RX0_PHY}
HDMI_RX0_SRAM -> {HW_DVPHR0_SRAM}
HDMI_TX0_CLK -> {HW_ASP_BVN_DVPHR0_DVPHT0_VEC, HW_BVN_DVPHR0_DVPHT0_VEC, HW_DVPHT0}
HDMI_TX0_PHY -> {HW_HDMI_TX0_PHY}
HSM -> {XPT_XMEMIF}
HW_ASP_ASPT_ASP_540 -> {HW_XPT_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
HW_AUD_PLL0 -> {HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0, HW_AIO_RAAGA0, HW_AIO, HW_AIO_VEC}
HW_AUD_PLL1 -> {HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0, HW_AIO_RAAGA0, HW_AIO, HW_AIO_VEC}
HW_HDMI_RX0_PHY -> {HW_ASP_BVN_DVPHR0_DVPHT0_VEC, HW_BVN_DVPHR0_DVPHT0_VEC, HW_DVPHR0_SECBUS, HW_DVPHR0}
HW_HDMI_TX0_PHY -> {HW_ASP_BVN_DVPHR0_DVPHT0_VEC, HW_BVN_DVPHR0_DVPHT0_VEC, HW_DVPHT0}
HW_HVD0_HVD0_CORE -> {HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
HW_HVD0_HVD0_CPU -> {HW_HVD0, HW_HVD0_HVD0_CORE, HW_HVD0_SECBUS, HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1}
HW_HVD1_HVD1_CORE -> {HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
HW_HVD1_HVD1_CPU -> {HW_HVD1, HW_HVD1_HVD1_CORE, HW_HVD1_SECBUS, HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1}
HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {DV_HVD_CTRL_CH0_div}
HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {DV_HVD_CTRL_CH1_div}
HW_HVD_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {DV_HVD_CTRL_CH2_div}
HW_HVD_CH_CTRL_CH_5_POST_DIV_HOLD_CH5 -> {DV_HVD_CTRL_CH5_div}
HW_NETWORK_CH_CTRL_CH_5_POST_DIV_HOLD_CH5 -> {DV_NETWORK_CTRL_CH5_div}
HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0 -> {HW_NETWORK_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_AIO_RAAGA0, HW_RAAGA0}
HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0 -> {HW_NETWORK_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_AIO_RAAGA0, HW_RAAGA0}
HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_SC0_RESET_RESETD}
HW_SC0_PWRON_PWRON_PLL -> {HW_SC0_LDO_PWRON_LDO_PWRON_PLL}
HW_SC0_RESET_RESETD -> {HW_SC0_PWRON_PWRON_PLL}
HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_SC1_RESET_RESETD}
HW_SC1_PWRON_PWRON_PLL -> {HW_SC1_LDO_PWRON_LDO_PWRON_PLL}
HW_SC1_RESET_RESETD -> {HW_SC1_PWRON_PWRON_PLL}
HW_SYS_CTRL_SC0 -> {MX_SMARTCARD_MUX_SELECT_SC0_CLOCK}
HW_SYS_CTRL_SC1 -> {MX_SMARTCARD_MUX_SELECT_SC1_CLOCK}
HW_V3D_V3D -> {HW_HVD_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_V3D}
HW_VCXO0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_VCXO0_RESET_RESETD}
HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {HW_VCXO0_RESET_RESETD}
HW_VCXO0_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {HW_VCXO0_RESET_RESETD}
HW_VCXO0_PWRON_PWRON_PLL -> {HW_VCXO0_LDO_PWRON_LDO_PWRON_PLL}
HW_VCXO0_RESET_RESETD -> {HW_VCXO0_PWRON_PWRON_PLL}
HW_VCXO1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_VCXO1_RESET_RESETD}
HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {HW_VCXO1_RESET_RESETD}
HW_VCXO1_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {HW_VCXO1_RESET_RESETD}
HW_VCXO1_PWRON_PWRON_PLL -> {HW_VCXO1_LDO_PWRON_LDO_PWRON_PLL}
HW_VCXO1_RESET_RESETD -> {HW_VCXO1_PWRON_PWRON_PLL}
HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0 -> {HW_HVD_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
HW_VEC_AIO_GFX_MM_M2MC0_GFX_MM_M2MC0_MM_M2MC0 -> {HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4}
HW_VEC_AIO_GFX_VEC_ITU656_0 -> {MX_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK}
HW_XPT_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {DV_XPT_CTRL_CH0_div}
HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {DV_XPT_CTRL_CH1_div}
HW_XPT_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {DV_XPT_CTRL_CH2_div}
HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4 -> {DV_XPT_CTRL_CH4_div}
M2MC -> {M2MC0, M2MC1}
M2MC0 -> {HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0, HW_M2MC0_M2MC1}
M2MC0_SRAM -> {HW_M2MC0_SRAM}
M2MC1 -> {HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0, HW_M2MC0_M2MC1}
M2MC_SRAM -> {M2MC0_SRAM}
MAGNUM_CONTROLLED -> {ASP, ASP_SRAM, AUD_AIO, AUD_PLL0, AUD_PLL1, AVD, GRAPHICS3D, GRAPHICS3D_SRAM, HDMI_RX0_CLK, HDMI_RX0_PHY, HDMI_RX0_SRAM, HDMI_TX0_CLK, HDMI_TX0_PHY, M2MC, MMM2MC0_SRAM, MM_M2MC0, RAAGA, SMARTCARD0, SMARTCARD1, VDC, VDC_HDMI_RX_CLK0, VDC_HDMI_TX_PHY0, VDC_STG0, VDC_STG1, VICE, XPT, XPT_SRAM}
MMM2MC0_SRAM -> {HW_MMM2MC0_SRAM}
MM_M2MC0 -> {HW_MM_M2MC0, HW_VEC_AIO_GFX_MM_M2MC0_GFX_MM_M2MC0_MM_M2MC0}
MX_INTERNAL_MUX_SELECT_AUDIO0_OSCREF_CMOS_CLOCK -> {HW_VCXO0_CH_CTRL_CH_2_POST_DIV_HOLD_CH2, HW_VCXO1_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
MX_INTERNAL_MUX_SELECT_AUDIO1_OSCREF_CMOS_CLOCK -> {HW_VCXO0_CH_CTRL_CH_2_POST_DIV_HOLD_CH2, HW_VCXO1_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
MX_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK -> {HW_VCXO0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_VCXO1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_SMARTCARD_MUX_SELECT_SC0_CLOCK -> {HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_SMARTCARD_MUX_SELECT_SC1_CLOCK -> {HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
RAAGA -> {RAAGA0_CLK, RAAGA0_DSP, RAAGA0_SRAM}
RAAGA0_CLK -> {HW_AIO_RAAGA0, HW_RAAGA0}
RAAGA0_DSP -> {HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0}
RAAGA0_SRAM -> {HW_RAAGA0_SRAM}
SECURE_ACCESS -> {HW_SECBUS_XPT_XPT_REMUX, HW_DVPHR0_SECBUS, HW_HVD0_SECBUS, HW_HVD1_SECBUS, HW_SECBUS_VICE20}
SMARTCARD0 -> {HW_SYS_CTRL_SC0}
SMARTCARD1 -> {HW_SYS_CTRL_SC1}
VDC -> {BVN, VDC_656_OUT, VDC_DAC, VDC_VEC}
VDC_656_OUT -> {HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VEC_AIO_GFX_VEC_ITU656_0, HW_ITU656_VEC}
VDC_DAC -> {HW_VDAC}
VDC_HDMI_RX_CLK0 -> {HDMI_RX0_CLK}
VDC_HDMI_TX_PHY0 -> {HDMI_TX0_PHY}
VDC_STG0 -> {VICE0_CLK}
VDC_STG1 -> {VICE0_CLK}
VDC_VEC -> {HW_ASP_BVN_DVPHR0_DVPHT0_VEC, HW_BVN_DVPHR0_DVPHT0_VEC, HW_AIO_VEC, HW_ITU656_VEC, HW_VEC, HW_VEC_SRAM}
VICE -> {VICE0}
VICE0 -> {VICE0_CLK}
VICE0_CLK -> {HW_VICE20, HW_SECBUS_VICE20}
XPT -> {XPT_PACKETSUB, XPT_PARSER, XPT_PLAYBACK, XPT_RAVE, XPT_REMUX}
XPT_PACKETSUB -> {XPT_XMEMIF}
XPT_PARSER -> {XPT_XMEMIF}
XPT_PLAYBACK -> {XPT_XMEMIF}
XPT_RAVE -> {XPT_XMEMIF}
XPT_REMUX -> {HW_XPT_REMUX, HW_XPT_XPT_REMUX, HW_SECBUS_XPT_XPT_REMUX, HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_XPT_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
XPT_SRAM -> {HW_XPT_SRAM}
XPT_XMEMIF -> {HW_XPT_XPT_REMUX, HW_SECBUS_XPT_XPT_REMUX, HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_XPT_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
