\hypertarget{struct_l_p_t_i_m___type_def}{}\doxysection{LPTIM\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_p_t_i_m___type_def}\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}}


LPTIMER.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a5b270971af377ca8387e65bb9267dd0e}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a09774178fdd5412dd8f4539f431b15c9}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a58d1ea360d85b8d4f13e4f6bba594ea7}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a35c555cdc39e12f291f1e96bdf953ec4}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_aa4900090e51a693ed07d4a90eb45ddf8}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0f22edd659052ecb52c692e507a8ebdc}{CMP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0aa430eedacf1806e078057cd5e6970c}{ARR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a8c510cd4e483030373cb03eb347d65df}{CNT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a4aa9c39c3cecccb9a1a3aab50fb0fb45}{OR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LPTIMER. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a0aa430eedacf1806e078057cd5e6970c}\label{struct_l_p_t_i_m___type_def_a0aa430eedacf1806e078057cd5e6970c}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ARR@{ARR}}
\index{ARR@{ARR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ARR}{ARR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+ARR}

LPTIM Autoreload register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a35c555cdc39e12f291f1e96bdf953ec4}\label{struct_l_p_t_i_m___type_def_a35c555cdc39e12f291f1e96bdf953ec4}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+CFGR}

LPTIM Configuration register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a0f22edd659052ecb52c692e507a8ebdc}\label{struct_l_p_t_i_m___type_def_a0f22edd659052ecb52c692e507a8ebdc}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CMP@{CMP}}
\index{CMP@{CMP}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMP}{CMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+CMP}

LPTIM Compare register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a8c510cd4e483030373cb03eb347d65df}\label{struct_l_p_t_i_m___type_def_a8c510cd4e483030373cb03eb347d65df}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+CNT}

LPTIM Counter register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_aa4900090e51a693ed07d4a90eb45ddf8}\label{struct_l_p_t_i_m___type_def_aa4900090e51a693ed07d4a90eb45ddf8}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+CR}

LPTIM Control register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a09774178fdd5412dd8f4539f431b15c9}\label{struct_l_p_t_i_m___type_def_a09774178fdd5412dd8f4539f431b15c9}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+ICR}

LPTIM Interrupt Clear register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a58d1ea360d85b8d4f13e4f6bba594ea7}\label{struct_l_p_t_i_m___type_def_a58d1ea360d85b8d4f13e4f6bba594ea7}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!IER@{IER}}
\index{IER@{IER}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+IER}

LPTIM Interrupt Enable register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a5b270971af377ca8387e65bb9267dd0e}\label{struct_l_p_t_i_m___type_def_a5b270971af377ca8387e65bb9267dd0e}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+ISR}

LPTIM Interrupt and Status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_l_p_t_i_m___type_def_a4aa9c39c3cecccb9a1a3aab50fb0fb45}\label{struct_l_p_t_i_m___type_def_a4aa9c39c3cecccb9a1a3aab50fb0fb45}} 
\index{LPTIM\_TypeDef@{LPTIM\_TypeDef}!OR@{OR}}
\index{OR@{OR}!LPTIM\_TypeDef@{LPTIM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTIM\+\_\+\+Type\+Def\+::\+OR}

LPTIM Option register, Address offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/alixh/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/\+TP\+\_\+\+Automatique/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
