=====
SETUP
-2.428
16.068
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[1].u/n19_s0
6.794
7.855
u_tx/gen_enc[1].u/n101_s13
8.280
8.906
u_tx/gen_enc[1].u/n101_s12
8.917
9.949
u_tx/gen_enc[1].u/n101_s11
9.960
11.059
u_tx/gen_enc[1].u/n101_s5
11.879
12.978
u_tx/gen_enc[1].u/n101_s1
13.315
14.137
u_tx/gen_enc[1].u/n100_s0
14.969
16.068
u_tx/gen_enc[1].u/qm_reg_7_s0
16.068
=====
SETUP
-2.361
16.001
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[1].u/n19_s0
6.794
7.855
u_tx/gen_enc[1].u/n101_s13
8.280
8.906
u_tx/gen_enc[1].u/n101_s12
8.917
9.949
u_tx/gen_enc[1].u/n101_s11
9.960
11.059
u_tx/gen_enc[1].u/n101_s5
11.879
12.978
u_tx/gen_enc[1].u/n101_s1
13.315
14.137
u_tx/gen_enc[1].u/n96_s1
14.969
16.001
u_tx/gen_enc[1].u/qm_reg_5_s0
16.001
=====
SETUP
-2.007
15.647
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[0].u/n19_s0
6.804
7.836
u_tx/gen_enc[0].u/n101_s13
8.336
9.138
u_tx/gen_enc[0].u/n101_s12
9.559
10.591
u_tx/gen_enc[0].u/n101_s11
10.602
11.228
u_tx/gen_enc[0].u/n101_s5
12.363
12.989
u_tx/gen_enc[0].u/n101_s1
13.325
14.127
u_tx/gen_enc[0].u/n100_s0
14.548
15.647
u_tx/gen_enc[0].u/qm_reg_7_s0
15.647
=====
SETUP
-2.004
15.644
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[1].u/n19_s0
6.794
7.855
u_tx/gen_enc[1].u/n101_s13
8.280
8.906
u_tx/gen_enc[1].u/n101_s12
8.917
9.949
u_tx/gen_enc[1].u/n101_s11
9.960
11.059
u_tx/gen_enc[1].u/n101_s5
11.879
12.978
u_tx/gen_enc[1].u/n101_s1
13.315
14.117
u_tx/gen_enc[1].u/n88_s0
14.545
15.644
u_tx/gen_enc[1].u/qm_reg_1_s0
15.644
=====
SETUP
-1.959
15.599
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[1].u/n19_s0
6.794
7.855
u_tx/gen_enc[1].u/n101_s13
8.280
8.906
u_tx/gen_enc[1].u/n101_s12
8.917
9.949
u_tx/gen_enc[1].u/n101_s11
9.960
11.059
u_tx/gen_enc[1].u/n101_s5
11.879
12.978
u_tx/gen_enc[1].u/n101_s1
13.315
14.137
u_tx/gen_enc[1].u/n92_s0
14.973
15.599
u_tx/gen_enc[1].u/qm_reg_3_s0
15.599
=====
SETUP
-1.959
15.599
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[1].u/n19_s0
6.794
7.855
u_tx/gen_enc[1].u/n101_s13
8.280
8.906
u_tx/gen_enc[1].u/n101_s12
8.917
9.949
u_tx/gen_enc[1].u/n101_s11
9.960
11.059
u_tx/gen_enc[1].u/n101_s5
11.879
12.978
u_tx/gen_enc[1].u/n101_s1
13.315
14.137
u_tx/gen_enc[1].u/qm_reg_8_s0
15.599
=====
SETUP
-1.546
15.186
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[0].u/n19_s0
6.804
7.836
u_tx/gen_enc[0].u/n101_s13
8.336
9.138
u_tx/gen_enc[0].u/n101_s12
9.559
10.591
u_tx/gen_enc[0].u/n101_s11
10.602
11.228
u_tx/gen_enc[0].u/n101_s5
12.363
12.989
u_tx/gen_enc[0].u/n101_s1
13.325
14.127
u_tx/gen_enc[0].u/n88_s0
14.560
15.186
u_tx/gen_enc[0].u/qm_reg_1_s0
15.186
=====
SETUP
-1.546
15.186
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[0].u/n19_s0
6.804
7.836
u_tx/gen_enc[0].u/n101_s13
8.336
9.138
u_tx/gen_enc[0].u/n101_s12
9.559
10.591
u_tx/gen_enc[0].u/n101_s11
10.602
11.228
u_tx/gen_enc[0].u/n101_s5
12.363
12.989
u_tx/gen_enc[0].u/n101_s1
13.325
14.127
u_tx/gen_enc[0].u/n92_s0
14.560
15.186
u_tx/gen_enc[0].u/qm_reg_3_s0
15.186
=====
SETUP
-1.546
15.186
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[0].u/n19_s0
6.804
7.836
u_tx/gen_enc[0].u/n101_s13
8.336
9.138
u_tx/gen_enc[0].u/n101_s12
9.559
10.591
u_tx/gen_enc[0].u/n101_s11
10.602
11.228
u_tx/gen_enc[0].u/n101_s5
12.363
12.989
u_tx/gen_enc[0].u/n101_s1
13.325
14.127
u_tx/gen_enc[0].u/n96_s1
14.560
15.186
u_tx/gen_enc[0].u/qm_reg_5_s0
15.186
=====
SETUP
-1.545
15.185
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[0].u/n19_s0
6.804
7.836
u_tx/gen_enc[0].u/n101_s13
8.336
9.138
u_tx/gen_enc[0].u/n101_s12
9.559
10.591
u_tx/gen_enc[0].u/n101_s11
10.602
11.228
u_tx/gen_enc[0].u/n101_s5
12.363
12.989
u_tx/gen_enc[0].u/n101_s1
13.325
14.127
u_tx/gen_enc[0].u/qm_reg_8_s0
15.185
=====
SETUP
-1.280
14.920
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/n1878_s47
5.311
6.410
u_vga/n1931_s70
8.258
9.080
u_vga/n1929_s71
10.380
11.479
u_vga/n1929_s65
12.784
13.883
u_vga/n1929_s63
13.888
14.920
u_vga/cb_rgb_reg_13_s2
14.920
=====
SETUP
-0.862
14.502
13.640
u_vga/hcount_9_s0
0.572
1.030
u_vga/n1881_s46
2.828
3.927
u_vga/n1910_s76
4.421
5.453
u_vga/n1951_s67
7.253
8.285
u_vga/n1924_s68
9.585
10.684
u_vga/n1924_s65
11.488
12.587
u_vga/n1924_s64
13.876
14.502
u_vga/cb_rgb_reg_15_s2
14.502
=====
SETUP
-0.851
14.491
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1877_s41
7.419
8.451
u_vga/n1906_s67
9.921
10.743
u_vga/n1908_s63
10.754
11.576
u_vga/n1931_s65
13.392
14.491
u_vga/cb_rgb_reg_12_s2
14.491
=====
SETUP
-0.612
14.253
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[2].u/n19_s0
7.126
7.948
u_tx/gen_enc[2].u/n101_s13
7.959
8.585
u_tx/gen_enc[2].u/n101_s12
8.596
9.222
u_tx/gen_enc[2].u/n101_s9
9.233
10.055
u_tx/gen_enc[2].u/n101_s2
10.876
11.502
u_tx/gen_enc[2].u/n101_s1
11.507
12.606
u_tx/gen_enc[2].u/n92_s0
13.431
14.253
u_tx/gen_enc[2].u/qm_reg_3_s0
14.253
=====
SETUP
-0.612
14.253
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[2].u/n19_s0
7.126
7.948
u_tx/gen_enc[2].u/n101_s13
7.959
8.585
u_tx/gen_enc[2].u/n101_s12
8.596
9.222
u_tx/gen_enc[2].u/n101_s9
9.233
10.055
u_tx/gen_enc[2].u/n101_s2
10.876
11.502
u_tx/gen_enc[2].u/n101_s1
11.507
12.606
u_tx/gen_enc[2].u/n96_s1
13.431
14.253
u_tx/gen_enc[2].u/qm_reg_5_s0
14.253
=====
SETUP
-0.566
14.206
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[2].u/n19_s0
7.126
7.948
u_tx/gen_enc[2].u/n101_s13
7.959
8.585
u_tx/gen_enc[2].u/n101_s12
8.596
9.222
u_tx/gen_enc[2].u/n101_s9
9.233
10.055
u_tx/gen_enc[2].u/n101_s2
10.876
11.502
u_tx/gen_enc[2].u/n101_s1
11.507
12.606
u_tx/gen_enc[2].u/n100_s0
13.107
14.206
u_tx/gen_enc[2].u/qm_reg_7_s0
14.206
=====
SETUP
-0.536
14.176
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1886_s39
7.429
8.461
u_vga/n1944_s70
9.761
10.822
u_vga/n1944_s65
11.241
12.340
u_vga/n1944_s62
13.144
14.176
u_vga/cb_rgb_reg_7_s4
14.176
=====
SETUP
-0.444
14.084
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1877_s41
7.419
8.451
u_vga/n1906_s67
9.921
10.743
u_vga/n1908_s63
10.754
11.576
u_vga/n1956_s62
13.052
14.084
u_vga/cb_rgb_reg_2_s4
14.084
=====
SETUP
-0.416
14.057
13.640
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
0.572
4.032
u_tx/gen_enc[2].u/n19_s0
7.126
7.948
u_tx/gen_enc[2].u/n101_s13
7.959
8.585
u_tx/gen_enc[2].u/n101_s12
8.596
9.222
u_tx/gen_enc[2].u/n101_s9
9.233
10.055
u_tx/gen_enc[2].u/n101_s2
10.876
11.502
u_tx/gen_enc[2].u/n101_s1
11.507
12.606
u_tx/gen_enc[2].u/qm_reg_8_s0
14.057
=====
SETUP
-0.295
13.935
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1877_s41
7.419
8.451
u_vga/n1906_s67
9.921
10.743
u_vga/n1908_s63
10.754
11.576
u_vga/n1919_s60
12.903
13.935
u_vga/cb_rgb_reg_17_s4
13.935
=====
SETUP
-0.204
13.844
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1877_s41
7.419
8.451
u_vga/n1906_s67
9.921
10.743
u_vga/n1908_s63
10.754
11.576
u_vga/n1954_s60
12.745
13.844
u_vga/cb_rgb_reg_3_s4
13.844
=====
SETUP
-0.204
13.844
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1877_s41
7.419
8.451
u_vga/n1906_s67
9.921
10.743
u_vga/n1908_s63
10.754
11.576
u_vga/n1934_s64
12.745
13.844
u_vga/cb_rgb_reg_11_s2
13.844
=====
SETUP
-0.136
13.776
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1877_s41
7.419
8.451
u_vga/n1906_s67
9.921
10.743
u_vga/n1908_s63
10.754
11.576
u_vga/n1961_s59
12.744
13.776
u_vga/cb_rgb_reg_0_s4
13.776
=====
SETUP
-0.136
13.776
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1877_s41
7.419
8.451
u_vga/n1906_s67
9.921
10.743
u_vga/n1908_s63
10.754
11.576
u_vga/n1942_s64
12.744
13.776
u_vga/cb_rgb_reg_8_s2
13.776
=====
SETUP
-0.134
13.774
13.640
u_vga/hcount_2_s0
0.572
1.030
u_vga/n80_s2
2.519
3.341
u_vga/hblank_reg_s4
5.142
5.768
u_vga/n1877_s41
7.419
8.451
u_vga/n1906_s67
9.921
10.743
u_vga/n1908_s63
10.754
11.576
u_vga/n1922_s59
12.742
13.774
u_vga/cb_rgb_reg_16_s4
13.774
=====
HOLD
0.708
1.221
0.513
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_5_s0
0.513
0.846
u_tx/gen_audio.u_audio/u_fifo/n7_s4
0.849
1.221
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_5_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_tx/gen_audio.u_audio/framecount_7_s0
0.513
0.846
u_tx/gen_audio.u_audio/n42_s1
0.849
1.221
u_tx/gen_audio.u_audio/framecount_7_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_vga/cb_rgb_reg_0_s4
0.513
0.846
u_vga/n1961_s59
0.849
1.221
u_vga/cb_rgb_reg_0_s4
1.221
=====
HOLD
0.708
1.221
0.513
u_vga/cb_rgb_reg_11_s2
0.513
0.846
u_vga/n1934_s64
0.849
1.221
u_vga/cb_rgb_reg_11_s2
1.221
=====
HOLD
0.708
1.221
0.513
u_vga/cb_rgb_reg_12_s2
0.513
0.846
u_vga/n1931_s65
0.849
1.221
u_vga/cb_rgb_reg_12_s2
1.221
=====
HOLD
0.708
1.221
0.513
u_vga/cb_rgb_reg_18_s4
0.513
0.846
u_vga/n1916_s60
0.849
1.221
u_vga/cb_rgb_reg_18_s4
1.221
=====
HOLD
0.708
1.221
0.513
u_vga/cb_rgb_reg_19_s4
0.513
0.846
u_vga/n1913_s60
0.849
1.221
u_vga/cb_rgb_reg_19_s4
1.221
=====
HOLD
0.708
1.221
0.513
u_vga/cblamp_reg_7_s0
0.513
0.846
u_vga/n325_s1
0.849
1.221
u_vga/cblamp_reg_7_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_vga/vcount_7_s0
0.513
0.846
u_vga/n118_s4
0.849
1.221
u_vga/vcount_7_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/u_sg1/sqdivcount_3_s0
0.513
0.846
u_chime/u_sg1/n47_s0
0.849
1.221
u_chime/u_sg1/sqdivcount_3_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/u_sg1/sqdivcount_6_s0
0.513
0.846
u_chime/u_sg1/n44_s0
0.849
1.221
u_chime/u_sg1/sqdivcount_6_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/u_sg0/sqdivcount_5_s0
0.513
0.846
u_chime/u_sg0/n45_s0
0.849
1.221
u_chime/u_sg0/sqdivcount_5_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/u_seq/slot_reg_s0
0.513
0.846
u_chime/u_seq/n281_s1
0.849
1.221
u_chime/u_seq/slot_reg_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/u_seq/tempocount_2_s0
0.513
0.846
u_chime/u_seq/n218_s2
0.849
1.221
u_chime/u_seq/tempocount_2_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/u_seq/tempocount_4_s0
0.513
0.846
u_chime/u_seq/n216_s1
0.849
1.221
u_chime/u_seq/tempocount_4_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/u_seq/tempocount_6_s0
0.513
0.846
u_chime/u_seq/n214_s1
0.849
1.221
u_chime/u_seq/tempocount_6_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/count10us_9_s0
0.513
0.846
u_chime/n39_s1
0.849
1.221
u_chime/count10us_9_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/count1ms_3_s0
0.513
0.846
u_chime/n22_s1
0.849
1.221
u_chime/count1ms_3_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/count1ms_6_s0
0.513
0.846
u_chime/n19_s1
0.849
1.221
u_chime/count1ms_6_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_chime/count10us_1_s0
0.513
0.846
u_chime/n47_s1
0.849
1.221
u_chime/count10us_1_s0
1.221
=====
HOLD
0.708
1.221
0.513
fs_counter_reg_1_s0
0.513
0.846
n78_s1
0.849
1.221
fs_counter_reg_1_s0
1.221
=====
HOLD
0.708
1.221
0.513
ms_counter_reg_0_s0
0.513
0.846
n29_s2
0.849
1.221
ms_counter_reg_0_s0
1.221
=====
HOLD
0.709
1.222
0.513
u_tx/gen_data.u_data/counter_reg_2_s1
0.513
0.846
u_tx/gen_data.u_data/n53_s1
0.850
1.222
u_tx/gen_data.u_data/counter_reg_2_s1
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_data.u_data/counter_reg_1_s1
0.513
0.846
u_tx/gen_data.u_data/n54_s2
0.850
1.222
u_tx/gen_data.u_data/counter_reg_1_s1
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_info.u_info/counter_reg_3_s0
0.513
0.846
u_tx/gen_info.u_info/n532_s1
0.850
1.222
u_tx/gen_info.u_info/counter_reg_3_s0
1.222
