<stg><name>multiplication</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="3">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="4">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="4" to="5">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="5" to="6">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="6" to="7">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b) nounwind

]]></node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind

]]></node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:6  %tmp = sext i32 %a_read to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %tmp_1 = sext i32 %b_read to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:8  %i0 = mul nsw i64 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:8  %i0 = mul nsw i64 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:8  %i0 = mul nsw i64 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:8  %i0 = mul nsw i64 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="16" st_id="5" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:8  %i0 = mul nsw i64 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="17" st_id="6" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:8  %i0 = mul nsw i64 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="33" op_0_bw="33" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_3 = call i33 @_ssdm_op_PartSelect.i33.i64.i32.i32(i64 %i0, i32 31, i32 63)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:10  %icmp = icmp sgt i33 %tmp_3, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="20" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @multiplication_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:11  %tmp_4 = icmp slt i64 %i0, -2147483648

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:12  %tmp_5 = trunc i64 %i0 to i32

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %phitmp = select i1 %icmp, i32 2147483647, i32 -2147483648

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="27" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %tmp_2 = or i1 %icmp, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %i0_1 = select i1 %tmp_2, i32 %phitmp, i32 %tmp_5

]]></node>
<StgValue><ssdm name="i0_1"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="32">
<![CDATA[
_ifconv:16  ret i32 %i0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
