# Half_Adder
Created a half adder in Verilog using an Artix 7 FPGA Evaluation board.
