TimeQuest Timing Analyzer report for tutor3
Sat Mar 02 18:29:12 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 11. Slow Model Setup: 'CLK_50Mhz'
 12. Slow Model Setup: 'debounce:inst3|pb_debounced'
 13. Slow Model Setup: 'clk_div:inst|clock_100Hz'
 14. Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'
 15. Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 16. Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'
 17. Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'
 18. Slow Model Hold: 'CLK_50Mhz'
 19. Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 20. Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'
 21. Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'
 22. Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'
 23. Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 24. Slow Model Hold: 'clk_div:inst|clock_100Hz'
 25. Slow Model Hold: 'debounce:inst3|pb_debounced'
 26. Slow Model Minimum Pulse Width: 'CLK_50Mhz'
 27. Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 28. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'
 29. Slow Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'
 30. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 31. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 32. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 33. Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'
 48. Fast Model Setup: 'CLK_50Mhz'
 49. Fast Model Setup: 'debounce:inst3|pb_debounced'
 50. Fast Model Setup: 'clk_div:inst|clock_100Hz'
 51. Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'
 52. Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'
 53. Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'
 54. Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'
 55. Fast Model Hold: 'CLK_50Mhz'
 56. Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'
 57. Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'
 58. Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'
 59. Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'
 60. Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'
 61. Fast Model Hold: 'clk_div:inst|clock_100Hz'
 62. Fast Model Hold: 'debounce:inst3|pb_debounced'
 63. Fast Model Minimum Pulse Width: 'CLK_50Mhz'
 64. Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'
 65. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'
 66. Fast Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'
 67. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'
 68. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'
 69. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'
 70. Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Multicorner Timing Analysis Summary
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tutor3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLK_50Mhz                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50Mhz }                     ;
; clk_div:inst|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Khz_reg }   ;
; clk_div:inst|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_1Mhz_reg }   ;
; clk_div:inst|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_10Khz_reg }  ;
; clk_div:inst|clock_100Hz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Hz }      ;
; clk_div:inst|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst|clock_100Khz_reg } ;
; debounce:inst3|pb_debounced   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:inst3|pb_debounced }   ;
; LCD_Display:inst1|CLK_400HZ   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LCD_Display:inst1|CLK_400HZ }   ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                  ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
; 254.32 MHz ; 254.32 MHz      ; LCD_Display:inst1|CLK_400HZ   ;                                                       ;
; 270.71 MHz ; 270.71 MHz      ; CLK_50Mhz                     ;                                                       ;
; 515.46 MHz ; 500.0 MHz       ; debounce:inst3|pb_debounced   ; limit due to high minimum pulse width violation (tch) ;
; 807.1 MHz  ; 500.0 MHz       ; clk_div:inst|clock_100Hz      ; limit due to high minimum pulse width violation (tch) ;
; 923.36 MHz ; 500.0 MHz       ; clk_div:inst|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 932.84 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 935.45 MHz ; 500.0 MHz       ; clk_div:inst|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch) ;
; 939.85 MHz ; 500.0 MHz       ; clk_div:inst|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -2.932 ; -52.037       ;
; CLK_50Mhz                     ; -2.694 ; -59.217       ;
; debounce:inst3|pb_debounced   ; -0.940 ; -5.407        ;
; clk_div:inst|clock_100Hz      ; -0.239 ; -0.455        ;
; clk_div:inst|clock_10Khz_reg  ; -0.083 ; -0.166        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.072 ; -0.152        ;
; clk_div:inst|clock_100Khz_reg ; -0.069 ; -0.145        ;
; clk_div:inst|clock_1Khz_reg   ; -0.064 ; -0.134        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_50Mhz                     ; -2.555 ; -2.555        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.522  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.534  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_50Mhz                     ; -1.380 ; -36.380       ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; clk_div:inst|clock_100Hz      ; -0.500 ; -10.000       ;
; debounce:inst3|pb_debounced   ; -0.500 ; -8.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.932 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.997      ;
; -2.931 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.996      ;
; -2.894 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.959      ;
; -2.893 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.958      ;
; -2.892 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.957      ;
; -2.891 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.956      ;
; -2.829 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.894      ;
; -2.828 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.893      ;
; -2.797 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.862      ;
; -2.795 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.860      ;
; -2.794 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.859      ;
; -2.757 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.822      ;
; -2.755 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.820      ;
; -2.754 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.819      ;
; -2.730 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.766      ;
; -2.692 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.728      ;
; -2.690 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.726      ;
; -2.664 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.729      ;
; -2.663 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.728      ;
; -2.627 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.663      ;
; -2.616 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.681      ;
; -2.614 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.679      ;
; -2.613 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.678      ;
; -2.572 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.608      ;
; -2.563 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.628      ;
; -2.561 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.626      ;
; -2.560 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.625      ;
; -2.532 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.568      ;
; -2.513 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.578      ;
; -2.511 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.576      ;
; -2.510 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 3.575      ;
; -2.391 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.427      ;
; -2.338 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.374      ;
; -2.313 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.565      ;
; -2.312 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.564      ;
; -2.288 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.324      ;
; -2.275 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.311      ;
; -2.204 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.456      ;
; -2.203 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.455      ;
; -2.178 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.430      ;
; -2.176 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.428      ;
; -2.175 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.427      ;
; -2.146 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.398      ;
; -2.145 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.397      ;
; -2.111 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.334      ;
; -2.103 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.355      ;
; -2.101 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.353      ;
; -2.100 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.352      ;
; -2.083 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.335      ;
; -2.082 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.334      ;
; -2.068 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.320      ;
; -2.066 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.318      ;
; -2.065 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.317      ;
; -2.044 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.296      ;
; -2.043 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.295      ;
; -2.010 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.262      ;
; -2.009 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.261      ;
; -2.006 ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 3.042      ;
; -1.982 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.234      ;
; -1.980 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.232      ;
; -1.979 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.231      ;
; -1.973 ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 2.980      ;
; -1.971 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.223      ;
; -1.970 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.222      ;
; -1.953 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.176      ;
; -1.944 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.167      ;
; -1.934 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.157      ;
; -1.932 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.184      ;
; -1.930 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.182      ;
; -1.929 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.181      ;
; -1.909 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.161      ;
; -1.907 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.159      ;
; -1.906 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.158      ;
; -1.897 ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.933      ;
; -1.878 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.943      ;
; -1.878 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.101      ;
; -1.864 ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 2.871      ;
; -1.843 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.066      ;
; -1.842 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.065      ;
; -1.840 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.216      ; 3.092      ;
; -1.835 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.900      ;
; -1.809 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|next_command.RETURN_HOME  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.874      ;
; -1.808 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.031      ;
; -1.807 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.843      ;
; -1.784 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 3.007      ;
; -1.774 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 2.781      ;
; -1.765 ; LCD_Display:inst1|state.RETURN_HOME                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.801      ;
; -1.757 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 2.980      ;
; -1.756 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.821      ;
; -1.732 ; LCD_Display:inst1|state.RETURN_HOME                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.029     ; 2.739      ;
; -1.719 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.784      ;
; -1.716 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|next_command.RETURN_HOME  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.781      ;
; -1.713 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.778      ;
; -1.707 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 2.930      ;
; -1.684 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.187      ; 2.907      ;
; -1.677 ; LCD_Display:inst1|state.DROP_LCD_E                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.713      ;
; -1.676 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.741      ;
; -1.673 ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.709      ;
; -1.671 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 2.707      ;
; -1.667 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.029      ; 2.732      ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.694 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.727      ;
; -2.694 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.727      ;
; -2.694 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.727      ;
; -2.694 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.727      ;
; -2.694 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.727      ;
; -2.694 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.727      ;
; -2.694 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.727      ;
; -2.694 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.727      ;
; -2.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.484      ;
; -2.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.484      ;
; -2.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.484      ;
; -2.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.484      ;
; -2.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.484      ;
; -2.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.484      ;
; -2.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.484      ;
; -2.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.484      ;
; -2.344 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.377      ;
; -2.344 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.377      ;
; -2.344 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.377      ;
; -2.344 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.377      ;
; -2.344 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.377      ;
; -2.344 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.377      ;
; -2.344 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.377      ;
; -2.344 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.377      ;
; -2.307 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.340      ;
; -2.307 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.340      ;
; -2.307 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.340      ;
; -2.307 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.340      ;
; -2.307 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.340      ;
; -2.307 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.340      ;
; -2.307 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.340      ;
; -2.307 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.340      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.236 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.272      ;
; -2.216 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.249      ;
; -2.216 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.249      ;
; -2.216 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.249      ;
; -2.216 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.249      ;
; -2.216 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.249      ;
; -2.216 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.249      ;
; -2.216 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.249      ;
; -2.216 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.249      ;
; -2.176 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.212      ;
; -2.176 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.212      ;
; -2.176 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.212      ;
; -2.176 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.212      ;
; -2.176 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.212      ;
; -2.176 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.212      ;
; -2.176 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.212      ;
; -2.176 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.212      ;
; -2.173 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.209      ;
; -2.152 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.188      ;
; -2.152 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.188      ;
; -2.152 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.188      ;
; -2.152 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.188      ;
; -2.152 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.188      ;
; -2.152 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.188      ;
; -2.152 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.188      ;
; -2.152 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.188      ;
; -2.099 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.132      ;
; -2.099 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.132      ;
; -2.099 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.132      ;
; -2.099 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.132      ;
; -2.099 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.132      ;
; -2.099 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.132      ;
; -2.099 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.132      ;
; -2.099 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 3.132      ;
; -2.071 ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.107      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.037      ;
; -1.993 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.029      ;
; -1.993 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.029      ;
; -1.993 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.029      ;
; -1.993 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.029      ;
; -1.993 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.029      ;
; -1.993 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 3.029      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.940 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.976      ;
; -0.869 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.905      ;
; -0.809 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.845      ;
; -0.798 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.834      ;
; -0.738 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.774      ;
; -0.727 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.763      ;
; -0.706 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.742      ;
; -0.667 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.703      ;
; -0.667 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.703      ;
; -0.656 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.692      ;
; -0.635 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.671      ;
; -0.596 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.632      ;
; -0.596 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.632      ;
; -0.585 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.621      ;
; -0.564 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.600      ;
; -0.564 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.600      ;
; -0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.561      ;
; -0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.561      ;
; -0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.561      ;
; -0.514 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.550      ;
; -0.493 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.529      ;
; -0.493 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.529      ;
; -0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.490      ;
; -0.422 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.458      ;
; -0.422 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.458      ;
; -0.418 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.454      ;
; -0.318 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.154     ; 1.200      ;
; -0.318 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.154     ; 1.200      ;
; -0.318 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.154     ; 1.200      ;
; -0.318 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.154     ; 1.200      ;
; -0.318 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.154     ; 1.200      ;
; -0.318 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.154     ; 1.200      ;
; -0.318 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.154     ; 1.200      ;
; -0.318 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.154     ; 1.200      ;
; -0.068 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.104      ;
; -0.039 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.075      ;
; -0.039 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.075      ;
; -0.039 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.075      ;
; -0.035 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 1.071      ;
; 0.236  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.800      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.239 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 1.275      ;
; -0.216 ; debounce:inst7|SHIFT_PB[2] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; -0.002     ; 1.250      ;
; -0.065 ; debounce:inst7|SHIFT_PB[1] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 1.101      ;
; -0.036 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 1.072      ;
; -0.032 ; debounce:inst7|SHIFT_PB[0] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 1.068      ;
; 0.058  ; debounce:inst7|SHIFT_PB[2] ; debounce:inst7|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; -0.002     ; 0.976      ;
; 0.099  ; debounce:inst7|SHIFT_PB[3] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; -0.002     ; 0.935      ;
; 0.153  ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.883      ;
; 0.240  ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.796      ;
; 0.240  ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.796      ;
; 0.240  ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.796      ;
; 0.244  ; debounce:inst7|SHIFT_PB[1] ; debounce:inst7|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.792      ;
; 0.247  ; debounce:inst7|SHIFT_PB[3] ; debounce:inst7|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.789      ;
; 0.248  ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.788      ;
+--------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.083 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.119      ;
; -0.083 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.119      ;
; -0.027 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.063      ;
; 0.002  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.034      ;
; 0.227  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.228  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.072 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.072 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.040 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.076      ;
; -0.008 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.044      ;
; 0.066  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.230  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.231  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.232  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.804      ;
; 0.379  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.039 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.075      ;
; -0.008 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.044      ;
; 0.066  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.230  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.230  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.231  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.379  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.064 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.100      ;
; -0.035 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.035 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.035 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.071      ;
; 0.237  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.238  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.238  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.240  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.555 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz   ; 0.000        ; 2.696      ; 0.657      ;
; -2.055 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz   ; -0.500       ; 2.696      ; 0.657      ;
; 0.011  ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_50Mhz   ; 0.000        ; 0.507      ; 0.784      ;
; 0.124  ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_50Mhz   ; 0.000        ; 0.391      ; 0.781      ;
; 0.178  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_50Mhz   ; 0.000        ; 0.489      ; 0.933      ;
; 0.396  ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_50Mhz   ; 0.000        ; 0.301      ; 0.963      ;
; 0.520  ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_100Hz              ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.786      ;
; 0.523  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.789      ;
; 0.533  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.799      ;
; 0.681  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.947      ;
; 0.794  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.060      ;
; 0.799  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.065      ;
; 0.802  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.076      ;
; 0.822  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.088      ;
; 0.822  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.088      ;
; 0.830  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.097      ;
; 0.834  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.100      ;
; 0.835  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.101      ;
; 0.836  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.102      ;
; 0.838  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.104      ;
; 0.840  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.106      ;
; 0.842  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.108      ;
; 0.854  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.120      ;
; 0.857  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.123      ;
; 0.858  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.124      ;
; 0.906  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; -0.006     ; 1.166      ;
; 0.953  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.219      ;
; 1.017  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.283      ;
; 1.177  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.443      ;
; 1.185  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.451      ;
; 1.192  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.458      ;
; 1.192  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.458      ;
; 1.193  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.459      ;
; 1.205  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.471      ;
; 1.216  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.482      ;
; 1.217  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.483      ;
; 1.220  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.486      ;
; 1.221  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.487      ;
; 1.222  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.488      ;
; 1.224  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.490      ;
; 1.228  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.240  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.506      ;
; 1.243  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.509      ;
; 1.244  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.510      ;
; 1.244  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.510      ;
; 1.248  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.514      ;
; 1.256  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.522      ;
; 1.263  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.529      ;
; 1.263  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.529      ;
; 1.263  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.529      ;
; 1.264  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.530      ;
; 1.274  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.540      ;
; 1.276  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.542      ;
; 1.281  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.547      ;
; 1.291  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.557      ;
; 1.292  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.558      ;
; 1.293  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_400HZ           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.004      ; 1.563      ;
; 1.295  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.561      ;
; 1.297  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.563      ;
; 1.299  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.565      ;
; 1.299  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.565      ;
; 1.314  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.580      ;
; 1.315  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.581      ;
; 1.319  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.585      ;
; 1.327  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.593      ;
; 1.334  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.600      ;
; 1.335  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.601      ;
; 1.345  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.611      ;
; 1.347  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.613      ;
; 1.352  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.618      ;
; 1.355  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[0]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.362  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.628      ;
; 1.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.629      ;
; 1.366  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.632      ;
; 1.370  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.636      ;
; 1.376  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.642      ;
; 1.383  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.649      ;
; 1.386  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.652      ;
; 1.390  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.656      ;
; 1.398  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.664      ;
; 1.399  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.665      ;
; 1.403  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.669      ;
; 1.405  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.671      ;
; 1.416  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 1.682      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.791      ;
; 0.530 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.796      ;
; 0.566 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.832      ;
; 0.571 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.837      ;
; 0.571 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.837      ;
; 0.572 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.838      ;
; 0.648 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.914      ;
; 0.649 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.915      ;
; 0.649 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.915      ;
; 0.650 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.916      ;
; 0.674 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.940      ;
; 0.696 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.962      ;
; 0.703 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.969      ;
; 0.736 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.002      ;
; 0.741 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.007      ;
; 0.753 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.019      ;
; 0.777 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.043      ;
; 0.782 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.048      ;
; 0.782 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.048      ;
; 0.783 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.049      ;
; 0.787 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.053      ;
; 0.790 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.056      ;
; 0.790 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.056      ;
; 0.800 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.066      ;
; 0.809 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.075      ;
; 0.815 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.081      ;
; 0.817 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.083      ;
; 0.844 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.111      ;
; 0.849 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.115      ;
; 0.853 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.119      ;
; 0.867 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.133      ;
; 0.914 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.180      ;
; 0.978 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.244      ;
; 1.012 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.278      ;
; 1.015 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.281      ;
; 1.021 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.287      ;
; 1.044 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.310      ;
; 1.048 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.314      ;
; 1.054 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.320      ;
; 1.054 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.320      ;
; 1.074 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.340      ;
; 1.074 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.340      ;
; 1.132 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.398      ;
; 1.195 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.461      ;
; 1.218 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.484      ;
; 1.227 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.493      ;
; 1.232 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.498      ;
; 1.236 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.502      ;
; 1.247 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.542      ;
; 1.253 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.519      ;
; 1.268 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.534      ;
; 1.270 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.536      ;
; 1.290 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.556      ;
; 1.295 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.532      ;
; 1.297 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.534      ;
; 1.303 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.569      ;
; 1.307 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.573      ;
; 1.324 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.590      ;
; 1.363 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.629      ;
; 1.365 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.631      ;
; 1.374 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.640      ;
; 1.385 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.651      ;
; 1.395 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.661      ;
; 1.427 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.693      ;
; 1.430 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.667      ;
; 1.430 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.667      ;
; 1.430 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.667      ;
; 1.430 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.667      ;
; 1.430 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.029     ; 1.667      ;
; 1.445 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.711      ;
; 1.445 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.711      ;
; 1.460 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.726      ;
; 1.491 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.757      ;
; 1.511 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.777      ;
; 1.513 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.779      ;
; 1.567 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.833      ;
; 1.621 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RW_INT                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.001     ; 1.886      ;
; 1.652 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.947      ;
; 1.653 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.029      ; 1.948      ;
; 1.697 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.963      ;
; 1.697 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.963      ;
; 1.697 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.963      ;
; 1.699 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.965      ;
; 1.699 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.965      ;
; 1.700 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 1.966      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.539 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.704 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.778 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.044      ;
; 0.809 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.075      ;
; 0.838 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.768 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.034      ;
; 0.797 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.063      ;
; 0.853 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.119      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.532 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.805 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.834 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.100      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.538 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.704 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.778 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.044      ;
; 0.810 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.076      ;
; 0.842 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.108      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.522 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; debounce:inst7|SHIFT_PB[3] ; debounce:inst7|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.789      ;
; 0.526 ; debounce:inst7|SHIFT_PB[1] ; debounce:inst7|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.792      ;
; 0.530 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.796      ;
; 0.617 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.883      ;
; 0.671 ; debounce:inst7|SHIFT_PB[3] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; -0.002     ; 0.935      ;
; 0.712 ; debounce:inst7|SHIFT_PB[2] ; debounce:inst7|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; -0.002     ; 0.976      ;
; 0.802 ; debounce:inst7|SHIFT_PB[0] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 1.072      ;
; 0.835 ; debounce:inst7|SHIFT_PB[1] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 1.101      ;
; 0.986 ; debounce:inst7|SHIFT_PB[2] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; -0.002     ; 1.250      ;
; 1.009 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 1.275      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.534 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.800      ;
; 0.805 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.071      ;
; 0.809 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.075      ;
; 0.838 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.104      ;
; 1.088 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.154     ; 1.200      ;
; 1.088 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.154     ; 1.200      ;
; 1.088 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.154     ; 1.200      ;
; 1.088 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.154     ; 1.200      ;
; 1.088 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.154     ; 1.200      ;
; 1.088 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.154     ; 1.200      ;
; 1.088 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.154     ; 1.200      ;
; 1.088 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.154     ; 1.200      ;
; 1.188 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.454      ;
; 1.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.458      ;
; 1.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.458      ;
; 1.224 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.490      ;
; 1.263 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.529      ;
; 1.263 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.529      ;
; 1.284 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.550      ;
; 1.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.561      ;
; 1.334 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.600      ;
; 1.334 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.600      ;
; 1.355 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.621      ;
; 1.366 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.632      ;
; 1.405 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.671      ;
; 1.426 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.692      ;
; 1.437 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.703      ;
; 1.476 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.742      ;
; 1.497 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.763      ;
; 1.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.774      ;
; 1.568 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.834      ;
; 1.579 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.845      ;
; 1.639 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.905      ;
; 1.710 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 1.976      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50Mhz ; Rise       ; CLK_50Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[19]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|pb_debounced       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                      ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; 6.683  ; 6.683  ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 5.659  ; 5.659  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0_LOAD ; clk_div:inst|clock_100Hz    ; 4.309  ; 4.309  ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.620 ; -0.620 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW[*]     ; debounce:inst3|pb_debounced ; 5.491  ; 5.491  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[10]   ; debounce:inst3|pb_debounced ; 1.506  ; 1.506  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[11]   ; debounce:inst3|pb_debounced ; 1.351  ; 1.351  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[12]   ; debounce:inst3|pb_debounced ; 1.233  ; 1.233  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[13]   ; debounce:inst3|pb_debounced ; 5.135  ; 5.135  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[14]   ; debounce:inst3|pb_debounced ; 5.331  ; 5.331  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[15]   ; debounce:inst3|pb_debounced ; 5.491  ; 5.491  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[16]   ; debounce:inst3|pb_debounced ; 5.467  ; 5.467  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[17]   ; debounce:inst3|pb_debounced ; 5.235  ; 5.235  ; Rise       ; debounce:inst3|pb_debounced ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; 2.702  ; 2.702  ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; -5.279 ; -5.279 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -5.429 ; -5.429 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0_LOAD ; clk_div:inst|clock_100Hz    ; -4.079 ; -4.079 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.850  ; 0.850  ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW[*]     ; debounce:inst3|pb_debounced ; -1.003 ; -1.003 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[10]   ; debounce:inst3|pb_debounced ; -1.276 ; -1.276 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[11]   ; debounce:inst3|pb_debounced ; -1.121 ; -1.121 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[12]   ; debounce:inst3|pb_debounced ; -1.003 ; -1.003 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[13]   ; debounce:inst3|pb_debounced ; -4.905 ; -4.905 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[14]   ; debounce:inst3|pb_debounced ; -5.101 ; -5.101 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[15]   ; debounce:inst3|pb_debounced ; -5.261 ; -5.261 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[16]   ; debounce:inst3|pb_debounced ; -5.237 ; -5.237 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[17]   ; debounce:inst3|pb_debounced ; -5.005 ; -5.005 ; Rise       ; debounce:inst3|pb_debounced ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; -1.072 ; -1.072 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.903 ; 7.903 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.848 ; 7.848 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.184 ; 7.184 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.115 ; 7.115 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.627 ; 7.627 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.903 ; 7.903 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 6.875 ; 6.875 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.091 ; 7.091 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.155 ; 7.155 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 6.836 ; 6.836 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.173 ; 7.173 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.542 ; 7.542 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 6.875 ; 6.875 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.848 ; 7.848 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.184 ; 7.184 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.115 ; 7.115 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.627 ; 7.627 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.903 ; 7.903 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 6.875 ; 6.875 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.091 ; 7.091 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.155 ; 7.155 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 6.836 ; 6.836 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.173 ; 7.173 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.542 ; 7.542 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.503 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.503 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.503 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.992 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.992 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.972 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.982 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.992 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.007 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.503 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.503 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.503 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.992 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.992 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.972 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.982 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.992 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.007 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.503     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.503     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.503     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.992     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.992     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.972     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.982     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.992     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.007     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.503     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.503     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.503     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.992     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.992     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.972     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 7.982     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.992     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 8.007     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; LCD_Display:inst1|CLK_400HZ   ; -0.754 ; -6.624        ;
; CLK_50Mhz                     ; -0.675 ; -11.821       ;
; debounce:inst3|pb_debounced   ; 0.111  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.432  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.496  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.506  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.506  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.508  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_50Mhz                     ; -1.595 ; -1.693        ;
; LCD_Display:inst1|CLK_400HZ   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:inst|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst|clock_100Hz      ; 0.239  ; 0.000         ;
; debounce:inst3|pb_debounced   ; 0.245  ; 0.000         ;
+-------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLK_50Mhz                     ; -1.380 ; -36.380       ;
; LCD_Display:inst1|CLK_400HZ   ; -0.500 ; -39.000       ;
; clk_div:inst|clock_100Hz      ; -0.500 ; -10.000       ;
; debounce:inst3|pb_debounced   ; -0.500 ; -8.000        ;
; clk_div:inst|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.754 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.810      ;
; -0.752 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.808      ;
; -0.735 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.791      ;
; -0.733 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.789      ;
; -0.727 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.783      ;
; -0.723 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.779      ;
; -0.708 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.764      ;
; -0.704 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.760      ;
; -0.678 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.734      ;
; -0.675 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.731      ;
; -0.675 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.731      ;
; -0.651 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.707      ;
; -0.650 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.682      ;
; -0.648 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.704      ;
; -0.648 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.704      ;
; -0.648 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.680      ;
; -0.623 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.655      ;
; -0.620 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.676      ;
; -0.619 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.675      ;
; -0.619 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.651      ;
; -0.590 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.622      ;
; -0.577 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.633      ;
; -0.574 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.630      ;
; -0.574 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.630      ;
; -0.567 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.623      ;
; -0.564 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.620      ;
; -0.564 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.620      ;
; -0.563 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.595      ;
; -0.546 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.602      ;
; -0.543 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.599      ;
; -0.543 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.599      ;
; -0.489 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.521      ;
; -0.479 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.511      ;
; -0.458 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.490      ;
; -0.456 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.488      ;
; -0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.591      ;
; -0.436 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.572      ;
; -0.423 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.559      ;
; -0.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.555      ;
; -0.418 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.554      ;
; -0.404 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.540      ;
; -0.380 ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.412      ;
; -0.379 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.515      ;
; -0.376 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.512      ;
; -0.376 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.512      ;
; -0.369 ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.377      ;
; -0.366 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.502      ;
; -0.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.499      ;
; -0.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.499      ;
; -0.351 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.463      ;
; -0.351 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.487      ;
; -0.348 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.484      ;
; -0.348 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.484      ;
; -0.346 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.482      ;
; -0.345 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.481      ;
; -0.344 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.480      ;
; -0.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.478      ;
; -0.327 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.463      ;
; -0.323 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.459      ;
; -0.320 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.376      ;
; -0.319 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.431      ;
; -0.306 ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.338      ;
; -0.296 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.352      ;
; -0.295 ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.303      ;
; -0.292 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.428      ;
; -0.291 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.403      ;
; -0.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.425      ;
; -0.289 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.425      ;
; -0.288 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.424      ;
; -0.287 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.423      ;
; -0.280 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.312      ;
; -0.278 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.390      ;
; -0.275 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.387      ;
; -0.274 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.410      ;
; -0.271 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.407      ;
; -0.271 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.407      ;
; -0.269 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.277      ;
; -0.266 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.402      ;
; -0.266 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.402      ;
; -0.263 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.399      ;
; -0.263 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.104      ; 1.399      ;
; -0.263 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.375      ;
; -0.258 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.314      ;
; -0.256 ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|next_command.RETURN_HOME  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.312      ;
; -0.251 ; LCD_Display:inst1|state.RETURN_HOME                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.283      ;
; -0.242 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.354      ;
; -0.240 ; LCD_Display:inst1|state.RETURN_HOME                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; -0.024     ; 1.248      ;
; -0.240 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.296      ;
; -0.238 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.350      ;
; -0.234 ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.290      ;
; -0.227 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.339      ;
; -0.225 ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.257      ;
; -0.216 ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|next_command.LINE2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.272      ;
; -0.215 ; LCD_Display:inst1|state.DROP_LCD_E                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.247      ;
; -0.214 ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.246      ;
; -0.212 ; LCD_Display:inst1|state.DROP_LCD_E                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.244      ;
; -0.206 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|next_command.RETURN_HOME  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.262      ;
; -0.205 ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|CHAR_COUNT[2]             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.000      ; 1.237      ;
; -0.204 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; debounce:inst3|pb_debounced ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.080      ; 1.316      ;
; -0.202 ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|next_command.Print_String ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 1.000        ; 0.024      ; 1.258      ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50Mhz'                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.675 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.704      ;
; -0.675 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.704      ;
; -0.675 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.704      ;
; -0.675 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.704      ;
; -0.675 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.704      ;
; -0.675 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.704      ;
; -0.675 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.704      ;
; -0.675 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.704      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.618      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.618      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.618      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.618      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.618      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.618      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.618      ;
; -0.589 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.618      ;
; -0.516 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.545      ;
; -0.516 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.545      ;
; -0.516 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.545      ;
; -0.516 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.545      ;
; -0.516 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.545      ;
; -0.516 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.545      ;
; -0.516 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.545      ;
; -0.516 ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.545      ;
; -0.515 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.544      ;
; -0.515 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.544      ;
; -0.515 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.544      ;
; -0.515 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.544      ;
; -0.515 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.544      ;
; -0.515 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.544      ;
; -0.515 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.544      ;
; -0.515 ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.544      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.505      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.495      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.495      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.495      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.495      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.495      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.495      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.495      ;
; -0.466 ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.495      ;
; -0.457 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.489      ;
; -0.456 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.488      ;
; -0.456 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.488      ;
; -0.456 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.488      ;
; -0.456 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.488      ;
; -0.456 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.488      ;
; -0.456 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.488      ;
; -0.456 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.488      ;
; -0.456 ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.488      ;
; -0.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.483      ;
; -0.435 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.467      ;
; -0.435 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.467      ;
; -0.435 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.467      ;
; -0.435 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.467      ;
; -0.435 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.467      ;
; -0.435 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.467      ;
; -0.435 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.467      ;
; -0.435 ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.467      ;
; -0.433 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.462      ;
; -0.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.454      ;
; -0.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.454      ;
; -0.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.454      ;
; -0.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.454      ;
; -0.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.454      ;
; -0.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.454      ;
; -0.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.454      ;
; -0.425 ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.454      ;
; -0.422 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.454      ;
; -0.422 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.454      ;
; -0.422 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.454      ;
; -0.422 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.454      ;
; -0.422 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.454      ;
; -0.422 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.454      ;
; -0.422 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.454      ;
; -0.422 ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.454      ;
; -0.405 ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.437      ;
; -0.398 ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; -0.003     ; 1.427      ;
; -0.387 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.419      ;
; -0.387 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.419      ;
; -0.387 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.419      ;
; -0.387 ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz    ; CLK_50Mhz   ; 1.000        ; 0.000      ; 1.419      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.111 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.921      ;
; 0.146 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.886      ;
; 0.181 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.851      ;
; 0.194 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.838      ;
; 0.216 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.816      ;
; 0.229 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.803      ;
; 0.238 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.794      ;
; 0.251 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.781      ;
; 0.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.768      ;
; 0.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.768      ;
; 0.273 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.759      ;
; 0.286 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.746      ;
; 0.299 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.733      ;
; 0.299 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.733      ;
; 0.307 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.725      ;
; 0.308 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.724      ;
; 0.321 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.711      ;
; 0.333 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.698      ;
; 0.334 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.698      ;
; 0.341 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.061     ; 0.630      ;
; 0.341 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.061     ; 0.630      ;
; 0.341 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.061     ; 0.630      ;
; 0.341 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.061     ; 0.630      ;
; 0.341 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.061     ; 0.630      ;
; 0.341 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.061     ; 0.630      ;
; 0.341 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.061     ; 0.630      ;
; 0.341 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 1.000        ; -0.061     ; 0.630      ;
; 0.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.690      ;
; 0.343 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.689      ;
; 0.368 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.663      ;
; 0.369 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.663      ;
; 0.377 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.655      ;
; 0.378 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.654      ;
; 0.379 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.653      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.523      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.523      ;
; 0.514 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.518      ;
; 0.515 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.517      ;
; 0.516 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.515      ;
; 0.635 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 1.000        ; 0.000      ; 0.397      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Hz'                                                                                                                    ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.432 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.600      ;
; 0.435 ; debounce:inst7|SHIFT_PB[2] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; -0.002     ; 0.595      ;
; 0.508 ; debounce:inst7|SHIFT_PB[1] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; debounce:inst7|SHIFT_PB[0] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.522      ;
; 0.516 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.516      ;
; 0.553 ; debounce:inst7|SHIFT_PB[2] ; debounce:inst7|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; -0.002     ; 0.477      ;
; 0.566 ; debounce:inst7|SHIFT_PB[3] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; -0.002     ; 0.464      ;
; 0.592 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.440      ;
; 0.634 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.398      ;
; 0.634 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.397      ;
; 0.637 ; debounce:inst7|SHIFT_PB[1] ; debounce:inst7|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.395      ;
; 0.641 ; debounce:inst7|SHIFT_PB[3] ; debounce:inst7|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.391      ;
; 0.641 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 1.000        ; 0.000      ; 0.391      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_10Khz_reg'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.496 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.536      ;
; 0.496 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.536      ;
; 0.520 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.512      ;
; 0.522 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.510      ;
; 0.626 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.626 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.627 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Khz_reg'                                                                                                                          ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.506 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.516 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.631 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.633 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.635 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                            ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.506 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.514 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.514 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.561 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.628 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.629 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.630 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.665 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst|clock_100Khz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.514 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.514 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.561 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.629 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50Mhz'                                                                                                                                                  ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.595 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz   ; 0.000        ; 1.669      ; 0.367      ;
; -1.095 ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ           ; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz   ; -0.500       ; 1.669      ; 0.367      ;
; -0.069 ; clk_div:inst|clock_100hz_int          ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_1Khz_reg   ; CLK_50Mhz   ; 0.000        ; 0.308      ; 0.391      ;
; -0.029 ; clk_div:inst|clock_10Khz_int          ; clk_div:inst|clock_10Khz_reg          ; clk_div:inst|clock_100Khz_reg ; CLK_50Mhz   ; 0.000        ; 0.266      ; 0.389      ;
; 0.041  ; clk_div:inst|clock_100Khz_int         ; clk_div:inst|clock_100Khz_reg         ; clk_div:inst|clock_1Mhz_reg   ; CLK_50Mhz   ; 0.000        ; 0.289      ; 0.482      ;
; 0.110  ; clk_div:inst|clock_1Khz_int           ; clk_div:inst|clock_1Khz_reg           ; clk_div:inst|clock_10Khz_reg  ; CLK_50Mhz   ; 0.000        ; 0.208      ; 0.470      ;
; 0.240  ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; clk_div:inst|clock_100hz_reg          ; clk_div:inst|clock_100Hz              ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.392      ;
; 0.246  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.398      ;
; 0.306  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.458      ;
; 0.356  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.511      ;
; 0.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; clk_div:inst|count_1Mhz[6]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.527      ;
; 0.382  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[0]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.535      ;
; 0.408  ; clk_div:inst|clock_1Mhz_int           ; clk_div:inst|clock_1Mhz_reg           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; -0.003     ; 0.557      ;
; 0.448  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.600      ;
; 0.452  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.604      ;
; 0.494  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.646      ;
; 0.496  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.648      ;
; 0.501  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.655      ;
; 0.508  ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.660      ;
; 0.510  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; clk_div:inst|count_1Mhz[5]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.522  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.674      ;
; 0.523  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[1]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.529  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.681      ;
; 0.531  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.683      ;
; 0.536  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.688      ;
; 0.538  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.690      ;
; 0.543  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.695      ;
; 0.545  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.697      ;
; 0.546  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.701      ;
; 0.552  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.704      ;
; 0.555  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|clock_1Mhz_int           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.707      ;
; 0.556  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.708      ;
; 0.558  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[2]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.710      ;
; 0.558  ; clk_div:inst|count_1Mhz[2]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.710      ;
; 0.564  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.716      ;
; 0.566  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.718      ;
; 0.571  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.723      ;
; 0.573  ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; LCD_Display:inst1|CLK_400HZ           ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.003      ; 0.728      ;
; 0.581  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clk_div:inst|count_1Mhz[1]            ; clk_div:inst|count_1Mhz[4]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.734      ;
; 0.583  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.735      ;
; 0.584  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.736      ;
; 0.587  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.739      ;
; 0.591  ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.743      ;
; 0.592  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.744      ;
; 0.593  ; clk_div:inst|count_1Mhz[0]            ; clk_div:inst|count_1Mhz[3]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.745      ;
; 0.599  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.751      ;
; 0.601  ; clk_div:inst|count_1Mhz[4]            ; clk_div:inst|count_1Mhz[6]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.753      ;
; 0.601  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.753      ;
; 0.604  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.756      ;
; 0.606  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.758      ;
; 0.608  ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.760      ;
; 0.616  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; clk_div:inst|count_1Mhz[3]            ; clk_div:inst|count_1Mhz[5]            ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.768      ;
; 0.617  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.769      ;
; 0.618  ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.770      ;
; 0.622  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; 0.000      ; 0.774      ;
; 0.623  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_50Mhz                     ; CLK_50Mhz   ; 0.000        ; -0.003     ; 0.772      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LCD_Display:inst1|CLK_400HZ'                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.398      ;
; 0.264 ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.417      ;
; 0.270 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.422      ;
; 0.270 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.422      ;
; 0.313 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.465      ;
; 0.314 ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|state.FUNC_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.467      ;
; 0.315 ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.467      ;
; 0.315 ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.467      ;
; 0.315 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.467      ;
; 0.330 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.482      ;
; 0.350 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.RETURN_HOME   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.502      ;
; 0.353 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.LINE2         ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.505      ;
; 0.359 ; LCD_Display:inst1|state.RESET3               ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_E                      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.FUNC_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.523      ;
; 0.375 ; LCD_Display:inst1|state.RESET1               ; LCD_Display:inst1|next_command.RESET2        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.527      ;
; 0.383 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.536      ;
; 0.386 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.539      ;
; 0.440 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|next_command.DISPLAY_ON    ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.592      ;
; 0.449 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.601      ;
; 0.460 ; LCD_Display:inst1|state.RETURN_HOME          ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.612      ;
; 0.463 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|next_command.RESET3        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.615      ;
; 0.475 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.627      ;
; 0.478 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.630      ;
; 0.478 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.630      ;
; 0.481 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.633      ;
; 0.483 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.DISPLAY_OFF   ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.635      ;
; 0.485 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.637      ;
; 0.487 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|LCD_RS                     ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.639      ;
; 0.521 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.674      ;
; 0.524 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.676      ;
; 0.527 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.679      ;
; 0.543 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.695      ;
; 0.556 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.708      ;
; 0.559 ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.711      ;
; 0.560 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.712      ;
; 0.562 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.714      ;
; 0.569 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.721      ;
; 0.571 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.747      ;
; 0.575 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.727      ;
; 0.588 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.740      ;
; 0.591 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.720      ;
; 0.597 ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.749      ;
; 0.601 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.729      ;
; 0.603 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.755      ;
; 0.613 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.765      ;
; 0.616 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.768      ;
; 0.626 ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.778      ;
; 0.644 ; LCD_Display:inst1|next_command.MODE_SET      ; LCD_Display:inst1|state.MODE_SET             ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.796      ;
; 0.654 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.806      ;
; 0.666 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.818      ;
; 0.668 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.820      ;
; 0.671 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|next_command.Print_String  ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.823      ;
; 0.680 ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.832      ;
; 0.689 ; LCD_Display:inst1|state.DROP_LCD_E           ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.841      ;
; 0.718 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[1]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.846      ;
; 0.718 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[2]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.846      ;
; 0.718 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.846      ;
; 0.718 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[4]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.846      ;
; 0.718 ; LCD_Display:inst1|state.Print_String         ; LCD_Display:inst1|CHAR_COUNT[0]              ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; -0.024     ; 0.846      ;
; 0.729 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.905      ;
; 0.729 ; LCD_Display:inst1|CHAR_COUNT[3]              ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.024      ; 0.905      ;
; 0.745 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.897      ;
; 0.753 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.905      ;
; 0.768 ; LCD_Display:inst1|state.LINE2                ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.920      ;
; 0.774 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.RESET2               ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.926      ;
; 0.775 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_CLEAR        ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.927      ;
; 0.775 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_ON           ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.927      ;
; 0.775 ; LCD_Display:inst1|state.HOLD                 ; LCD_Display:inst1|state.DISPLAY_OFF          ; LCD_Display:inst1|CLK_400HZ ; LCD_Display:inst1|CLK_400HZ ; 0.000        ; 0.000      ; 0.927      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.319 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.366 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|count_10Khz[0]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:inst|count_10Khz[1]  ; clk_div:inst|count_10Khz[2]  ; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_10Khz_reg'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; clk_div:inst|count_1Khz[1]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.358 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.512      ;
; 0.384 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|count_1Khz[2]  ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; clk_div:inst|count_1Khz[0]  ; clk_div:inst|clock_1Khz_int ; clk_div:inst|clock_10Khz_reg ; clk_div:inst|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.536      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Khz_reg'                                                                                                                           ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; clk_div:inst|count_100hz[0]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.363 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; clk_div:inst|count_100hz[1]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.372 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|clock_100hz_int ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; clk_div:inst|count_100hz[2]  ; clk_div:inst|count_100hz[0]  ; clk_div:inst|clock_1Khz_reg ; clk_div:inst|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.526      ;
+-------+------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_1Mhz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.319 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[1]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.366 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.374 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|count_100Khz[2]  ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; clk_div:inst|count_100Khz[0]  ; clk_div:inst|clock_100Khz_int ; clk_div:inst|clock_1Mhz_reg ; clk_div:inst|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.526      ;
+-------+-------------------------------+-------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst|clock_100Hz'                                                                                                                     ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.239 ; debounce:inst7|SHIFT_PB[3] ; debounce:inst7|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.391      ;
; 0.243 ; debounce:inst7|SHIFT_PB[1] ; debounce:inst7|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|SHIFT_PB[2]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|SHIFT_PB[0]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; debounce:inst3|SHIFT_PB[1] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.398      ;
; 0.288 ; debounce:inst3|SHIFT_PB[0] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.440      ;
; 0.314 ; debounce:inst7|SHIFT_PB[3] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; -0.002     ; 0.464      ;
; 0.327 ; debounce:inst7|SHIFT_PB[2] ; debounce:inst7|SHIFT_PB[1]  ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; -0.002     ; 0.477      ;
; 0.364 ; debounce:inst3|SHIFT_PB[3] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.516      ;
; 0.370 ; debounce:inst7|SHIFT_PB[0] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; debounce:inst7|SHIFT_PB[1] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.524      ;
; 0.445 ; debounce:inst7|SHIFT_PB[2] ; debounce:inst7|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; -0.002     ; 0.595      ;
; 0.448 ; debounce:inst3|SHIFT_PB[2] ; debounce:inst3|pb_debounced ; clk_div:inst|clock_100Hz ; clk_div:inst|clock_100Hz ; 0.000        ; 0.000      ; 0.600      ;
+-------+----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'debounce:inst3|pb_debounced'                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.397      ;
; 0.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.524      ;
; 0.501 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.655      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.664      ;
; 0.537 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.061     ; 0.630      ;
; 0.539 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.061     ; 0.630      ;
; 0.539 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.061     ; 0.630      ;
; 0.539 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.061     ; 0.630      ;
; 0.539 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.061     ; 0.630      ;
; 0.539 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.061     ; 0.630      ;
; 0.539 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.061     ; 0.630      ;
; 0.539 ; debounce:inst7|pb_debounced                                                            ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; clk_div:inst|clock_100Hz    ; debounce:inst3|pb_debounced ; 0.000        ; -0.061     ; 0.630      ;
; 0.546 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.699      ;
; 0.559 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.711      ;
; 0.572 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.725      ;
; 0.581 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.733      ;
; 0.594 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.746      ;
; 0.607 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.759      ;
; 0.616 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.768      ;
; 0.629 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.781      ;
; 0.642 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.794      ;
; 0.651 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.803      ;
; 0.664 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.816      ;
; 0.686 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.838      ;
; 0.699 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.851      ;
; 0.734 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.886      ;
; 0.769 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ; debounce:inst3|pb_debounced ; debounce:inst3|pb_debounced ; 0.000        ; 0.000      ; 0.921      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50Mhz'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50Mhz ; Rise       ; CLK_50Mhz                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Hz              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100Khz_reg         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_100hz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_10Khz_reg          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Khz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|clock_1Mhz_reg           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; clk_div:inst|count_1Mhz[6]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz|combout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; CLK_50Mhz~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_400HZ|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[13]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[14]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[15]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[16]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[17]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[18]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50Mhz ; Rise       ; inst1|CLK_COUNT_400HZ[19]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LCD_Display:inst1|CLK_400HZ'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.DROP_LCD_E           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.FUNC_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.HOLD                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.LINE2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.MODE_SET             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.Print_String         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET2               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RESET3               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; LCD_Display:inst1|state.RETURN_HOME          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[3]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CHAR_COUNT[4]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|CLK_400HZ~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LCD_Display:inst1|CLK_400HZ ; Rise       ; inst1|DATA_BUS_VALUE[2]|clk                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Hz'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; debounce:inst7|pb_debounced       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst3|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst7|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst7|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Hz ; Rise       ; inst|clock_100Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debounce:inst3|pb_debounced'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_mph:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced|regout                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst3|pb_debounced ; Rise       ; inst3|pb_debounced~clkctrl|outclk                                                      ;
+--------+--------------+----------------+------------------+-----------------------------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_100Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; clk_div:inst|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_100Khz_reg ; Rise       ; inst|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_10Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; clk_div:inst|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_10Khz_reg ; Rise       ; inst|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Khz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; clk_div:inst|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Khz_reg ; Rise       ; inst|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst|clock_1Mhz_reg'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; clk_div:inst|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst|clock_1Mhz_reg ; Rise       ; inst|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; 3.542  ; 3.542  ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 3.197  ; 3.197  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0_LOAD ; clk_div:inst|clock_100Hz    ; 2.394  ; 2.394  ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.547 ; -0.547 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW[*]     ; debounce:inst3|pb_debounced ; 3.036  ; 3.036  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[10]   ; debounce:inst3|pb_debounced ; 0.582  ; 0.582  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[11]   ; debounce:inst3|pb_debounced ; 0.472  ; 0.472  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[12]   ; debounce:inst3|pb_debounced ; 0.441  ; 0.441  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[13]   ; debounce:inst3|pb_debounced ; 2.863  ; 2.863  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[14]   ; debounce:inst3|pb_debounced ; 2.998  ; 2.998  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[15]   ; debounce:inst3|pb_debounced ; 3.036  ; 3.036  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[16]   ; debounce:inst3|pb_debounced ; 3.025  ; 3.025  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[17]   ; debounce:inst3|pb_debounced ; 2.935  ; 2.935  ; Rise       ; debounce:inst3|pb_debounced ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; 1.043  ; 1.043  ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; -2.923 ; -2.923 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -3.077 ; -3.077 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0_LOAD ; clk_div:inst|clock_100Hz    ; -2.274 ; -2.274 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.667  ; 0.667  ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW[*]     ; debounce:inst3|pb_debounced ; -0.321 ; -0.321 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[10]   ; debounce:inst3|pb_debounced ; -0.462 ; -0.462 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[11]   ; debounce:inst3|pb_debounced ; -0.352 ; -0.352 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[12]   ; debounce:inst3|pb_debounced ; -0.321 ; -0.321 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[13]   ; debounce:inst3|pb_debounced ; -2.743 ; -2.743 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[14]   ; debounce:inst3|pb_debounced ; -2.878 ; -2.878 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[15]   ; debounce:inst3|pb_debounced ; -2.916 ; -2.916 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[16]   ; debounce:inst3|pb_debounced ; -2.905 ; -2.905 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[17]   ; debounce:inst3|pb_debounced ; -2.815 ; -2.815 ; Rise       ; debounce:inst3|pb_debounced ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; -0.313 ; -0.313 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.356 ; 4.356 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.189 ; 4.189 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.923 ; 3.923 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.893 ; 3.893 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.101 ; 4.101 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.356 ; 4.356 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.788 ; 3.788 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.877 ; 3.877 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.911 ; 3.911 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 3.761 ; 3.761 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 3.922 ; 3.922 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.060 ; 4.060 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.788 ; 3.788 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.189 ; 4.189 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.923 ; 3.923 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.893 ; 3.893 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.101 ; 4.101 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.356 ; 4.356 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.788 ; 3.788 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.877 ; 3.877 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.911 ; 3.911 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 3.761 ; 3.761 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 3.922 ; 3.922 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.060 ; 4.060 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.017 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.017 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.017 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.237 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.237 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.217 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.227 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.237 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.250 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                          ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.017 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.017 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.017 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.237 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.237 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.217 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.227 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.237 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.250 ;      ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                          ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.017     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.017     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.017     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.237     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.237     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.217     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.227     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.237     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.250     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                  ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 4.017     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.017     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 4.017     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 4.237     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.237     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.217     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 4.227     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 4.237     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 4.250     ;           ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-----------+-----------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -2.932   ; -2.555 ; N/A      ; N/A     ; -1.380              ;
;  CLK_50Mhz                     ; -2.694   ; -2.555 ; N/A      ; N/A     ; -1.380              ;
;  LCD_Display:inst1|CLK_400HZ   ; -2.932   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Hz      ; -0.239   ; 0.239  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_100Khz_reg ; -0.069   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.083   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.064   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.072   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  debounce:inst3|pb_debounced   ; -0.940   ; 0.245  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                ; -117.713 ; -2.555 ; 0.0      ; 0.0     ; -109.38             ;
;  CLK_50Mhz                     ; -59.217  ; -2.555 ; N/A      ; N/A     ; -36.380             ;
;  LCD_Display:inst1|CLK_400HZ   ; -52.037  ; 0.000  ; N/A      ; N/A     ; -39.000             ;
;  clk_div:inst|clock_100Hz      ; -0.455   ; 0.000  ; N/A      ; N/A     ; -10.000             ;
;  clk_div:inst|clock_100Khz_reg ; -0.145   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_10Khz_reg  ; -0.166   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Khz_reg   ; -0.134   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst|clock_1Mhz_reg   ; -0.152   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  debounce:inst3|pb_debounced   ; -5.407   ; 0.000  ; N/A      ; N/A     ; -8.000              ;
+--------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; 6.683  ; 6.683  ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; 5.659  ; 5.659  ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0_LOAD ; clk_div:inst|clock_100Hz    ; 4.309  ; 4.309  ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; -0.547 ; -0.547 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW[*]     ; debounce:inst3|pb_debounced ; 5.491  ; 5.491  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[10]   ; debounce:inst3|pb_debounced ; 1.506  ; 1.506  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[11]   ; debounce:inst3|pb_debounced ; 1.351  ; 1.351  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[12]   ; debounce:inst3|pb_debounced ; 1.233  ; 1.233  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[13]   ; debounce:inst3|pb_debounced ; 5.135  ; 5.135  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[14]   ; debounce:inst3|pb_debounced ; 5.331  ; 5.331  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[15]   ; debounce:inst3|pb_debounced ; 5.491  ; 5.491  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[16]   ; debounce:inst3|pb_debounced ; 5.467  ; 5.467  ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[17]   ; debounce:inst3|pb_debounced ; 5.235  ; 5.235  ; Rise       ; debounce:inst3|pb_debounced ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; 2.702  ; 2.702  ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; KEY3_ACLR ; CLK_50Mhz                   ; -2.923 ; -2.923 ; Rise       ; CLK_50Mhz                   ;
; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ ; -3.077 ; -3.077 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; KEY0_LOAD ; clk_div:inst|clock_100Hz    ; -2.274 ; -2.274 ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW0_PULSE ; clk_div:inst|clock_100Hz    ; 0.850  ; 0.850  ; Rise       ; clk_div:inst|clock_100Hz    ;
; SW[*]     ; debounce:inst3|pb_debounced ; -0.321 ; -0.321 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[10]   ; debounce:inst3|pb_debounced ; -0.462 ; -0.462 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[11]   ; debounce:inst3|pb_debounced ; -0.352 ; -0.352 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[12]   ; debounce:inst3|pb_debounced ; -0.321 ; -0.321 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[13]   ; debounce:inst3|pb_debounced ; -2.743 ; -2.743 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[14]   ; debounce:inst3|pb_debounced ; -2.878 ; -2.878 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[15]   ; debounce:inst3|pb_debounced ; -2.916 ; -2.916 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[16]   ; debounce:inst3|pb_debounced ; -2.905 ; -2.905 ; Rise       ; debounce:inst3|pb_debounced ;
;  SW[17]   ; debounce:inst3|pb_debounced ; -2.815 ; -2.815 ; Rise       ; debounce:inst3|pb_debounced ;
; SW2_MODE  ; debounce:inst3|pb_debounced ; -0.313 ; -0.313 ; Rise       ; debounce:inst3|pb_debounced ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 7.903 ; 7.903 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 7.848 ; 7.848 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 7.184 ; 7.184 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 7.115 ; 7.115 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 7.627 ; 7.627 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 7.903 ; 7.903 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 6.875 ; 6.875 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 7.091 ; 7.091 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 7.155 ; 7.155 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 6.836 ; 6.836 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 7.173 ; 7.173 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 7.542 ; 7.542 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port    ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+
; DATA_BUS[*]  ; LCD_Display:inst1|CLK_400HZ ; 3.788 ; 3.788 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[0] ; LCD_Display:inst1|CLK_400HZ ; 4.189 ; 4.189 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[1] ; LCD_Display:inst1|CLK_400HZ ; 3.923 ; 3.923 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[2] ; LCD_Display:inst1|CLK_400HZ ; 3.893 ; 3.893 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[3] ; LCD_Display:inst1|CLK_400HZ ; 4.101 ; 4.101 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[4] ; LCD_Display:inst1|CLK_400HZ ; 4.356 ; 4.356 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[5] ; LCD_Display:inst1|CLK_400HZ ; 3.788 ; 3.788 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[6] ; LCD_Display:inst1|CLK_400HZ ; 3.877 ; 3.877 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
;  DATA_BUS[7] ; LCD_Display:inst1|CLK_400HZ ; 3.911 ; 3.911 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_EN       ; LCD_Display:inst1|CLK_400HZ ; 3.761 ; 3.761 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RS       ; LCD_Display:inst1|CLK_400HZ ; 3.922 ; 3.922 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
; LCD_RW       ; LCD_Display:inst1|CLK_400HZ ; 4.060 ; 4.060 ; Rise       ; LCD_Display:inst1|CLK_400HZ ;
+--------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_50Mhz                     ; CLK_50Mhz                     ; 611      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Hz      ; clk_div:inst|clock_100Hz      ; 14       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Hz      ; debounce:inst3|pb_debounced   ; 8        ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; debounce:inst3|pb_debounced   ; 36       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; LCD_Display:inst1|CLK_400HZ   ; 66       ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 585      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLK_50Mhz                     ; CLK_50Mhz                     ; 611      ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; CLK_50Mhz                     ; 1        ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; CLK_50Mhz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst|clock_1Khz_reg   ; clk_div:inst|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_1Mhz_reg   ; clk_div:inst|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_10Khz_reg  ; clk_div:inst|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Hz      ; clk_div:inst|clock_100Hz      ; 14       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Khz_reg ; clk_div:inst|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst|clock_100Hz      ; debounce:inst3|pb_debounced   ; 8        ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; debounce:inst3|pb_debounced   ; 36       ; 0        ; 0        ; 0        ;
; debounce:inst3|pb_debounced   ; LCD_Display:inst1|CLK_400HZ   ; 66       ; 0        ; 0        ; 0        ;
; LCD_Display:inst1|CLK_400HZ   ; LCD_Display:inst1|CLK_400HZ   ; 585      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 86    ; 86   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 02 18:29:04 2024
Info: Command: quartus_sta tutor3 -c tutor3
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50Mhz CLK_50Mhz
    Info (332105): create_clock -period 1.000 -name LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ
    Info (332105): create_clock -period 1.000 -name debounce:inst3|pb_debounced debounce:inst3|pb_debounced
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_10Khz_reg clk_div:inst|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_100Khz_reg clk_div:inst|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst|clock_1Mhz_reg clk_div:inst|clock_1Mhz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.932
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.932       -52.037 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -2.694       -59.217 CLK_50Mhz 
    Info (332119):    -0.940        -5.407 debounce:inst3|pb_debounced 
    Info (332119):    -0.239        -0.455 clk_div:inst|clock_100Hz 
    Info (332119):    -0.083        -0.166 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.072        -0.152 clk_div:inst|clock_1Mhz_reg 
    Info (332119):    -0.069        -0.145 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.064        -0.134 clk_div:inst|clock_1Khz_reg 
Info (332146): Worst-case hold slack is -2.555
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.555        -2.555 CLK_50Mhz 
    Info (332119):     0.391         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.391         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.522         0.000 clk_div:inst|clock_100Hz 
    Info (332119):     0.534         0.000 debounce:inst3|pb_debounced 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CLK_50Mhz 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500       -10.000 clk_div:inst|clock_100Hz 
    Info (332119):    -0.500        -8.000 debounce:inst3|pb_debounced 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.754
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.754        -6.624 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.675       -11.821 CLK_50Mhz 
    Info (332119):     0.111         0.000 debounce:inst3|pb_debounced 
    Info (332119):     0.432         0.000 clk_div:inst|clock_100Hz 
    Info (332119):     0.496         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.506         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.506         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.508         0.000 clk_div:inst|clock_100Khz_reg 
Info (332146): Worst-case hold slack is -1.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.595        -1.693 CLK_50Mhz 
    Info (332119):     0.215         0.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):     0.215         0.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst|clock_1Mhz_reg 
    Info (332119):     0.239         0.000 clk_div:inst|clock_100Hz 
    Info (332119):     0.245         0.000 debounce:inst3|pb_debounced 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CLK_50Mhz 
    Info (332119):    -0.500       -39.000 LCD_Display:inst1|CLK_400HZ 
    Info (332119):    -0.500       -10.000 clk_div:inst|clock_100Hz 
    Info (332119):    -0.500        -8.000 debounce:inst3|pb_debounced 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 401 megabytes
    Info: Processing ended: Sat Mar 02 18:29:12 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


