==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.065 seconds; current allocated memory: 123.238 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.233 seconds; current allocated memory: 125.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:101:3) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'tx_2_log_ddr'(mac_logger.cpp:512:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:512:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'tx_2_tap_ddr'(mac_logger.cpp:570:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:570:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.49 seconds; current allocated memory: 126.203 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 126.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 134.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 137.312 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_697_1 (mac_logger.cpp:699)  of function 'mac_logger'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_697_1' (mac_logger.cpp:698:2), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:307:8) to (mac_logger.cpp:327:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 163.293 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:473:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:533:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.054 seconds; current allocated memory: 321.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 325.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 327.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 328.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 328.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 328.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 329.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 329.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 329.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 329.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 329.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 329.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 329.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 331.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 331.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 331.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 331.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 331.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 332.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_471_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_471_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 332.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 332.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 332.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 332.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_531_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_531_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_531_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 333.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 333.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 333.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 333.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 341.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.253 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_697_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 357.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 357.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.263 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 357.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 358.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 359.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 360.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 362.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 365.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_471_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_471_1' pipeline 'VITIS_LOOP_471_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_471_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 367.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 367.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_531_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_531_2' pipeline 'VITIS_LOOP_531_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_531_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 368.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 369.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.214 seconds; current allocated memory: 378.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_697_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_mac_fifo_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_697_1/m_axi_fifo_axi_full_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_697_1'.
INFO: [HLS 200-741] Implementing PIPO mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_data_buf3_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_data_buf3_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.716 seconds; current allocated memory: 391.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'ddr', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'log_all_mask', 'driver', 'fifo_axi_full_offset' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 394.793 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 400.836 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.324 seconds; current allocated memory: 414.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.36 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 70.853 seconds; current allocated memory: 291.176 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 83.759 seconds; peak allocated memory: 414.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 33.942 seconds; current allocated memory: 14.426 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 46.544 seconds; peak allocated memory: 134.562 MB.
