```verilog
module parallel2serial (
    input wire clk,
    input wire rst_n,
    input wire [3:0] d,
    output reg valid_out,
    output reg dout
);

reg [3:0] data;
reg [1:0] cnt;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        cnt <= 2'b00;
        data <= 4'b0000;
        valid_out <= 0;
        dout <= 1'b0;
    end 
    else begin
        if (cnt == 2'b11) begin
            cnt <= 2'b00;
            data <= d;
            valid_out <= 1;
            dout <= data[3];
        end 
        else begin
            cnt <= cnt + 1;
            valid_out <= 0;
            data <= {data[2:0], data[3]};
            dout <= data[3];
        end
    end
end

endmodule
```
This Verilog code implements a module for parallel-to-serial conversion as described. It utilizes a counter (cnt) to track the position of the current bit being converted, a data register to store the 4-bit parallel input, and outputs the converted serial data (dout) and a valid signal (valid_out) indicating the availability of valid serial output.