
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62+91 (git sha1 fb653c418-dirty, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)

-- Executing script file `bcp_accel.ys' --

1. Executing RTLIL frontend.
Input filename: bcp_accel.il

2. Executing SYNTH_LATTICE pass.

2.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.3.1. Analyzing design hierarchy..
Top module:  \bcp_accel
Used module:     \bcp_accel.pin_led_0
Used module:         \bcp_accel.pin_led_0.buf
Used module:             \bcp_accel.pin_led_0.buf.buf
Used module:     \bcp_accel.pin_uart_0__tx
Used module:         \bcp_accel.pin_uart_0__tx.buf
Used module:             \bcp_accel.pin_uart_0__tx.buf.buf
Used module:     \bcp_accel.pin_uart_0__rx
Used module:         \bcp_accel.pin_uart_0__rx.buf
Used module:             \bcp_accel.pin_uart_0__rx.buf.buf
Used module:     \bcp_accel.cd_sync
Used module:         \bcp_accel.cd_sync.rst_buf
Used module:             \bcp_accel.cd_sync.rst_buf.buf
Used module:         \bcp_accel.cd_sync.clk_buf
Used module:             \bcp_accel.cd_sync.clk_buf.buf
Used module:     \bcp_accel.bcp
Used module:         \bcp_accel.bcp.impl_fifo
Used module:         \bcp_accel.bcp.evaluator
Used module:         \bcp_accel.bcp.prefetcher
Used module:         \bcp_accel.bcp.watch_mgr
Used module:         \bcp_accel.bcp.assign_mem
Used module:         \bcp_accel.bcp.watch_mem
Used module:         \bcp_accel.bcp.clause_mem
Used module:     \bcp_accel.host_if
Used module:     \bcp_accel.uart_tx
Used module:     \bcp_accel.uart_rx

2.3.2. Analyzing design hierarchy..
Top module:  \bcp_accel
Used module:     \bcp_accel.pin_led_0
Used module:         \bcp_accel.pin_led_0.buf
Used module:             \bcp_accel.pin_led_0.buf.buf
Used module:     \bcp_accel.pin_uart_0__tx
Used module:         \bcp_accel.pin_uart_0__tx.buf
Used module:             \bcp_accel.pin_uart_0__tx.buf.buf
Used module:     \bcp_accel.pin_uart_0__rx
Used module:         \bcp_accel.pin_uart_0__rx.buf
Used module:             \bcp_accel.pin_uart_0__rx.buf.buf
Used module:     \bcp_accel.cd_sync
Used module:         \bcp_accel.cd_sync.rst_buf
Used module:             \bcp_accel.cd_sync.rst_buf.buf
Used module:         \bcp_accel.cd_sync.clk_buf
Used module:             \bcp_accel.cd_sync.clk_buf.buf
Used module:     \bcp_accel.bcp
Used module:         \bcp_accel.bcp.impl_fifo
Used module:         \bcp_accel.bcp.evaluator
Used module:         \bcp_accel.bcp.prefetcher
Used module:         \bcp_accel.bcp.watch_mgr
Used module:         \bcp_accel.bcp.assign_mem
Used module:         \bcp_accel.bcp.watch_mem
Used module:         \bcp_accel.bcp.clause_mem
Used module:     \bcp_accel.host_if
Used module:     \bcp_accel.uart_tx
Used module:     \bcp_accel.uart_rx
Removed 0 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $41 in module bcp_accel.bcp.impl_fifo.
Marked 1 switch rules as full_case in process $39 in module bcp_accel.bcp.impl_fifo.
Marked 2 switch rules as full_case in process $81 in module bcp_accel.bcp.evaluator.
Marked 1 switch rules as full_case in process $79 in module bcp_accel.bcp.evaluator.
Marked 1 switch rules as full_case in process $77 in module bcp_accel.bcp.evaluator.
Marked 1 switch rules as full_case in process $56 in module bcp_accel.bcp.evaluator.
Marked 1 switch rules as full_case in process $64 in module bcp_accel.bcp.watch_mgr.
Marked 3 switch rules as full_case in process $62 in module bcp_accel.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $60 in module bcp_accel.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $58 in module bcp_accel.bcp.watch_mgr.
Marked 1 switch rules as full_case in process $55 in module bcp_accel.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $54 in module bcp_accel.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $53 in module bcp_accel.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $52 in module bcp_accel.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $51 in module bcp_accel.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $50 in module bcp_accel.bcp.watch_mgr.
Marked 1 switch rules as full_case in process $119 in module bcp_accel.host_if.
Marked 1 switch rules as full_case in process $117 in module bcp_accel.host_if.
Marked 3 switch rules as full_case in process $83 in module bcp_accel.host_if.
Marked 1 switch rules as full_case in process $81 in module bcp_accel.host_if.
Marked 1 switch rules as full_case in process $79 in module bcp_accel.host_if.
Marked 1 switch rules as full_case in process $37 in module bcp_accel.uart_tx.
Marked 4 switch rules as full_case in process $33 in module bcp_accel.uart_tx.
Marked 1 switch rules as full_case in process $30 in module bcp_accel.uart_tx.
Marked 2 switch rules as full_case in process $47 in module bcp_accel.uart_rx.
Marked 1 switch rules as full_case in process $46 in module bcp_accel.uart_rx.
Marked 1 switch rules as full_case in process $42 in module bcp_accel.uart_rx.
Marked 2 switch rules as full_case in process $40 in module bcp_accel.uart_rx.
Marked 5 switch rules as full_case in process $38 in module bcp_accel.uart_rx.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 10 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).

2.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~279 debug messages>

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bcp_accel.bcp.impl_fifo.$41'.
     1/1: $15
Creating decoders for process `\bcp_accel.bcp.impl_fifo.$39'.
     1/1: $14
Creating decoders for process `\bcp_accel.bcp.impl_fifo.$37'.
     1/1: $13
Creating decoders for process `\bcp_accel.bcp.impl_fifo.$36'.
Creating decoders for process `\bcp_accel.bcp.evaluator.$81'.
     1/1: $31
Creating decoders for process `\bcp_accel.bcp.evaluator.$79'.
     1/1: $30
Creating decoders for process `\bcp_accel.bcp.evaluator.$77'.
     1/1: $29
Creating decoders for process `\bcp_accel.bcp.evaluator.$75'.
     1/1: $28
Creating decoders for process `\bcp_accel.bcp.evaluator.$73'.
     1/1: $27
Creating decoders for process `\bcp_accel.bcp.evaluator.$71'.
     1/1: $26
Creating decoders for process `\bcp_accel.bcp.evaluator.$69'.
     1/1: $25
Creating decoders for process `\bcp_accel.bcp.evaluator.$67'.
     1/1: $24
Creating decoders for process `\bcp_accel.bcp.evaluator.$65'.
     1/1: $23
Creating decoders for process `\bcp_accel.bcp.evaluator.$63'.
     1/1: $22
Creating decoders for process `\bcp_accel.bcp.evaluator.$61'.
     1/1: $21
Creating decoders for process `\bcp_accel.bcp.evaluator.$59'.
     1/1: $20
Creating decoders for process `\bcp_accel.bcp.evaluator.$58'.
     1/1: \result_implied_val
Creating decoders for process `\bcp_accel.bcp.evaluator.$57'.
     1/1: \result_implied_var
Creating decoders for process `\bcp_accel.bcp.evaluator.$56'.
     1/1: \result_status
Creating decoders for process `\bcp_accel.bcp.evaluator.$55'.
     1/1: \result_clause_id
Creating decoders for process `\bcp_accel.bcp.evaluator.$54'.
     1/1: \lit_unassigned
Creating decoders for process `\bcp_accel.bcp.evaluator.$53'.
     1/1: \lit_true
Creating decoders for process `\bcp_accel.bcp.evaluator.$52'.
     1/1: \result_valid
Creating decoders for process `\bcp_accel.bcp.evaluator.$32'.
     1/1: \current_lit
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$64'.
     1/1: $27
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$62'.
     1/1: $26
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$60'.
     1/1: $25
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$58'.
     1/1: $24
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$56'.
     1/1: $23
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$55'.
     1/1: \done
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$54'.
     1/1: \clause_id_valid
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$53'.
     1/1: \clause_id
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$52'.
     1/1: \wl_rd_en
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$51'.
     1/1: \wl_rd_idx
Creating decoders for process `\bcp_accel.bcp.watch_mgr.$50'.
     1/1: \wl_rd_lit
Creating decoders for process `\bcp_accel.bcp.clause_mem.$4'.
Creating decoders for process `\bcp_accel.bcp.$61'.
     1/1: $25
Creating decoders for process `\bcp_accel.bcp.$59'.
     1/1: $24
Creating decoders for process `\bcp_accel.bcp.$57'.
     1/1: $23
Creating decoders for process `\bcp_accel.bcp.$55'.
     1/1: $22
Creating decoders for process `\bcp_accel.bcp.$53'.
     1/1: $21
Creating decoders for process `\bcp_accel.bcp.$52'.
     1/1: \done
Creating decoders for process `\bcp_accel.bcp.$51'.
     1/1: \busy
Creating decoders for process `\bcp_accel.bcp.$50'.
     1/1: \start$120
Creating decoders for process `\bcp_accel.bcp.$49'.
     1/1: \fsm_starting
Creating decoders for process `\bcp_accel.host_if.$119'.
     1/1: $37
Creating decoders for process `\bcp_accel.host_if.$117'.
     1/1: $36
Creating decoders for process `\bcp_accel.host_if.$115'.
     1/1: $35
Creating decoders for process `\bcp_accel.host_if.$113'.
     1/1: $34
Creating decoders for process `\bcp_accel.host_if.$111'.
     1/1: $33
Creating decoders for process `\bcp_accel.host_if.$109'.
     1/1: $32
Creating decoders for process `\bcp_accel.host_if.$107'.
     1/1: $31
Creating decoders for process `\bcp_accel.host_if.$105'.
     1/1: $30
Creating decoders for process `\bcp_accel.host_if.$103'.
     1/1: $29
Creating decoders for process `\bcp_accel.host_if.$101'.
     1/1: $28
Creating decoders for process `\bcp_accel.host_if.$99'.
     1/1: $27
Creating decoders for process `\bcp_accel.host_if.$97'.
     1/1: $26
Creating decoders for process `\bcp_accel.host_if.$95'.
     1/1: $25
Creating decoders for process `\bcp_accel.host_if.$93'.
     1/1: $24
Creating decoders for process `\bcp_accel.host_if.$91'.
     1/1: $23
Creating decoders for process `\bcp_accel.host_if.$89'.
     1/1: $22
Creating decoders for process `\bcp_accel.host_if.$87'.
     1/1: $21
Creating decoders for process `\bcp_accel.host_if.$85'.
     1/1: $20
Creating decoders for process `\bcp_accel.host_if.$83'.
     1/1: $19
Creating decoders for process `\bcp_accel.host_if.$81'.
     1/1: $18
Creating decoders for process `\bcp_accel.host_if.$79'.
     1/1: $17
Creating decoders for process `\bcp_accel.host_if.$77'.
     1/1: $16
Creating decoders for process `\bcp_accel.host_if.$76'.
     1/1: \impl_ready
Creating decoders for process `\bcp_accel.host_if.$75'.
     1/1: \tx_valid
Creating decoders for process `\bcp_accel.host_if.$74'.
     1/1: \tx_data
Creating decoders for process `\bcp_accel.host_if.$73'.
     1/1: \bcp_start
Creating decoders for process `\bcp_accel.host_if.$72'.
     1/1: \bcp_false_lit
Creating decoders for process `\bcp_accel.host_if.$71'.
     1/1: \assign_wr_en
Creating decoders for process `\bcp_accel.host_if.$70'.
     1/1: \assign_wr_data
Creating decoders for process `\bcp_accel.host_if.$69'.
     1/1: \assign_wr_addr
Creating decoders for process `\bcp_accel.host_if.$68'.
     1/1: \wl_wr_len_en
Creating decoders for process `\bcp_accel.host_if.$67'.
     1/1: \wl_wr_len
Creating decoders for process `\bcp_accel.host_if.$66'.
     1/1: \wl_wr_en
Creating decoders for process `\bcp_accel.host_if.$65'.
     1/1: \wl_wr_data
Creating decoders for process `\bcp_accel.host_if.$64'.
     1/1: \wl_wr_idx
Creating decoders for process `\bcp_accel.host_if.$63'.
     1/1: \wl_wr_lit
Creating decoders for process `\bcp_accel.host_if.$62'.
     1/1: \clause_wr_en
Creating decoders for process `\bcp_accel.host_if.$61'.
     1/1: \clause_wr_lit4
Creating decoders for process `\bcp_accel.host_if.$60'.
     1/1: \clause_wr_lit3
Creating decoders for process `\bcp_accel.host_if.$59'.
     1/1: \clause_wr_lit2
Creating decoders for process `\bcp_accel.host_if.$58'.
     1/1: \clause_wr_lit1
Creating decoders for process `\bcp_accel.host_if.$57'.
     1/1: \clause_wr_lit0
Creating decoders for process `\bcp_accel.host_if.$56'.
     1/1: \clause_wr_sat_bit
Creating decoders for process `\bcp_accel.host_if.$55'.
     1/1: \clause_wr_size
Creating decoders for process `\bcp_accel.host_if.$54'.
     1/1: \clause_wr_addr
Creating decoders for process `\bcp_accel.uart_tx.$37'.
     1/1: $16
Creating decoders for process `\bcp_accel.uart_tx.$35'.
     1/1: $15
Creating decoders for process `\bcp_accel.uart_tx.$33'.
     1/1: $14
Creating decoders for process `\bcp_accel.uart_tx.$31'.
     1/1: $13
Creating decoders for process `\bcp_accel.uart_tx.$30'.
     1/1: \tx_pin
Creating decoders for process `\bcp_accel.uart_tx.$29'.
     1/1: \tx_ready
Creating decoders for process `\bcp_accel.uart_rx.$47'.
     1/1: \rx_err
Creating decoders for process `\bcp_accel.uart_rx.$46'.
     1/1: \rx_valid
Creating decoders for process `\bcp_accel.uart_rx.$44'.
     1/1: $19
Creating decoders for process `\bcp_accel.uart_rx.$42'.
     1/1: $18
Creating decoders for process `\bcp_accel.uart_rx.$40'.
     1/1: $17
Creating decoders for process `\bcp_accel.uart_rx.$38'.
     1/1: $16

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.impl_fifo.$41'.
Removing empty process `bcp_accel.bcp.impl_fifo.$41'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.impl_fifo.$39'.
Removing empty process `bcp_accel.bcp.impl_fifo.$39'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.impl_fifo.$37'.
Removing empty process `bcp_accel.bcp.impl_fifo.$37'.
Removing empty process `bcp_accel.bcp.impl_fifo.$36'.
Found and cleaned up 4 empty switches in `\bcp_accel.bcp.evaluator.$81'.
Removing empty process `bcp_accel.bcp.evaluator.$81'.
Found and cleaned up 4 empty switches in `\bcp_accel.bcp.evaluator.$79'.
Removing empty process `bcp_accel.bcp.evaluator.$79'.
Found and cleaned up 4 empty switches in `\bcp_accel.bcp.evaluator.$77'.
Removing empty process `bcp_accel.bcp.evaluator.$77'.
Found and cleaned up 3 empty switches in `\bcp_accel.bcp.evaluator.$75'.
Removing empty process `bcp_accel.bcp.evaluator.$75'.
Found and cleaned up 3 empty switches in `\bcp_accel.bcp.evaluator.$73'.
Removing empty process `bcp_accel.bcp.evaluator.$73'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$71'.
Removing empty process `bcp_accel.bcp.evaluator.$71'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$69'.
Removing empty process `bcp_accel.bcp.evaluator.$69'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$67'.
Removing empty process `bcp_accel.bcp.evaluator.$67'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$65'.
Removing empty process `bcp_accel.bcp.evaluator.$65'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$63'.
Removing empty process `bcp_accel.bcp.evaluator.$63'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$61'.
Removing empty process `bcp_accel.bcp.evaluator.$61'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$59'.
Removing empty process `bcp_accel.bcp.evaluator.$59'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$58'.
Removing empty process `bcp_accel.bcp.evaluator.$58'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$57'.
Removing empty process `bcp_accel.bcp.evaluator.$57'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.evaluator.$56'.
Removing empty process `bcp_accel.bcp.evaluator.$56'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.evaluator.$55'.
Removing empty process `bcp_accel.bcp.evaluator.$55'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.evaluator.$54'.
Removing empty process `bcp_accel.bcp.evaluator.$54'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.evaluator.$53'.
Removing empty process `bcp_accel.bcp.evaluator.$53'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.evaluator.$52'.
Removing empty process `bcp_accel.bcp.evaluator.$52'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.evaluator.$32'.
Removing empty process `bcp_accel.bcp.evaluator.$32'.
Found and cleaned up 3 empty switches in `\bcp_accel.bcp.watch_mgr.$64'.
Removing empty process `bcp_accel.bcp.watch_mgr.$64'.
Found and cleaned up 6 empty switches in `\bcp_accel.bcp.watch_mgr.$62'.
Removing empty process `bcp_accel.bcp.watch_mgr.$62'.
Found and cleaned up 4 empty switches in `\bcp_accel.bcp.watch_mgr.$60'.
Removing empty process `bcp_accel.bcp.watch_mgr.$60'.
Found and cleaned up 8 empty switches in `\bcp_accel.bcp.watch_mgr.$58'.
Removing empty process `bcp_accel.bcp.watch_mgr.$58'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.watch_mgr.$56'.
Removing empty process `bcp_accel.bcp.watch_mgr.$56'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.watch_mgr.$55'.
Removing empty process `bcp_accel.bcp.watch_mgr.$55'.
Found and cleaned up 3 empty switches in `\bcp_accel.bcp.watch_mgr.$54'.
Removing empty process `bcp_accel.bcp.watch_mgr.$54'.
Found and cleaned up 3 empty switches in `\bcp_accel.bcp.watch_mgr.$53'.
Removing empty process `bcp_accel.bcp.watch_mgr.$53'.
Found and cleaned up 8 empty switches in `\bcp_accel.bcp.watch_mgr.$52'.
Removing empty process `bcp_accel.bcp.watch_mgr.$52'.
Found and cleaned up 8 empty switches in `\bcp_accel.bcp.watch_mgr.$51'.
Removing empty process `bcp_accel.bcp.watch_mgr.$51'.
Found and cleaned up 8 empty switches in `\bcp_accel.bcp.watch_mgr.$50'.
Removing empty process `bcp_accel.bcp.watch_mgr.$50'.
Removing empty process `bcp_accel.bcp.clause_mem.$4'.
Found and cleaned up 3 empty switches in `\bcp_accel.bcp.$61'.
Removing empty process `bcp_accel.bcp.$61'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.$59'.
Removing empty process `bcp_accel.bcp.$59'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.$57'.
Removing empty process `bcp_accel.bcp.$57'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.$55'.
Removing empty process `bcp_accel.bcp.$55'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.$53'.
Removing empty process `bcp_accel.bcp.$53'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.$52'.
Removing empty process `bcp_accel.bcp.$52'.
Found and cleaned up 1 empty switch in `\bcp_accel.bcp.$51'.
Removing empty process `bcp_accel.bcp.$51'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.$50'.
Removing empty process `bcp_accel.bcp.$50'.
Found and cleaned up 2 empty switches in `\bcp_accel.bcp.$49'.
Removing empty process `bcp_accel.bcp.$49'.
Found and cleaned up 4 empty switches in `\bcp_accel.host_if.$119'.
Removing empty process `bcp_accel.host_if.$119'.
Found and cleaned up 4 empty switches in `\bcp_accel.host_if.$117'.
Removing empty process `bcp_accel.host_if.$117'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$115'.
Removing empty process `bcp_accel.host_if.$115'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$113'.
Removing empty process `bcp_accel.host_if.$113'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$111'.
Removing empty process `bcp_accel.host_if.$111'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$109'.
Removing empty process `bcp_accel.host_if.$109'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$107'.
Removing empty process `bcp_accel.host_if.$107'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$105'.
Removing empty process `bcp_accel.host_if.$105'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$103'.
Removing empty process `bcp_accel.host_if.$103'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$101'.
Removing empty process `bcp_accel.host_if.$101'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$99'.
Removing empty process `bcp_accel.host_if.$99'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$97'.
Removing empty process `bcp_accel.host_if.$97'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$95'.
Removing empty process `bcp_accel.host_if.$95'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$93'.
Removing empty process `bcp_accel.host_if.$93'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$91'.
Removing empty process `bcp_accel.host_if.$91'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$89'.
Removing empty process `bcp_accel.host_if.$89'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$87'.
Removing empty process `bcp_accel.host_if.$87'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$85'.
Removing empty process `bcp_accel.host_if.$85'.
Found and cleaned up 12 empty switches in `\bcp_accel.host_if.$83'.
Removing empty process `bcp_accel.host_if.$83'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$81'.
Removing empty process `bcp_accel.host_if.$81'.
Found and cleaned up 4 empty switches in `\bcp_accel.host_if.$79'.
Removing empty process `bcp_accel.host_if.$79'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$77'.
Removing empty process `bcp_accel.host_if.$77'.
Found and cleaned up 3 empty switches in `\bcp_accel.host_if.$76'.
Removing empty process `bcp_accel.host_if.$76'.
Found and cleaned up 1 empty switch in `\bcp_accel.host_if.$75'.
Removing empty process `bcp_accel.host_if.$75'.
Found and cleaned up 1 empty switch in `\bcp_accel.host_if.$74'.
Removing empty process `bcp_accel.host_if.$74'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$73'.
Removing empty process `bcp_accel.host_if.$73'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$72'.
Removing empty process `bcp_accel.host_if.$72'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$71'.
Removing empty process `bcp_accel.host_if.$71'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$70'.
Removing empty process `bcp_accel.host_if.$70'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$69'.
Removing empty process `bcp_accel.host_if.$69'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$68'.
Removing empty process `bcp_accel.host_if.$68'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$67'.
Removing empty process `bcp_accel.host_if.$67'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$66'.
Removing empty process `bcp_accel.host_if.$66'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$65'.
Removing empty process `bcp_accel.host_if.$65'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$64'.
Removing empty process `bcp_accel.host_if.$64'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$63'.
Removing empty process `bcp_accel.host_if.$63'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$62'.
Removing empty process `bcp_accel.host_if.$62'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$61'.
Removing empty process `bcp_accel.host_if.$61'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$60'.
Removing empty process `bcp_accel.host_if.$60'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$59'.
Removing empty process `bcp_accel.host_if.$59'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$58'.
Removing empty process `bcp_accel.host_if.$58'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$57'.
Removing empty process `bcp_accel.host_if.$57'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$56'.
Removing empty process `bcp_accel.host_if.$56'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$55'.
Removing empty process `bcp_accel.host_if.$55'.
Found and cleaned up 2 empty switches in `\bcp_accel.host_if.$54'.
Removing empty process `bcp_accel.host_if.$54'.
Found and cleaned up 6 empty switches in `\bcp_accel.uart_tx.$37'.
Removing empty process `bcp_accel.uart_tx.$37'.
Found and cleaned up 3 empty switches in `\bcp_accel.uart_tx.$35'.
Removing empty process `bcp_accel.uart_tx.$35'.
Found and cleaned up 5 empty switches in `\bcp_accel.uart_tx.$33'.
Removing empty process `bcp_accel.uart_tx.$33'.
Found and cleaned up 3 empty switches in `\bcp_accel.uart_tx.$31'.
Removing empty process `bcp_accel.uart_tx.$31'.
Found and cleaned up 1 empty switch in `\bcp_accel.uart_tx.$30'.
Removing empty process `bcp_accel.uart_tx.$30'.
Found and cleaned up 1 empty switch in `\bcp_accel.uart_tx.$29'.
Removing empty process `bcp_accel.uart_tx.$29'.
Found and cleaned up 3 empty switches in `\bcp_accel.uart_rx.$47'.
Removing empty process `bcp_accel.uart_rx.$47'.
Found and cleaned up 3 empty switches in `\bcp_accel.uart_rx.$46'.
Removing empty process `bcp_accel.uart_rx.$46'.
Found and cleaned up 2 empty switches in `\bcp_accel.uart_rx.$44'.
Removing empty process `bcp_accel.uart_rx.$44'.
Found and cleaned up 4 empty switches in `\bcp_accel.uart_rx.$42'.
Removing empty process `bcp_accel.uart_rx.$42'.
Found and cleaned up 7 empty switches in `\bcp_accel.uart_rx.$40'.
Removing empty process `bcp_accel.uart_rx.$40'.
Found and cleaned up 6 empty switches in `\bcp_accel.uart_rx.$38'.
Removing empty process `bcp_accel.uart_rx.$38'.
Cleaned up 279 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.pin_led_0.buf.buf.
Optimizing module bcp_accel.pin_led_0.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel.pin_led_0.
Optimizing module bcp_accel.pin_uart_0__tx.buf.buf.
Optimizing module bcp_accel.pin_uart_0__tx.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel.pin_uart_0__tx.
Optimizing module bcp_accel.pin_uart_0__rx.buf.buf.
Optimizing module bcp_accel.pin_uart_0__rx.buf.
<suppressed ~1 debug messages>
Optimizing module bcp_accel.pin_uart_0__rx.
Optimizing module bcp_accel.cd_sync.rst_buf.buf.
Optimizing module bcp_accel.cd_sync.rst_buf.
<suppressed ~1 debug messages>
Optimizing module bcp_accel.cd_sync.clk_buf.buf.
Optimizing module bcp_accel.cd_sync.clk_buf.
<suppressed ~1 debug messages>
Optimizing module bcp_accel.cd_sync.
Optimizing module bcp_accel.bcp.impl_fifo.
<suppressed ~1 debug messages>
Optimizing module bcp_accel.bcp.evaluator.
<suppressed ~18 debug messages>
Optimizing module bcp_accel.bcp.prefetcher.
Optimizing module bcp_accel.bcp.watch_mgr.
<suppressed ~11 debug messages>
Optimizing module bcp_accel.bcp.assign_mem.
Optimizing module bcp_accel.bcp.watch_mem.
Optimizing module bcp_accel.bcp.clause_mem.
Optimizing module bcp_accel.bcp.
<suppressed ~5 debug messages>
Optimizing module bcp_accel.host_if.
<suppressed ~6 debug messages>
Optimizing module bcp_accel.uart_tx.
<suppressed ~10 debug messages>
Optimizing module bcp_accel.uart_rx.
<suppressed ~7 debug messages>
Optimizing module bcp_accel.

2.5. Executing FLATTEN pass (flatten design).
Deleting now unused module bcp_accel.pin_led_0.buf.buf.
Deleting now unused module bcp_accel.pin_led_0.buf.
Deleting now unused module bcp_accel.pin_led_0.
Deleting now unused module bcp_accel.pin_uart_0__tx.buf.buf.
Deleting now unused module bcp_accel.pin_uart_0__tx.buf.
Deleting now unused module bcp_accel.pin_uart_0__tx.
Deleting now unused module bcp_accel.pin_uart_0__rx.buf.buf.
Deleting now unused module bcp_accel.pin_uart_0__rx.buf.
Deleting now unused module bcp_accel.pin_uart_0__rx.
Deleting now unused module bcp_accel.cd_sync.rst_buf.buf.
Deleting now unused module bcp_accel.cd_sync.rst_buf.
Deleting now unused module bcp_accel.cd_sync.clk_buf.buf.
Deleting now unused module bcp_accel.cd_sync.clk_buf.
Deleting now unused module bcp_accel.cd_sync.
Deleting now unused module bcp_accel.bcp.impl_fifo.
Deleting now unused module bcp_accel.bcp.evaluator.
Deleting now unused module bcp_accel.bcp.prefetcher.
Deleting now unused module bcp_accel.bcp.watch_mgr.
Deleting now unused module bcp_accel.bcp.assign_mem.
Deleting now unused module bcp_accel.bcp.watch_mem.
Deleting now unused module bcp_accel.bcp.clause_mem.
Deleting now unused module bcp_accel.bcp.
Deleting now unused module bcp_accel.host_if.
Deleting now unused module bcp_accel.uart_tx.
Deleting now unused module bcp_accel.uart_rx.
<suppressed ~25 debug messages>

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.
<suppressed ~6 debug messages>

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 37 unused cells and 310 unused wires.
<suppressed ~50 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module bcp_accel...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 694 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 534 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 531 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~489 debug messages>
Removed a total of 163 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~389 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$678: $auto$opt_reduce.cc:137:opt_pmux$949
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$716: $auto$opt_reduce.cc:137:opt_pmux$951
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$719: $auto$opt_reduce.cc:137:opt_pmux$953
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$762: $auto$opt_reduce.cc:137:opt_pmux$955
    New ctrl vector for $pmux cell $flatten\uart_tx.$procmux$848: { $flatten\uart_tx.$procmux$814_CMP $flatten\uart_tx.$procmux$811_CMP $auto$opt_reduce.cc:137:opt_pmux$957 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$948: { $flatten\host_if.$procmux$679_CMP $flatten\host_if.$procmux$680_CMP $flatten\host_if.$procmux$681_CMP $flatten\host_if.$procmux$682_CMP }
  Optimizing cells in module \bcp_accel.
Performed a total of 6 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 536 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 531 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 530 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 167 unused wires.
<suppressed ~1 debug messages>

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.11.9. Rerunning OPT passes. (Maybe there is more to do..)

2.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~386 debug messages>

2.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$538: { $flatten\host_if.$procmux$546_CMP $auto$opt_reduce.cc:137:opt_pmux$959 }
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$549: { $flatten\host_if.$procmux$546_CMP $auto$opt_reduce.cc:137:opt_pmux$961 }
    New ctrl vector for $pmux cell $flatten\uart_tx.$procmux$828: { $flatten\uart_tx.$procmux$817_CMP $auto$opt_reduce.cc:137:opt_pmux$963 $flatten\uart_tx.$procmux$806_CMP }
  Optimizing cells in module \bcp_accel.
Performed a total of 3 changes.

2.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 533 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 531 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.11.13. Executing OPT_DFF pass (perform DFF optimizations).

2.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.11.16. Rerunning OPT passes. (Maybe there is more to do..)

2.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~383 debug messages>

2.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 531 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.11.20. Executing OPT_DFF pass (perform DFF optimizations).

2.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.11.23. Finished fast OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking bcp_accel.bcp.watch_mgr.fsm_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel.bcp.evaluator.eval_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel.host_if.fsm_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel.host_if.payload_len as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking bcp_accel.bcp.fsm_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel.uart_tx.fsm_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel.uart_rx.fsm_state as FSM state register:
    Register has an initialization value.

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 531 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~383 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 531 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\uart_rx.$45 ($dff) from module bcp_accel (D = { \uart_rx.rx_sync1 \uart_rx.shift_reg [7:1] }, Q = \uart_rx.shift_reg).
Adding EN signal on $flatten\uart_rx.$43 ($dff) from module bcp_accel (D = $flatten\uart_rx.$18, Q = \uart_rx.bit_count).
Adding EN signal on $flatten\uart_rx.$41 ($dff) from module bcp_accel (D = $flatten\uart_rx.$17, Q = \uart_rx.fsm_state).
Adding EN signal on $flatten\uart_rx.$39 ($dff) from module bcp_accel (D = $flatten\uart_rx.$16, Q = \uart_rx.bit_timer).
Adding EN signal on $flatten\bcp.\watch_mgr.$57 ($dff) from module bcp_accel (D = \bcp.watch_mgr.false_lit, Q = \bcp.watch_mgr.stored_lit).
Adding EN signal on $flatten\bcp.\watch_mgr.$59 ($dff) from module bcp_accel (D = $flatten\bcp.\watch_mgr.$24, Q = \bcp.watch_mgr.pipe_idx).
Adding EN signal on $flatten\bcp.\watch_mgr.$61 ($dff) from module bcp_accel (D = $flatten\bcp.\watch_mgr.$25, Q = \bcp.watch_mgr.output_count).
Adding EN signal on $flatten\bcp.\watch_mgr.$63 ($dff) from module bcp_accel (D = $flatten\bcp.\watch_mgr.$26, Q = \bcp.watch_mgr.fsm_state).
Adding EN signal on $flatten\bcp.\watch_mgr.$65 ($dff) from module bcp_accel (D = \bcp.watch_mem.rd_len, Q = \bcp.watch_mgr.watch_len).
Adding EN signal on $flatten\uart_tx.$38 ($dff) from module bcp_accel (D = $flatten\uart_tx.$16, Q = \uart_tx.fsm_state).
Adding EN signal on $flatten\uart_tx.$36 ($dff) from module bcp_accel (D = $flatten\uart_tx.$15, Q = \uart_tx.bit_count).
Adding EN signal on $flatten\uart_tx.$34 ($dff) from module bcp_accel (D = $flatten\uart_tx.$14, Q = \uart_tx.bit_timer).
Adding EN signal on $flatten\uart_tx.$32 ($dff) from module bcp_accel (D = $flatten\uart_tx.$13, Q = \uart_tx.shift_reg).
Adding EN signal on $flatten\bcp.$62 ($dff) from module bcp_accel (D = $flatten\bcp.$25, Q = \bcp.fsm_state).
Adding SRST signal on $flatten\bcp.$60 ($dff) from module bcp_accel (D = $flatten\bcp.$procmux$506_Y, Q = \bcp.wlm_done_seen, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$1100 ($sdff) from module bcp_accel (D = 1'1, Q = \bcp.wlm_done_seen).
Adding SRST signal on $flatten\bcp.$58 ($dff) from module bcp_accel (D = $flatten\bcp.$procmux$510_Y, Q = \bcp.conflict_clause_id, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1102 ($sdff) from module bcp_accel (D = \bcp.push_reason, Q = \bcp.conflict_clause_id).
Adding SRST signal on $flatten\bcp.$56 ($dff) from module bcp_accel (D = $flatten\bcp.$procmux$514_Y, Q = \bcp.conflict, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$1104 ($sdff) from module bcp_accel (D = 1'1, Q = \bcp.conflict).
Adding SRST signal on $flatten\bcp.$54 ($dff) from module bcp_accel (D = $flatten\bcp.$procmux$520_Y, Q = \bcp.in_flight, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1106 ($sdff) from module bcp_accel (D = $flatten\bcp.$procmux$520_Y, Q = \bcp.in_flight).
Adding EN signal on $flatten\host_if.$120 ($dff) from module bcp_accel (D = $flatten\host_if.$37, Q = \host_if.tx_count).
Adding EN signal on $flatten\host_if.$118 ($dff) from module bcp_accel (D = $flatten\host_if.$36, Q = \host_if.tx_shift).
Adding EN signal on $flatten\host_if.$116 ($dff) from module bcp_accel (D = \bcp.conflict_clause_id, Q = \host_if.conflict_id_reg).
Adding EN signal on $flatten\host_if.$114 ($dff) from module bcp_accel (D = \bcp.conflict, Q = \host_if.conflict_reg).
Adding EN signal on $flatten\host_if.$112 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_13).
Adding EN signal on $flatten\host_if.$110 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_12).
Adding EN signal on $flatten\host_if.$108 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_11).
Adding EN signal on $flatten\host_if.$106 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_10).
Adding EN signal on $flatten\host_if.$104 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_9).
Adding EN signal on $flatten\host_if.$102 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_8).
Adding EN signal on $flatten\host_if.$100 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_7).
Adding EN signal on $flatten\host_if.$98 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_6).
Adding EN signal on $flatten\host_if.$96 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_5).
Adding EN signal on $flatten\host_if.$94 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_4).
Adding EN signal on $flatten\host_if.$92 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_3).
Adding EN signal on $flatten\host_if.$90 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_2).
Adding EN signal on $flatten\host_if.$88 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_1).
Adding EN signal on $flatten\host_if.$86 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.buf_0).
Adding EN signal on $flatten\host_if.$84 ($dff) from module bcp_accel (D = $flatten\host_if.$19, Q = \host_if.fsm_state).
Adding EN signal on $flatten\host_if.$82 ($dff) from module bcp_accel (D = $flatten\host_if.$procmux$687_Y, Q = \host_if.payload_len).
Adding EN signal on $flatten\host_if.$80 ($dff) from module bcp_accel (D = $flatten\host_if.$17, Q = \host_if.buf_idx).
Adding EN signal on $flatten\host_if.$78 ($dff) from module bcp_accel (D = \uart_rx.shift_reg, Q = \host_if.cmd).
Adding EN signal on $flatten\bcp.\impl_fifo.$38 ($dff) from module bcp_accel (D = $flatten\bcp.\impl_fifo.$13, Q = \bcp.impl_fifo.count).
Adding EN signal on $flatten\bcp.\impl_fifo.$40 ($dff) from module bcp_accel (D = $flatten\bcp.\impl_fifo.$procmux$232_Y, Q = \bcp.impl_fifo.wr_port__addr).
Adding SRST signal on $auto$ff.cc:337:slice$1213 ($dffe) from module bcp_accel (D = $flatten\bcp.\impl_fifo.$10 [3:0], Q = \bcp.impl_fifo.wr_port__addr, rval = 4'0000).
Adding EN signal on $flatten\bcp.\impl_fifo.$42 ($dff) from module bcp_accel (D = $flatten\bcp.\impl_fifo.$procmux$227_Y, Q = \bcp.impl_fifo.rd_port__addr).
Adding SRST signal on $auto$ff.cc:337:slice$1215 ($dffe) from module bcp_accel (D = $flatten\bcp.\impl_fifo.$12 [3:0], Q = \bcp.impl_fifo.rd_port__addr, rval = 4'0000).
Adding EN signal on $flatten\bcp.\evaluator.$60 ($dff) from module bcp_accel (D = \bcp.prefetcher.clause_id_out, Q = \bcp.evaluator.clause_id_reg).
Adding EN signal on $flatten\bcp.\evaluator.$62 ($dff) from module bcp_accel (D = \bcp.clause_mem.stage2_data [3:1], Q = \bcp.evaluator.size_reg).
Adding EN signal on $flatten\bcp.\evaluator.$64 ($dff) from module bcp_accel (D = \bcp.clause_mem.stage2_data [19:4], Q = \bcp.evaluator.lit_reg0).
Adding EN signal on $flatten\bcp.\evaluator.$66 ($dff) from module bcp_accel (D = \bcp.clause_mem.stage2_data [35:20], Q = \bcp.evaluator.lit_reg1).
Adding EN signal on $flatten\bcp.\evaluator.$68 ($dff) from module bcp_accel (D = \bcp.clause_mem.stage2_data [51:36], Q = \bcp.evaluator.lit_reg2).
Adding EN signal on $flatten\bcp.\evaluator.$70 ($dff) from module bcp_accel (D = \bcp.clause_mem.stage2_data [67:52], Q = \bcp.evaluator.lit_reg3).
Adding EN signal on $flatten\bcp.\evaluator.$72 ($dff) from module bcp_accel (D = \bcp.clause_mem.stage2_data [83:68], Q = \bcp.evaluator.lit_reg4).
Adding EN signal on $flatten\bcp.\evaluator.$74 ($dff) from module bcp_accel (D = $flatten\bcp.\evaluator.$27, Q = \bcp.evaluator.unassigned_count).
Adding EN signal on $flatten\bcp.\evaluator.$76 ($dff) from module bcp_accel (D = $flatten\bcp.\evaluator.$28, Q = \bcp.evaluator.last_unassigned_lit).
Adding EN signal on $flatten\bcp.\evaluator.$78 ($dff) from module bcp_accel (D = $flatten\bcp.\evaluator.$29, Q = \bcp.evaluator.satisfied).
Adding EN signal on $flatten\bcp.\evaluator.$80 ($dff) from module bcp_accel (D = $flatten\bcp.\evaluator.$30, Q = \bcp.evaluator.eval_state).
Adding EN signal on $flatten\bcp.\evaluator.$82 ($dff) from module bcp_accel (D = $flatten\bcp.\evaluator.$31, Q = \bcp.evaluator.lit_idx).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 82 unused cells and 82 unused wires.
<suppressed ~83 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.
<suppressed ~22 debug messages>

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 579 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 546 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 543 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 36 unused wires.
<suppressed ~1 debug messages>

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.13.16. Rerunning OPT passes. (Maybe there is more to do..)

2.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

2.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 543 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.13.20. Executing OPT_DFF pass (perform DFF optimizations).

2.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.13.23. Finished fast OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 16) from FF cell bcp_accel.$auto$ff.cc:337:slice$1247 ($dffe).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1244 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1190 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1188 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1186 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1184 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1182 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1180 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1178 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1176 ($ne).
Removed top 3 bits (of 8) from FF cell bcp_accel.$auto$ff.cc:337:slice$1169 ($dffe).
Removed top 1 bits (of 8) from FF cell bcp_accel.$auto$ff.cc:337:slice$1163 ($dffe).
Removed top 3 bits (of 8) from FF cell bcp_accel.$auto$ff.cc:337:slice$1160 ($dffe).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1114 ($ne).
Removed top 2 bits (of 3) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1097 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1095 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1070 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1068 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1061 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1059 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1055 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$1041 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$997 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$990 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$988 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$986 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$auto$opt_dff.cc:235:make_patterns_logic$984 ($ne).
Removed top 1 bits (of 24) from port Y of cell bcp_accel.$3 ($add).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$flatten\uart_rx.$procmux$881_CMP0 ($eq).
Removed top 1 bits (of 5) from port Y of cell bcp_accel.$flatten\uart_rx.$25 ($add).
Removed top 1 bits (of 5) from port Y of cell bcp_accel.$flatten\uart_rx.$23 ($sub).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$flatten\uart_tx.$procmux$814_CMP0 ($eq).
Removed top 1 bits (of 5) from port Y of cell bcp_accel.$flatten\uart_tx.$24 ($add).
Removed top 1 bits (of 5) from port Y of cell bcp_accel.$flatten\uart_tx.$22 ($sub).
Removed top 7 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$768_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$751_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$743_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$731_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$682_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$681_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$680_CMP1 ($eq).
Removed top 6 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$680_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell bcp_accel.$flatten\host_if.$procmux$678 ($mux).
Removed top 5 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$679_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel.$flatten\host_if.$procmux$671_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell bcp_accel.$flatten\host_if.$procmux$669 ($mux).
Removed top 5 bits (of 8) from port B of cell bcp_accel.$flatten\host_if.$procmux$670_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell bcp_accel.$flatten\host_if.$procmux$662 ($mux).
Removed top 3 bits (of 4) from port B of cell bcp_accel.$flatten\host_if.$procmux$639_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell bcp_accel.$flatten\host_if.$procmux$633_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell bcp_accel.$flatten\host_if.$procmux$627_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell bcp_accel.$flatten\host_if.$procmux$621_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell bcp_accel.$flatten\host_if.$procmux$615_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell bcp_accel.$flatten\host_if.$procmux$609_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell bcp_accel.$flatten\host_if.$procmux$603_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell bcp_accel.$flatten\host_if.$procmux$571_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel.$flatten\host_if.$procmux$561_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell bcp_accel.$flatten\host_if.$procmux$544 ($mux).
Removed top 1 bits (of 4) from port Y of cell bcp_accel.$flatten\host_if.$50 ($sub).
Removed top 7 bits (of 8) from mux cell bcp_accel.$flatten\host_if.$38 ($mux).
Removed top 1 bits (of 6) from port Y of cell bcp_accel.$flatten\bcp.\impl_fifo.$27 ($add).
Removed top 1 bits (of 6) from port Y of cell bcp_accel.$flatten\bcp.\impl_fifo.$28 ($sub).
Removed top 1 bits (of 5) from port Y of cell bcp_accel.$flatten\bcp.\impl_fifo.$30 ($add).
Removed top 1 bits (of 5) from port Y of cell bcp_accel.$flatten\bcp.\impl_fifo.$32 ($add).
Removed top 2 bits (of 3) from port B of cell bcp_accel.$flatten\bcp.\evaluator.$procmux$351_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell bcp_accel.$flatten\bcp.\evaluator.$48 ($add).
Removed top 1 bits (of 4) from port Y of cell bcp_accel.$flatten\bcp.\evaluator.$51 ($add).
Removed top 6 bits (of 16) from mux cell bcp_accel.$flatten\bcp.\evaluator.$procmux$274 ($pmux).
Removed top 6 bits (of 16) from mux cell bcp_accel.$flatten\bcp.\evaluator.$procmux$276 ($mux).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$flatten\bcp.\evaluator.$procmux$346_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel.$flatten\bcp.\evaluator.$procmux$349_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel.$flatten\bcp.\evaluator.$procmux$350_CMP0 ($eq).
Removed top 1 bits (of 8) from port Y of cell bcp_accel.$flatten\bcp.\watch_mgr.$49 ($add).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$flatten\bcp.\watch_mgr.$procmux$492_CMP0 ($eq).
Removed top 1 bits (of 18) from port Y of cell bcp_accel.$flatten\bcp.\watch_mem.$6 ($add).
Removed top 1 bits (of 18) from port Y of cell bcp_accel.$flatten\bcp.\watch_mem.$8 ($add).
Removed top 1 bits (of 2) from port B of cell bcp_accel.$flatten\bcp.$procmux$502_CMP0 ($eq).
Removed top 1 bits (of 8) from port Y of cell bcp_accel.$flatten\bcp.$38 ($sub).
Removed top 1 bits (of 8) from port Y of cell bcp_accel.$flatten\bcp.$37 ($add).
Removed top 6 bits (of 16) from mux cell bcp_accel.$flatten\bcp.\evaluator.$procmux$272 ($mux).
Removed top 6 bits (of 16) from mux cell bcp_accel.$flatten\bcp.\evaluator.$procmux$347 ($pmux).
Removed top 6 bits (of 16) from FF cell bcp_accel.$auto$ff.cc:337:slice$1235 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel.$auto$ff.cc:337:slice$1232 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel.$auto$ff.cc:337:slice$1229 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel.$auto$ff.cc:337:slice$1226 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel.$auto$ff.cc:337:slice$1223 ($dffe).
Removed top 6 bits (of 84) from FF cell bcp_accel.$flatten\bcp.\clause_mem.$5 ($dff).
Removed top 1 bits (of 8) from wire bcp_accel.$flatten\bcp.$10.
Removed top 1 bits (of 8) from wire bcp_accel.$flatten\bcp.$9.
Removed top 6 bits (of 16) from wire bcp_accel.$flatten\bcp.\evaluator.$procmux$276_Y.
Removed top 6 bits (of 16) from wire bcp_accel.$flatten\bcp.\evaluator.$procmux$272_Y.
Removed top 6 bits (of 16) from wire bcp_accel.$flatten\bcp.\evaluator.$28.
Removed top 1 bits (of 4) from wire bcp_accel.$flatten\bcp.\evaluator.$19.
Removed top 1 bits (of 4) from wire bcp_accel.$flatten\bcp.\evaluator.$16.
Removed top 1 bits (of 5) from wire bcp_accel.$flatten\bcp.\impl_fifo.$12.
Removed top 1 bits (of 5) from wire bcp_accel.$flatten\bcp.\impl_fifo.$10.
Removed top 1 bits (of 6) from wire bcp_accel.$flatten\bcp.\impl_fifo.$8.
Removed top 1 bits (of 6) from wire bcp_accel.$flatten\bcp.\impl_fifo.$7.
Removed top 1 bits (of 4) from wire bcp_accel.$flatten\host_if.$12.
Removed top 1 bits (of 3) from wire bcp_accel.$flatten\host_if.$procmux$544_Y.
Removed top 1 bits (of 8) from wire bcp_accel.$flatten\bcp.\watch_mgr.$12.
Removed top 1 bits (of 3) from wire bcp_accel.$flatten\host_if.$procmux$662_Y.
Removed top 1 bits (of 3) from wire bcp_accel.$flatten\host_if.$procmux$669_Y.
Removed top 1 bits (of 3) from wire bcp_accel.$flatten\host_if.$procmux$678_Y.
Removed top 1 bits (of 5) from wire bcp_accel.$flatten\uart_tx.$8.
Removed top 1 bits (of 5) from wire bcp_accel.$flatten\uart_tx.$10.
Removed top 1 bits (of 5) from wire bcp_accel.$flatten\uart_rx.$6.
Removed top 1 bits (of 5) from wire bcp_accel.$flatten\uart_rx.$10.
Removed top 1 bits (of 24) from wire bcp_accel.$1.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

2.17. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module bcp_accel that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\bcp.\assign_mem.$3 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $flatten\bcp.\evaluator.$procmux$244_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\bcp.\impl_fifo.$35 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \bcp.impl_fifo.fifo_empty $flatten\host_if.$procmux$546_CMP }.
    No candidates found.

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~88 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.21. Executing TECHMAP pass (map to technology primitives).

2.21.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/mul2dsp.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.21.2. Continuing TECHMAP pass.
Using template $paramod$4ca47fb6052dc7a94c46d57cd150e1027e32b974\_80_mul for cells of type $mul.
No more expansions possible.
<suppressed ~86 debug messages>

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
Generating RTLIL representation for module `$__MUL18X18'.
Successfully finished Verilog frontend.

2.22.2. Continuing TECHMAP pass.
Using template $paramod$d4225c01b5b9490b69aa1af0e58f81b853aea0ee$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~24 debug messages>

2.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module bcp_accel:
  creating $macc model for $flatten\bcp.\evaluator.$51 ($add).
  creating $macc model for $flatten\bcp.\evaluator.$49 ($sub).
  creating $macc model for $flatten\bcp.\evaluator.$48 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$32 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$30 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$28 ($sub).
  creating $macc model for $flatten\bcp.\impl_fifo.$27 ($add).
  creating $macc model for $flatten\bcp.$37 ($add).
  creating $macc model for $flatten\host_if.$47 ($add).
  creating $macc model for $flatten\host_if.$50 ($sub).
  creating $macc model for $flatten\bcp.\watch_mem.$8 ($add).
  creating $macc model for $flatten\bcp.\watch_mem.$6 ($add).
  creating $macc model for $flatten\bcp.$38 ($sub).
  creating $macc model for $flatten\uart_tx.$22 ($sub).
  creating $macc model for $flatten\uart_tx.$24 ($add).
  creating $macc model for $flatten\bcp.\watch_mgr.$49 ($add).
  creating $macc model for $flatten\uart_rx.$23 ($sub).
  creating $macc model for $flatten\uart_rx.$25 ($add).
  creating $macc model for $flatten\bcp.\watch_mgr.$46 ($add).
  creating $macc model for $3 ($add).
  creating $alu model for $macc $3.
  creating $alu model for $macc $flatten\bcp.\watch_mgr.$46.
  creating $alu model for $macc $flatten\uart_rx.$25.
  creating $alu model for $macc $flatten\uart_rx.$23.
  creating $alu model for $macc $flatten\bcp.\watch_mgr.$49.
  creating $alu model for $macc $flatten\uart_tx.$24.
  creating $alu model for $macc $flatten\uart_tx.$22.
  creating $alu model for $macc $flatten\bcp.$38.
  creating $alu model for $macc $flatten\bcp.\watch_mem.$6.
  creating $alu model for $macc $flatten\bcp.\watch_mem.$8.
  creating $alu model for $macc $flatten\host_if.$50.
  creating $alu model for $macc $flatten\host_if.$47.
  creating $alu model for $macc $flatten\bcp.$37.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$27.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$28.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$30.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$32.
  creating $alu model for $macc $flatten\bcp.\evaluator.$48.
  creating $alu model for $macc $flatten\bcp.\evaluator.$49.
  creating $alu model for $macc $flatten\bcp.\evaluator.$51.
  creating $alu model for $flatten\host_if.$48 ($ge): new $alu
  creating $alu model for $flatten\bcp.\watch_mgr.$33 ($ge): new $alu
  creating $alu model for $flatten\bcp.\watch_mgr.$48 ($lt): new $alu
  creating $alu model for $flatten\bcp.\watch_mgr.$43 ($lt): new $alu
  creating $alu model for $flatten\host_if.$39 ($eq): merged with $flatten\host_if.$50.
  creating $alu cell for $flatten\bcp.\watch_mgr.$43: $auto$alumacc.cc:512:replace_alu$1316
  creating $alu cell for $flatten\bcp.\watch_mgr.$48: $auto$alumacc.cc:512:replace_alu$1321
  creating $alu cell for $flatten\bcp.\watch_mgr.$33: $auto$alumacc.cc:512:replace_alu$1326
  creating $alu cell for $flatten\host_if.$48: $auto$alumacc.cc:512:replace_alu$1339
  creating $alu cell for $flatten\bcp.\evaluator.$51: $auto$alumacc.cc:512:replace_alu$1352
  creating $alu cell for $flatten\bcp.\evaluator.$49: $auto$alumacc.cc:512:replace_alu$1355
  creating $alu cell for $flatten\bcp.\evaluator.$48: $auto$alumacc.cc:512:replace_alu$1358
  creating $alu cell for $flatten\bcp.\impl_fifo.$32: $auto$alumacc.cc:512:replace_alu$1361
  creating $alu cell for $flatten\bcp.\impl_fifo.$30: $auto$alumacc.cc:512:replace_alu$1364
  creating $alu cell for $flatten\bcp.\impl_fifo.$28: $auto$alumacc.cc:512:replace_alu$1367
  creating $alu cell for $flatten\bcp.\impl_fifo.$27: $auto$alumacc.cc:512:replace_alu$1370
  creating $alu cell for $flatten\bcp.$37: $auto$alumacc.cc:512:replace_alu$1373
  creating $alu cell for $flatten\host_if.$47: $auto$alumacc.cc:512:replace_alu$1376
  creating $alu cell for $flatten\host_if.$50, $flatten\host_if.$39: $auto$alumacc.cc:512:replace_alu$1379
  creating $alu cell for $flatten\bcp.\watch_mem.$8: $auto$alumacc.cc:512:replace_alu$1384
  creating $alu cell for $flatten\bcp.\watch_mem.$6: $auto$alumacc.cc:512:replace_alu$1387
  creating $alu cell for $flatten\bcp.$38: $auto$alumacc.cc:512:replace_alu$1390
  creating $alu cell for $flatten\uart_tx.$22: $auto$alumacc.cc:512:replace_alu$1393
  creating $alu cell for $flatten\uart_tx.$24: $auto$alumacc.cc:512:replace_alu$1396
  creating $alu cell for $flatten\bcp.\watch_mgr.$49: $auto$alumacc.cc:512:replace_alu$1399
  creating $alu cell for $flatten\uart_rx.$23: $auto$alumacc.cc:512:replace_alu$1402
  creating $alu cell for $flatten\uart_rx.$25: $auto$alumacc.cc:512:replace_alu$1405
  creating $alu cell for $flatten\bcp.\watch_mgr.$46: $auto$alumacc.cc:512:replace_alu$1408
  creating $alu cell for $3: $auto$alumacc.cc:512:replace_alu$1411
  created 24 $alu and 0 $macc cells.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.
<suppressed ~8 debug messages>

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 555 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

2.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 555 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.24.6. Executing OPT_DFF pass (perform DFF optimizations).

2.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

2.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.24.9. Rerunning OPT passes. (Maybe there is more to do..)

2.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

2.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 555 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.24.13. Executing OPT_DFF pass (perform DFF optimizations).

2.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.24.16. Finished fast OPT passes. (There is nothing left to do.)

2.25. Executing MEMORY pass.

2.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing bcp_accel.bcp.assign_mem.mem write port 0.
  Analyzing bcp_accel.bcp.impl_fifo.mem write port 0.

2.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\bcp.assign_mem.mem'[0] in module `\bcp_accel': no output FF found.
Checking read port `\bcp.impl_fifo.mem'[0] in module `\bcp_accel': no output FF found.
Checking read port address `\bcp.assign_mem.mem'[0] in module `\bcp_accel': no address FF found.
Checking read port address `\bcp.impl_fifo.mem'[0] in module `\bcp_accel': address FF has fully-defined init value, not supported.

2.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory bcp_accel.bcp.clause_mem.mem via $__DP16KD_
mapping memory bcp_accel.bcp.watch_mem.cid_mem via $__DP16KD_
mapping memory bcp_accel.bcp.impl_fifo.mem via $__TRELLIS_DPR16X4_
mapping memory bcp_accel.bcp.watch_mem.len_mem via $__DP16KD_
mapping memory bcp_accel.bcp.assign_mem.mem via $__TRELLIS_DPR16X4_
<suppressed ~1579 debug messages>

2.28. Executing TECHMAP pass (map to technology primitives).

2.28.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

2.28.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
Generating RTLIL representation for module `$__DP16KD_'.
Generating RTLIL representation for module `$__PDPW16KD_'.
Successfully finished Verilog frontend.

2.28.3. Continuing TECHMAP pass.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$b99d13011bae2fd5e48b61b83819a784fc9d6021$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$23110e440dd343be7ccff453e7838cea1dda03ba$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$42f7a005d59182f78ec864539264964271974ecd$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$b3da1b51266664d62ca2fa3f569723f73889e02c$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
No more expansions possible.
<suppressed ~272 debug messages>

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.
<suppressed ~552 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 661 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 660 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$967 ($dffe) from module bcp_accel (D = $flatten\uart_rx.$procmux$872_Y, Q = \uart_rx.bit_count, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:337:slice$1024 ($dffe) from module bcp_accel (D = $flatten\bcp.\watch_mgr.$18 [6:1], Q = \bcp.watch_mgr.output_count [6:1], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:337:slice$1024 ($dffe) from module bcp_accel (D = $flatten\bcp.\watch_mgr.$procmux$381_Y [0], Q = \bcp.watch_mgr.output_count [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:337:slice$1064 ($dffe) from module bcp_accel (D = $flatten\uart_tx.$procmux$818_Y, Q = \uart_tx.bit_count, rval = 4'0000).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$2004 ($dff) from module bcp_accel (D = \host_if.buf_2 [6:0], Q = $auto$mem.cc:1642:emulate_read_first$2001, rval = 7'0000000).
Adding SRST signal on $auto$mem.cc:1648:emulate_read_first$2006 ($dff) from module bcp_accel (D = $flatten\host_if.$procmux$742_Y, Q = $auto$mem.cc:1645:emulate_read_first$2003, rval = 1'0).
Adding SRST signal on $auto$ff.cc:337:slice$1110 ($dffe) from module bcp_accel (D = $flatten\host_if.$procmux$536_Y [2], Q = \host_if.tx_count [2], rval = 1'1).
Adding SRST signal on $auto$ff.cc:337:slice$1196 ($dffe) from module bcp_accel (D = $flatten\host_if.$procmux$699_Y, Q = \host_if.buf_idx, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:337:slice$1238 ($dffe) from module bcp_accel (D = $flatten\bcp.\evaluator.$procmux$279_Y, Q = \bcp.evaluator.unassigned_count, rval = 3'000).
Adding SRST signal on $auto$ff.cc:337:slice$1247 ($dffe) from module bcp_accel (D = $auto$wreduce.cc:514:run$1288 [9:0], Q = \bcp.evaluator.last_unassigned_lit [9:0], rval = 10'0000000000).
Adding SRST signal on $auto$ff.cc:337:slice$1256 ($dffe) from module bcp_accel (D = $flatten\bcp.\evaluator.$procmux$269_Y, Q = \bcp.evaluator.satisfied, rval = 1'1).
Adding SRST signal on $auto$ff.cc:337:slice$1274 ($dffe) from module bcp_accel (D = $flatten\bcp.\evaluator.$procmux$241_Y, Q = \bcp.evaluator.lit_idx, rval = 3'000).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$1421 ($dff) from module bcp_accel (D = { \host_if.buf_12 \host_if.buf_13 \host_if.buf_10 \host_if.buf_11 \host_if.buf_8 \host_if.buf_9 \host_if.buf_6 \host_if.buf_7 \host_if.buf_4 \host_if.buf_5 \host_if.buf_2 [2:0] \host_if.buf_3 [0] }, Q = $auto$mem.cc:1642:emulate_read_first$1418, rval = 84'000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$mem.cc:1647:emulate_read_first$1422 ($dff) from module bcp_accel (D = { \host_if.buf_0 [4:0] \host_if.buf_1 }, Q = $auto$mem.cc:1643:emulate_read_first$1419, rval = 13'0000000000000).
Adding SRST signal on $auto$mem.cc:1648:emulate_read_first$1423 ($dff) from module bcp_accel (D = $flatten\host_if.$procmux$767_Y, Q = $auto$mem.cc:1645:emulate_read_first$1420, rval = 1'0).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$1606 ($dff) from module bcp_accel (D = { \host_if.buf_3 [4:0] \host_if.buf_4 }, Q = $auto$mem.cc:1642:emulate_read_first$1603, rval = 13'0000000000000).
Adding SRST signal on $auto$mem.cc:1648:emulate_read_first$1608 ($dff) from module bcp_accel (D = $flatten\host_if.$procmux$750_Y, Q = $auto$mem.cc:1645:emulate_read_first$1605, rval = 1'0).

2.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 31 unused cells and 3475 unused wires.
<suppressed ~118 debug messages>

2.29.5. Rerunning OPT passes. (Removed registers in this run.)

2.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 637 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 636 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1647:emulate_read_first$1607 ($dff) from module bcp_accel (D = \host_if.buf_2 [1:0], Q = $auto$mem.cc:1643:emulate_read_first$1604 [1:0], rval = 2'00).
Adding SRST signal on $auto$ff.cc:337:slice$1082 ($dffe) from module bcp_accel (D = \host_if.tx_shift [7], Q = \uart_tx.shift_reg [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:337:slice$1117 ($dffe) from module bcp_accel (D = \bcp.impl_fifo.rd_port__data [17:10], Q = \host_if.tx_shift [47:40], rval = 8'00000000).

2.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.29.10. Rerunning OPT passes. (Removed registers in this run.)

2.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 643 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 642 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.29.13. Executing OPT_DFF pass (perform DFF optimizations).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.29.15. Finished fast OPT passes.

2.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.31. Executing OPT pass (performing simple optimizations).

2.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 642 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

2.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$2562: { \bcp.impl_fifo.fifo_empty $flatten\host_if.$procmux$539_CMP $flatten\host_if.$procmux$542_CMP }
    Consolidated identical input bits for $mux cell $flatten\bcp.\evaluator.$procmux$331:
      Old ports: A=2'11, B=2'01, Y=$flatten\bcp.\evaluator.$procmux$331_Y
      New ports: A=1'1, B=1'0, Y=$flatten\bcp.\evaluator.$procmux$331_Y [1]
      New connections: $flatten\bcp.\evaluator.$procmux$331_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\host_if.$procmux$544:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:514:run$1297 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$1297 [1]
      New connections: $auto$wreduce.cc:514:run$1297 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\host_if.$procmux$555:
      Old ports: A={ \bcp.impl_fifo.rd_port__data [17:10] 3'000 \bcp.impl_fifo.rd_port__data [22:18] 7'0000000 \bcp.impl_fifo.rd_port__data [9] \bcp.impl_fifo.rd_port__data [7:0] 7'0000000 \bcp.impl_fifo.rd_port__data [8] 8'10110000 }, B={ 24'000000000000000000000000 \host_if.conflict_id_reg [7:0] 3'000 \host_if.conflict_id_reg [12:8] 7'1100000 \host_if.conflict_reg }, Y=$flatten\host_if.$procmux$555_Y
      New ports: A={ \bcp.impl_fifo.rd_port__data [17:10] \bcp.impl_fifo.rd_port__data [22:18] \bcp.impl_fifo.rd_port__data [9] \bcp.impl_fifo.rd_port__data [7:0] 4'0000 \bcp.impl_fifo.rd_port__data [8] 3'010 }, B={ 14'00000000000000 \host_if.conflict_id_reg [7:0] \host_if.conflict_id_reg [12:8] 2'10 \host_if.conflict_reg }, Y={ $flatten\host_if.$procmux$555_Y [47:40] $flatten\host_if.$procmux$555_Y [36:32] $flatten\host_if.$procmux$555_Y [24:16] $flatten\host_if.$procmux$555_Y [12:8] $flatten\host_if.$procmux$555_Y [6] $flatten\host_if.$procmux$555_Y [4] $flatten\host_if.$procmux$555_Y [0] }
      New connections: { $flatten\host_if.$procmux$555_Y [39:37] $flatten\host_if.$procmux$555_Y [31:25] $flatten\host_if.$procmux$555_Y [15:13] $flatten\host_if.$procmux$555_Y [7] $flatten\host_if.$procmux$555_Y [5] $flatten\host_if.$procmux$555_Y [3:1] } = { 14'00000000000001 $flatten\host_if.$procmux$555_Y [4] 3'000 }
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$654: { $flatten\host_if.$procmux$571_CMP $flatten\host_if.$procmux$671_CMP $flatten\host_if.$procmux$546_CMP $auto$opt_reduce.cc:137:opt_pmux$2565 $flatten\host_if.$procmux$539_CMP }
    Consolidated identical input bits for $mux cell $flatten\host_if.$procmux$669:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:514:run$1300 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$1300 [0]
      New connections: $auto$wreduce.cc:514:run$1300 [1] = $auto$wreduce.cc:514:run$1300 [0]
    New ctrl vector for $pmux cell $flatten\bcp.\watch_mgr.$procmux$404: $auto$opt_reduce.cc:137:opt_pmux$2567
    Consolidated identical input bits for $mux cell $flatten\uart_rx.$procmux$892:
      Old ports: A=2'10, B=2'00, Y=$flatten\uart_rx.$procmux$892_Y
      New ports: A=1'1, B=1'0, Y=$flatten\uart_rx.$procmux$892_Y [1]
      New connections: $flatten\uart_rx.$procmux$892_Y [0] = 1'0
    New ctrl vector for $pmux cell $flatten\uart_rx.$procmux$903: { $auto$opt_reduce.cc:137:opt_pmux$2569 $flatten\uart_rx.$procmux$867_CMP }
  Optimizing cells in module \bcp_accel.
Performed a total of 9 changes.

2.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 645 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$1007 ($dffe) from module bcp_accel (D = $auto$wreduce.cc:514:run$1298 [6:0], Q = \bcp.watch_mgr.pipe_idx, rval = 7'0000001).

2.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.
<suppressed ~1 debug messages>

2.31.9. Rerunning OPT passes. (Maybe there is more to do..)

2.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~130 debug messages>

2.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 643 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$2563 ($dffe) from module bcp_accel (D = { \host_if.tx_shift [47:45] \host_if.tx_shift [39:33] \host_if.tx_shift [23:21] \host_if.tx_shift [15] \host_if.tx_shift [11:9] }, Q = { \host_if.tx_shift [39:37] \host_if.tx_shift [31:25] \host_if.tx_shift [15:13] \host_if.tx_shift [7] \host_if.tx_shift [3:1] }, rval = 17'00000000000001000).
Adding SRST signal on $auto$ff.cc:337:slice$2533 ($dffe) from module bcp_accel (D = $auto$wreduce.cc:514:run$1296 [0], Q = \host_if.tx_count [0], rval = 1'0).

2.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.31.16. Rerunning OPT passes. (Maybe there is more to do..)

2.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~130 debug messages>

2.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 645 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.31.20. Executing OPT_DFF pass (perform DFF optimizations).

2.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.31.23. Finished fast OPT passes. (There is nothing left to do.)

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_demux for cells of type $demux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_demux for cells of type $demux.
Using template $paramod$36fdbc18fab0758c8553dda57bd33e3f8f3e8765\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$0a77e3c00010cb33e399decd813a7380c6e25cba\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$3ffae68224a0ade99241fd2af2f6b2f7e5dd9462\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$1a9b2adc0e90ccf2d22dba8d72430d10741e65ed\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$dad13a281fa6a9ffd6dd427a87dc9a952e80e9ea\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$befd47b1c77b68561d11d0cb61a0fae29b79f34c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$3171ea4716c50ac6de78b1d4e41f62d66e1a1596\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$effaf36432c334223db2ff0ecd7fefb10188d957\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$5d1d2614b24accd0f9d06c4779fd9ef771faf494\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~2276 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.
<suppressed ~4146 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 3506 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 3346 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 3313 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~579 debug messages>
Removed a total of 193 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 475 unused cells and 2045 unused wires.
<suppressed ~477 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 3064 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 2889 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 2862 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~606 debug messages>
Removed a total of 202 cells.

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$_DFF_N_'.
Generating RTLIL representation for module `$_DFF_P_'.
Generating RTLIL representation for module `$_DFFE_NN_'.
Generating RTLIL representation for module `$_DFFE_PN_'.
Generating RTLIL representation for module `$_DFFE_NP_'.
Generating RTLIL representation for module `$_DFFE_PP_'.
Generating RTLIL representation for module `$_DFF_NP0_'.
Generating RTLIL representation for module `$_DFF_NP1_'.
Generating RTLIL representation for module `$_DFF_PP0_'.
Generating RTLIL representation for module `$_DFF_PP1_'.
Generating RTLIL representation for module `$_SDFF_NP0_'.
Generating RTLIL representation for module `$_SDFF_NP1_'.
Generating RTLIL representation for module `$_SDFF_PP0_'.
Generating RTLIL representation for module `$_SDFF_PP1_'.
Generating RTLIL representation for module `$_DFFE_NP0P_'.
Generating RTLIL representation for module `$_DFFE_NP1P_'.
Generating RTLIL representation for module `$_DFFE_PP0P_'.
Generating RTLIL representation for module `$_DFFE_PP1P_'.
Generating RTLIL representation for module `$_DFFE_NP0N_'.
Generating RTLIL representation for module `$_DFFE_NP1N_'.
Generating RTLIL representation for module `$_DFFE_PP0N_'.
Generating RTLIL representation for module `$_DFFE_PP1N_'.
Generating RTLIL representation for module `$_SDFFE_NP0P_'.
Generating RTLIL representation for module `$_SDFFE_NP1P_'.
Generating RTLIL representation for module `$_SDFFE_PP0P_'.
Generating RTLIL representation for module `$_SDFFE_PP1P_'.
Generating RTLIL representation for module `$_SDFFE_NP0N_'.
Generating RTLIL representation for module `$_SDFFE_NP1N_'.
Generating RTLIL representation for module `$_SDFFE_PP0N_'.
Generating RTLIL representation for module `$_SDFFE_PP1N_'.
Generating RTLIL representation for module `$_ALDFF_NP_'.
Generating RTLIL representation for module `$_ALDFF_PP_'.
Generating RTLIL representation for module `$_ALDFFE_NPN_'.
Generating RTLIL representation for module `$_ALDFFE_NPP_'.
Generating RTLIL representation for module `$_ALDFFE_PPN_'.
Generating RTLIL representation for module `$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.37.2. Continuing TECHMAP pass.
Using template IB for cells of type IB.
Using template $paramod$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template $paramod$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod$9a2269bd69ed96c519eeb284ffb51a5ff01e36e5\FD1S3AX for cells of type FD1S3AX.
Using template OBZ for cells of type OBZ.
No more expansions possible.
<suppressed ~875 debug messages>

2.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.
<suppressed ~73 debug messages>

2.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.40. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in bcp_accel.
<suppressed ~1 debug messages>

2.41. Executing ATTRMVCP pass (move or copy attributes).

2.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 3819 unused wires.
<suppressed ~1 debug messages>

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v' to AST representation.
Generating RTLIL representation for module `$_DLATCH_N_'.
Generating RTLIL representation for module `$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.44. Executing ABC9 pass.

2.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.3. Executing PROC pass (convert processes to netlists).

2.44.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12666'.
Cleaned up 1 empty switch.

2.44.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12667 in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.3.4. Executing PROC_INIT pass (extract init attributes).

2.44.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12667'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12665_EN[3:0]$12673
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12665_DATA[3:0]$12672
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12665_ADDR[3:0]$12671
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12666'.

2.44.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.\i' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12649_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12650_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12651_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12652_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12653_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12654_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12655_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12656_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12657_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12658_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12659_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12660_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12661_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12662_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12663_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12664_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.\muxwre' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12666'.

2.44.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12665_ADDR' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12667'.
  created $dff cell `$procdff$12717' with positive edge clock.
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12665_DATA' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12667'.
  created $dff cell `$procdff$12718' with positive edge clock.
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12665_EN' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12667'.
  created $dff cell `$procdff$12719' with positive edge clock.

2.44.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12691'.
Found and cleaned up 1 empty switch in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12667'.
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12667'.
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12666'.
Cleaned up 1 empty switch.

2.44.4. Executing PROC pass (convert processes to netlists).

2.44.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12738'.
Cleaned up 1 empty switch.

2.44.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12739 in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.4.4. Executing PROC_INIT pass (extract init attributes).

2.44.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12739'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12737_EN[3:0]$12745
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12737_DATA[3:0]$12744
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12737_ADDR[3:0]$12743
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12738'.

2.44.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.\i' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12721_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12722_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12723_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12724_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12725_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12726_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12727_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12728_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12729_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12730_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12731_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12732_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12733_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12734_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12735_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12736_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.\muxwre' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12738'.

2.44.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12737_ADDR' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12739'.
  created $dff cell `$procdff$12789' with positive edge clock.
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12737_DATA' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12739'.
  created $dff cell `$procdff$12790' with positive edge clock.
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12737_EN' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12739'.
  created $dff cell `$procdff$12791' with positive edge clock.

2.44.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12763'.
Found and cleaned up 1 empty switch in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12739'.
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12739'.
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12738'.
Cleaned up 1 empty switch.

2.44.5. Executing PROC pass (convert processes to netlists).

2.44.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.44.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$12800 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

2.44.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

2.44.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$12801'.
  Set init value: \Q = 1'0

2.44.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$12800'.

2.44.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$12801'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$12800'.
     1/1: $0\Q[0:0]

2.44.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.44.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$12800'.
  created $adff cell `$procdff$12806' with positive edge clock and positive level reset.

2.44.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$12801'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$12800'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$12800'.
Cleaned up 1 empty switch.

2.44.6. Executing PROC pass (convert processes to netlists).

2.44.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12824'.
Cleaned up 1 empty switch.

2.44.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12825 in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.6.4. Executing PROC_INIT pass (extract init attributes).

2.44.6.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12825'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12823_EN[3:0]$12831
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12823_DATA[3:0]$12830
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12823_ADDR[3:0]$12829
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12824'.

2.44.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.\i' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12807_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12808_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12809_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12810_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12811_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12812_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12813_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12814_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12815_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12816_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12817_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12818_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12819_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12820_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12821_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$12822_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.\muxwre' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12824'.

2.44.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12823_ADDR' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12825'.
  created $dff cell `$procdff$12875' with positive edge clock.
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12823_DATA' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12825'.
  created $dff cell `$procdff$12876' with positive edge clock.
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$12823_EN' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12825'.
  created $dff cell `$procdff$12877' with positive edge clock.

2.44.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$12849'.
Found and cleaned up 1 empty switch in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12825'.
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$12825'.
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$12824'.
Cleaned up 1 empty switch.

2.44.7. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$opt_expr.cc:609:replace_const_cells$11222 $auto$ff.cc:337:slice$4340 $auto$simplemap.cc:157:simplemap_reduce$5950 $auto$opt_expr.cc:609:replace_const_cells$11224 $auto$ff.cc:337:slice$4339 $auto$opt_expr.cc:609:replace_const_cells$11226 $auto$ff.cc:337:slice$4338 $auto$simplemap.cc:157:simplemap_reduce$5952 $auto$simplemap.cc:157:simplemap_reduce$5949 $auto$opt_expr.cc:609:replace_const_cells$11056 $auto$ff.cc:337:slice$4337 $auto$dfflegalize.cc:941:flip_pol$11412 $auto$ff.cc:573:convert_ce_over_srst$11826
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$6044 $auto$simplemap.cc:106:simplemap_bitop$6038 $auto$ff.cc:337:slice$2873 $auto$simplemap.cc:106:simplemap_bitop$6037 $auto$ff.cc:337:slice$2872 $auto$simplemap.cc:157:simplemap_reduce$4199 $auto$simplemap.cc:157:simplemap_reduce$4216 $auto$simplemap.cc:157:simplemap_reduce$6046 $auto$simplemap.cc:157:simplemap_reduce$6043 $auto$simplemap.cc:106:simplemap_bitop$6036 $auto$ff.cc:337:slice$2871 $auto$ff.cc:567:convert_ce_over_srst$11496 $auto$simplemap.cc:157:simplemap_reduce$4202
Found an SCC: $auto$ff.cc:337:slice$2891 $auto$ff.cc:337:slice$2890 $auto$ff.cc:337:slice$2889 $auto$opt_expr.cc:609:replace_const_cells$11162 $auto$alumacc.cc:512:replace_alu$1376.slice[4].ccu2c_i $auto$simplemap.cc:106:simplemap_bitop$8865 $auto$simplemap.cc:157:simplemap_reduce$4115 $auto$simplemap.cc:106:simplemap_bitop$8866 $auto$alumacc.cc:512:replace_alu$1376.slice[2].ccu2c_i $auto$simplemap.cc:106:simplemap_bitop$8863 $auto$simplemap.cc:46:simplemap_not$4120 $auto$simplemap.cc:256:simplemap_logbin$8851 $auto$alumacc.cc:512:replace_alu$1339.slice[2].ccu2c_i $auto$alumacc.cc:512:replace_alu$1339.slice[0].ccu2c_i $auto$simplemap.cc:106:simplemap_bitop$4112 $auto$simplemap.cc:157:simplemap_reduce$4119 $auto$simplemap.cc:157:simplemap_reduce$4117 $auto$simplemap.cc:157:simplemap_reduce$4114 $auto$simplemap.cc:106:simplemap_bitop$8864 $auto$alumacc.cc:512:replace_alu$1376.slice[0].ccu2c_i $auto$ff.cc:337:slice$2888 $auto$ff.cc:567:convert_ce_over_srst$11468 $auto$simplemap.cc:157:simplemap_reduce$4360 $auto$simplemap.cc:157:simplemap_reduce$4357 $auto$simplemap.cc:157:simplemap_reduce$4367 $auto$opt_expr.cc:609:replace_const_cells$11388 $auto$simplemap.cc:157:simplemap_reduce$4110 $auto$simplemap.cc:46:simplemap_not$4111
Found an SCC: $auto$opt_expr.cc:609:replace_const_cells$11214 $auto$ff.cc:337:slice$4336 $auto$simplemap.cc:157:simplemap_reduce$5965 $auto$opt_expr.cc:609:replace_const_cells$11216 $auto$ff.cc:337:slice$4335 $auto$opt_expr.cc:609:replace_const_cells$11218 $auto$ff.cc:337:slice$4334 $auto$dfflegalize.cc:941:flip_pol$11424 $auto$ff.cc:573:convert_ce_over_srst$11822 $auto$simplemap.cc:157:simplemap_reduce$5967 $auto$simplemap.cc:157:simplemap_reduce$5964 $auto$opt_expr.cc:609:replace_const_cells$11220 $auto$ff.cc:337:slice$4333
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$8964 $auto$simplemap.cc:256:simplemap_logbin$8963 $auto$simplemap.cc:256:simplemap_logbin$8924 $auto$simplemap.cc:256:simplemap_logbin$8923 $auto$ff.cc:337:slice$2708 $auto$ff.cc:337:slice$2707 $auto$ff.cc:337:slice$2706 $auto$ff.cc:337:slice$2705 $auto$ff.cc:337:slice$2704 $auto$simplemap.cc:157:simplemap_reduce$4842 $auto$simplemap.cc:157:simplemap_reduce$4881 $auto$simplemap.cc:157:simplemap_reduce$4879 $auto$simplemap.cc:298:simplemap_mux$6314 $auto$simplemap.cc:256:simplemap_logbin$8921 $auto$simplemap.cc:256:simplemap_logbin$8922 $auto$alumacc.cc:512:replace_alu$1321.slice[4].ccu2c_i $auto$alumacc.cc:512:replace_alu$1321.slice[2].ccu2c_i $auto$alumacc.cc:512:replace_alu$1321.slice[0].ccu2c_i $auto$simplemap.cc:157:simplemap_reduce$4844 $auto$simplemap.cc:157:simplemap_reduce$4841 $auto$simplemap.cc:157:simplemap_reduce$4861 $auto$simplemap.cc:157:simplemap_reduce$4859 $auto$simplemap.cc:298:simplemap_mux$6316 $auto$simplemap.cc:256:simplemap_logbin$8961 $auto$simplemap.cc:256:simplemap_logbin$8962 $auto$alumacc.cc:512:replace_alu$1316.slice[4].ccu2c_i $auto$alumacc.cc:512:replace_alu$1316.slice[2].ccu2c_i $auto$alumacc.cc:512:replace_alu$1316.slice[0].ccu2c_i $auto$ff.cc:337:slice$2703 $auto$dfflegalize.cc:941:flip_pol$11728 $auto$ff.cc:573:convert_ce_over_srst$11852 $auto$simplemap.cc:157:simplemap_reduce$4847 $auto$simplemap.cc:157:simplemap_reduce$4845
Found an SCC: $auto$ff.cc:337:slice$2907 $auto$ff.cc:567:convert_ce_over_srst$11850 $auto$ff.cc:337:slice$2916 $auto$ff.cc:337:slice$2915 $auto$simplemap.cc:198:logic_reduce$6219 $auto$simplemap.cc:198:logic_reduce$6216 $auto$ff.cc:337:slice$2914 $auto$ff.cc:337:slice$2913 $auto$simplemap.cc:198:logic_reduce$6215 $auto$ff.cc:337:slice$2912 $auto$simplemap.cc:157:simplemap_reduce$2909 $auto$simplemap.cc:227:simplemap_lognot$6222 $auto$simplemap.cc:157:simplemap_reduce$4838 $auto$simplemap.cc:157:simplemap_reduce$4836 $auto$simplemap.cc:198:logic_reduce$6221 $auto$simplemap.cc:198:logic_reduce$6218 $auto$simplemap.cc:198:logic_reduce$6214 $auto$ff.cc:337:slice$2911 $auto$ff.cc:567:convert_ce_over_srst$11440 $auto$simplemap.cc:157:simplemap_reduce$4826
Found 6 SCCs in module bcp_accel.
Found 6 SCCs.

2.44.8. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.9. Executing TECHMAP pass (map to technology primitives).

2.44.9.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.44.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~174 debug messages>

2.44.10. Executing OPT pass (performing simple optimizations).

2.44.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Optimizing module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.

2.44.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Computing hashes of 2 cells of `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding duplicate cells in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

2.44.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
  Optimizing cells in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Performed a total of 0 changes.

2.44.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Computing hashes of 2 cells of `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding duplicate cells in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

2.44.10.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
Finding unused cells or wires in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4..

2.44.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Optimizing module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.

2.44.10.9. Finished fast OPT passes. (There is nothing left to do.)

2.44.11. Executing TECHMAP pass (map to technology primitives).

2.44.11.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.44.11.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4 for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4 for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4 for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~46 debug messages>

2.44.12. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.44.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.14. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.16. Executing TECHMAP pass (map to technology primitives).

2.44.16.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.44.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~213 debug messages>

2.44.17. Executing OPT pass (performing simple optimizations).

2.44.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.
<suppressed ~18 debug messages>

2.44.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 59 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Computing hashes of 57 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.44.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.44.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 57 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.44.17.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

2.44.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.44.17.9. Rerunning OPT passes. (Maybe there is more to do..)

2.44.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel.
Performed a total of 0 changes.

2.44.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel'.
Computing hashes of 57 cells of `\bcp_accel'.
Finding duplicate cells in `\bcp_accel'.
Removed a total of 0 cells.

2.44.17.13. Executing OPT_DFF pass (perform DFF optimizations).

2.44.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel..

2.44.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel.

2.44.17.16. Finished fast OPT passes. (There is nothing left to do.)

2.44.18. Executing AIGMAP pass (map logic to AIG).
Module bcp_accel: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

2.44.19. Executing AIGMAP pass (map logic to AIG).
Module bcp_accel: replaced 1340 cells with 8149 new cells, skipped 1550 cells.
  replaced 4 cell types:
     851 $_MUX_
       4 $_ORNOT_
     405 $_OR_
      80 $_XOR_
  not replaced 18 cell types:
     327 $_AND_
     185 $_NOT_
       1 $__ABC9_SCC_BREAKER
      25 $scopeinfo
       1 SGSR
     731 TRELLIS_FF
       5 TRELLIS_IO
     128 DP16KD
       2 MULT18X18D
      65 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      32 $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4
       5 $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4
       2 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
       1 $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4
      32 $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp
       5 $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp
       2 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
       1 $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp

2.44.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 3529 AND gates and 10603 wires from module `bcp_accel' to a netlist network with 1243 inputs and 835 outputs.

2.44.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.44.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1243/    835  and =    2744  lev =   24 (1.95)  mem = 0.08 MB  box = 105  bb = 40
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1243/    835  and =    3869  lev =   20 (1.72)  mem = 0.10 MB  ch =  568  box = 105  bb = 40
ABC: cst =       0  cls =    474  lit =     568  unused =    4419  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =    3869.  Ch =   474.  Total mem =    1.12 MB. Peak cut mem =    0.07 MB.
ABC: P:  Del = 4552.00.  Ar =    2669.0.  Edge =     3315.  Cut =    35938.  T =     0.00 sec
ABC: P:  Del = 4552.00.  Ar =    2610.0.  Edge =     3238.  Cut =    35874.  T =     0.00 sec
ABC: P:  Del = 4552.00.  Ar =    1051.0.  Edge =     2930.  Cut =    60573.  T =     0.01 sec
ABC: F:  Del = 4552.00.  Ar =     857.0.  Edge =     2820.  Cut =    54729.  T =     0.01 sec
ABC: A:  Del = 4552.00.  Ar =     838.0.  Edge =     2684.  Cut =    53065.  T =     0.01 sec
ABC: A:  Del = 4552.00.  Ar =     837.0.  Edge =     2681.  Cut =    53115.  T =     0.01 sec
ABC: Total time =     0.03 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1243/    835  and =    2422  lev =   21 (1.72)  mem = 0.08 MB  box = 105  bb = 40
ABC: Mapping (K=7)  :  lut =    737  edge =    2640  lev =    9 (0.92)  levB =   16  mem = 0.04 MB
ABC: LUT = 737 : 2=112 15.2 %  3=161 21.8 %  4=400 54.3 %  5=54 7.3 %  6=7 0.9 %  7=3 0.4 %  Ave = 3.58
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &verify 
ABC: Networks are equivalent.  Time =     0.03 sec
ABC: + time 
ABC: elapse: 0.21 seconds, total: 0.21 seconds

2.44.19.6. Executing AIGER frontend.
<suppressed ~4168 debug messages>
Removed 3595 unused cells and 7587 unused wires.

2.44.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      753
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       65
ABC RESULTS:   $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp cells:       32
ABC RESULTS:   $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp cells:        5
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:        2
ABC RESULTS:   $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp cells:        1
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      188
Removing temp directory.

2.44.20. Executing TECHMAP pass (map to technology primitives).

2.44.20.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.44.20.2. Continuing TECHMAP pass.
Using template $paramod$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000110 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4 for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4 for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4 for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp.
No more expansions possible.
<suppressed ~171 debug messages>
Removed 86 unused cells and 11767 unused wires.

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$_DFF_N_'.
Generating RTLIL representation for module `$_DFF_P_'.
Generating RTLIL representation for module `$_DFFE_NN_'.
Generating RTLIL representation for module `$_DFFE_PN_'.
Generating RTLIL representation for module `$_DFFE_NP_'.
Generating RTLIL representation for module `$_DFFE_PP_'.
Generating RTLIL representation for module `$_DFF_NP0_'.
Generating RTLIL representation for module `$_DFF_NP1_'.
Generating RTLIL representation for module `$_DFF_PP0_'.
Generating RTLIL representation for module `$_DFF_PP1_'.
Generating RTLIL representation for module `$_SDFF_NP0_'.
Generating RTLIL representation for module `$_SDFF_NP1_'.
Generating RTLIL representation for module `$_SDFF_PP0_'.
Generating RTLIL representation for module `$_SDFF_PP1_'.
Generating RTLIL representation for module `$_DFFE_NP0P_'.
Generating RTLIL representation for module `$_DFFE_NP1P_'.
Generating RTLIL representation for module `$_DFFE_PP0P_'.
Generating RTLIL representation for module `$_DFFE_PP1P_'.
Generating RTLIL representation for module `$_DFFE_NP0N_'.
Generating RTLIL representation for module `$_DFFE_NP1N_'.
Generating RTLIL representation for module `$_DFFE_PP0N_'.
Generating RTLIL representation for module `$_DFFE_PP1N_'.
Generating RTLIL representation for module `$_SDFFE_NP0P_'.
Generating RTLIL representation for module `$_SDFFE_NP1P_'.
Generating RTLIL representation for module `$_SDFFE_PP0P_'.
Generating RTLIL representation for module `$_SDFFE_PP1P_'.
Generating RTLIL representation for module `$_SDFFE_NP0N_'.
Generating RTLIL representation for module `$_SDFFE_NP1N_'.
Generating RTLIL representation for module `$_SDFFE_PP0N_'.
Generating RTLIL representation for module `$_SDFFE_PP1N_'.
Generating RTLIL representation for module `$_ALDFF_NP_'.
Generating RTLIL representation for module `$_ALDFF_PP_'.
Generating RTLIL representation for module `$_ALDFFE_NPN_'.
Generating RTLIL representation for module `$_ALDFFE_NPP_'.
Generating RTLIL representation for module `$_ALDFFE_PPN_'.
Generating RTLIL representation for module `$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$ead66ba22839f96e739c8f1b5a09bc1717b3be02$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569$lut for cells of type $lut.
Using template $paramod$d0fe7556ef6223c467da0bfe5c6e9cca5c3fc0e5$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$a034f51841cbeb3599aeb32aff104d168e8fc4a5$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$97bac17fa15316c8f3c1ff8768465e64a1b3edae$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f$lut for cells of type $lut.
Using template $paramod$b6b370138c21da5fe4c69d86a5f41fa28a636c4c$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$46df0bdce53054d48e1bf3b89777e624402baad3$lut for cells of type $lut.
Using template $paramod$3855c3af8e6a72fb8cd35c0dca6e55fef89df07b$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$861195b58c35617d4d98ededab5b57a4d1bc36c1$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8$lut for cells of type $lut.
Using template $paramod$cedf4e85fa7d99c3f6bd280e7df7624d55412661$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d$lut for cells of type $lut.
Using template $paramod$18368a3da11a7221c7fb674ec80ee0d0bd64b883$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$085cb83d0db09780ae5aa544a0f286ba9445143f$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705$lut for cells of type $lut.
Using template $paramod$4273ed824176bb789e75828ba1462f492ff07d84$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$ed1035c91dfde6c7835730a90af22109048f79cb$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882$lut for cells of type $lut.
Using template $paramod$1d45edc614defc815d133246b330a66b08944a6c$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$ebe302cf675f04f2cc698a4f6888fe67d7e9866d$lut for cells of type $lut.
Using template $paramod$f12a1b7f9f7442effdf2f3d31993c532f0a900e5$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011010 for cells of type $lut.
Using template $paramod$1b9112879b44d8bd06bb18f745e1efd8ce977eed$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$aad3e52fd9e163c067548f40ccddc92e4eaaa10c$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100010 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011110 for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$b7685cb0c8a6753256bc84bc31d36a443c15fab7$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c$lut for cells of type $lut.
Using template $paramod$13caa797f9204188208579865e8a63f743d9eed1$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$d7816c8fe91c91c2deadbc0f27110529e1999027$lut for cells of type $lut.
Using template $paramod$f95909d64331310db56758521de9583a8e79fadb$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b$lut for cells of type $lut.
Using template $paramod$526b60d8b2fe98803981e87bd1f6dd8b98d90431$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$4abe3dc2dfc6ad230292110951d5330af081367b$lut for cells of type $lut.
Using template $paramod$98891ed48d374e377f5110c4b14e65e3b6905c2e$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad$lut for cells of type $lut.
Using template $paramod$57cf7fbf84518d9e7604ec42b59ba9511e1f3caf$lut for cells of type $lut.
Using template $paramod$7ab10f2fb082572431fda86798f918fe3437f202$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7$lut for cells of type $lut.
Using template $paramod$2e38e563b48bbff8f07a0bf19ab64d4ba413d5e0$lut for cells of type $lut.
Using template $paramod$8984a7be2da0c6bf5504f93c2f383a2202b041f2$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$a71badde47ed8f4a1afa195f82ae56a12067c9af$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d$lut for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$98ffdcdc6435d75b86474998a7f5724549d66b95$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$da6ce1ea59171f561915980132d6030e69df997b$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$1d8da67e55226ee6f849b82c7c3ba5690a649089$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2$lut for cells of type $lut.
Using template $paramod$6d05ee5be4fbc817e6482b590e1831ddde15ffbe$lut for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$709de57d2785ba42cbf79b5b78414e5a87816ad9$lut for cells of type $lut.
Using template $paramod$24c1f285a7007833594bc4fc8c3ab552b1afa454$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$291572a3be0fc6cb3d6030f458e1763a93642d23$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$1e9d31fd9d29ec2b288c09d6ff4a2646e026682e$lut for cells of type $lut.
Using template $paramod$6ab09678774909facb6b1f4b18e2316c047cec52$lut for cells of type $lut.
Using template $paramod$2f0694e71f7e49f77ba6e5020082712e4545112d$lut for cells of type $lut.
Using template $paramod$675dc53d096136662ceaee368c3a62f60374c538$lut for cells of type $lut.
Using template $paramod$9ae72e372ffc26354c0be1e2ed74b133d0dffaac$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$872def176acf0af46aee1a4df67a9291309e3c01$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c$lut for cells of type $lut.
Using template $paramod$ea7c9a00cfa3f698ed0f2f9d7e4684c5c01137d4$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$c0b24172d263163a8e6b59024cdb9dfb57b52d61$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704$lut for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b$lut for cells of type $lut.
Using template $paramod$2af3e003254181d08baef124757f4cecfb778e26$lut for cells of type $lut.
Using template $paramod$3751cff910103888107374559f35d9f1f2f94946$lut for cells of type $lut.
Using template $paramod$86d1a361297b330f6575bda7e44a0fcda00635d1$lut for cells of type $lut.
Using template $paramod$72009227b81b9fccde19aad46d81c8f14a710c69$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f$lut for cells of type $lut.
Using template $paramod$b5babc618720ace64bafddb303d6f59fd10af395$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$c9a1f1d48f218230e5fe1c7b58eb1468984d89cd$lut for cells of type $lut.
Using template $paramod$f67072ad7515040571a2cf9adb3e05262a33bcff$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$7a66ec648e549c578f7db2440c484ce0b5b3efde$lut for cells of type $lut.
Using template $paramod$3b3fb613c698ff65cd00427a151d44207427f76e$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101101 for cells of type $lut.
No more expansions possible.
<suppressed ~3139 debug messages>

2.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in bcp_accel.
  Optimizing lut $abc$29704$lut$aiger29703$1723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3386:And$1615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3386:And$1615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3386:And$1615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3386:And$1615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3386:And$1615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$abc9_ops.cc:595:break_scc$13031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$1690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$2365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$2137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$2597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$1738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$2394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$2158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$procmux$687.Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$1785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$1776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3576:NotGate$11425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$opt_dff.cc:251:make_patterns_logic$1245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$procmux$687.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3576:NotGate$11413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$29704$lut$aiger29703$2194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$29704$lut$auto$abc9_ops.cc:595:break_scc$13032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$2199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$2199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$2204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$2204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$2209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$2209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$2214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$29704$lut$aiger29703$2214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$29704$lut$auto$opt_dff.cc:251:make_patterns_logic$1205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$2244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$opt_dff.cc:251:make_patterns_logic$1191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2244.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$2258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$aiger29703$2014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3386:And$1615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$rtlil.cc:3386:And$1615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$29704$lut$aiger29703$2035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut\bcp.impl_fifo.do_pop.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$29743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$29704$lut$flatten\host_if.$36[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$29704$lut$auto$abc9_ops.cc:595:break_scc$13031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$29704$lut$auto$abc9_ops.cc:595:break_scc$13031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 1631 unused wires.

2.47. Executing AUTONAME pass.
Renamed 3091 objects in module bcp_accel (347 iterations).
<suppressed ~3091 debug messages>

2.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `bcp_accel'. Setting top module to bcp_accel.

2.48.1. Analyzing design hierarchy..
Top module:  \bcp_accel

2.48.2. Analyzing design hierarchy..
Top module:  \bcp_accel
Removed 0 unused modules.

2.49. Printing statistics.

=== bcp_accel ===

        +----------Local Count, excluding submodules.
        | 
     1696 wires
    10987 wire bits
     1696 public wires
    10987 public wire bits
        5 ports
        5 port bits
      161 cells
       25   $scopeinfo
      128   DP16KD
        2   MULT18X18D
        1   SGSR
        5   TRELLIS_IO
     1781 submodules
       65   CCU2C
       16   L6MUX21
      849   LUT4
       80   PFUMX
       38   TRELLIS_DPR16X4
      733   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
      161 bcp_accel

        +----------Count including submodules.
        | 
     1696 wires
    10987 wire bits
     1696 public wires
    10987 public wire bits
        5 ports
        5 port bits
        - memories
        - memory bits
        - processes
      161 cells
       25   $scopeinfo
      128   DP16KD
        2   MULT18X18D
        1   SGSR
        5   TRELLIS_IO
     1781 submodules
       65   CCU2C
       16   L6MUX21
      849   LUT4
       80   PFUMX
       38   TRELLIS_DPR16X4
      733   TRELLIS_FF

2.50. Executing CHECK pass (checking for obvious problems).
Checking module bcp_accel...
Found and reported 0 problems.

3. Executing JSON backend.

End of script. Logfile hash: 8660e8842d, CPU: user 2.18s system 0.05s, MEM: 208.30 MB peak
Yosys 0.62+91 (git sha1 fb653c418-dirty, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
Time spent: 22% 29x opt_clean (0 sec), 11% 33x opt_expr (0 sec), ...
