xilinx rtfpga
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'grp_normalize_up_fu_942/DNN_up_fdiv_32ns_dEe_U5/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fdiv_32ns_dEe.v:50]
INFO: [Synth 8-4471] merging register 'DNN_up_fadd_32ns_hbi_U397/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fadd_32ns_hbi.v:50]
INFO: [Synth 8-4471] merging register 'DNN_up_fmul_32ns_ibs_U398/ce_r_reg' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/DNN_up_fmul_32ns_ibs.v:50]
INFO: [Synth 8-4471] merging register 'grp_normalize_up_fu_942/tmp_reg_3610_reg[31:0]' into 'grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/dout_r_reg[31:0]' [d:/IIIT-D/Independent_Project/design_impl/LSDNN_3__UP/LSDNN_3__UP.srcs/sources_1/bd/design_LSDNN/ipshared/82af/hdl/verilog/normalize_up.v:657]
INFO: [Synth 8-3971] The signal "DNN_up__GC0/LS_data_U/DNN_up_LS_data_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_normalize_up_fu_942/DNN_up_fsub_32ns_cud_U4/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
