#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa1f6904c30 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x7fa1f691ba00_0 .var "CK", 0 0;
v0x7fa1f691c780_0 .net "Oout", 5 0, L_0x7fa1f691fc80;  1 drivers
v0x7fa1f691c810_0 .var "in", 5 0;
S_0x7fa1f6904da0 .scope module, "ToyCPU_6bit" "ToyCPU_6bit" 2 31, 3 104 0, S_0x7fa1f6904c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "Oout";
v0x7fa1f691aed0_0 .net "Aout", 5 0, v0x7fa1f6918dd0_0;  1 drivers
v0x7fa1f691af60_0 .net "BUS", 5 0, L_0x7fa1f691f990;  1 drivers
v0x7fa1f691aff0_0 .net "Bout", 5 0, v0x7fa1f6919410_0;  1 drivers
v0x7fa1f691b0a0_0 .net "CK", 0 0, v0x7fa1f691ba00_0;  1 drivers
v0x7fa1f691b130_0 .var "EX_BUSreg", 5 0;
v0x7fa1f691b200_0 .var "EX_LDAreg", 0 0;
v0x7fa1f691b2d0_0 .var "EX_LDBreg", 0 0;
v0x7fa1f691b3a0_0 .var "EX_LDPCreg", 0 0;
v0x7fa1f691b430_0 .var "EX_LDoutreg", 0 0;
v0x7fa1f691b540_0 .var "ID_IMreg", 5 0;
v0x7fa1f691b5d0_0 .var "ID_LDAreg", 0 0;
v0x7fa1f691b660_0 .var "ID_LDBreg", 0 0;
v0x7fa1f691b6f0_0 .var "ID_LDPCreg", 0 0;
v0x7fa1f691b780_0 .var "ID_LDoutreg", 0 0;
v0x7fa1f691b810_0 .var "ID_Sreg", 1 0;
v0x7fa1f691b8a0_0 .var "IF_IMreg", 5 0;
v0x7fa1f691b940_0 .var "IF_OPreg", 3 0;
v0x7fa1f691bb00_0 .net "IM", 5 0, L_0x7fa1f691cbd0;  1 drivers
v0x7fa1f691bb90_0 .net "LD_A", 0 0, L_0x7fa1f691d540;  1 drivers
v0x7fa1f691bc20_0 .net "LD_B", 0 0, L_0x7fa1f691dc30;  1 drivers
v0x7fa1f691bcb0_0 .net "LD_PC", 0 0, L_0x7fa1f691e980;  1 drivers
v0x7fa1f691bd40_0 .net "LD_out", 0 0, L_0x7fa1f691e2f0;  1 drivers
v0x7fa1f691bdf0_0 .net "OP", 3 0, L_0x7fa1f691ceb0;  1 drivers
v0x7fa1f691be80_0 .net "Oout", 5 0, L_0x7fa1f691fc80;  alias, 1 drivers
v0x7fa1f691bf50_0 .net "S", 1 0, L_0x7fa1f691eb00;  1 drivers
v0x7fa1f691bfe0_0 .net "Y", 5 0, L_0x7fa1f691f3f0;  1 drivers
v0x7fa1f691c0b0_0 .net *"_ivl_2", 9 0, L_0x7fa1f691cd90;  1 drivers
v0x7fa1f691c150_0 .net *"_ivl_4", 3 0, L_0x7fa1f691cc70;  1 drivers
L_0x7fa1f6a63050 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1f691c200_0 .net *"_ivl_6", 5 0, L_0x7fa1f6a63050;  1 drivers
v0x7fa1f691c2b0_0 .net "address", 5 0, v0x7fa1f69184e0_0;  1 drivers
v0x7fa1f691c390_0 .net "cFlag", 0 0, L_0x7fa1f691fa70;  1 drivers
v0x7fa1f691c460_0 .net "in", 5 0, v0x7fa1f691c810_0;  1 drivers
v0x7fa1f691c4f0_0 .net "op_im", 9 0, L_0x7fa1f691cae0;  1 drivers
L_0x7fa1f691cbd0 .part L_0x7fa1f691cae0, 0, 6;
L_0x7fa1f691cc70 .part L_0x7fa1f691cae0, 6, 4;
L_0x7fa1f691cd90 .concat [ 4 6 0 0], L_0x7fa1f691cc70, L_0x7fa1f6a63050;
L_0x7fa1f691ceb0 .part L_0x7fa1f691cd90, 0, 4;
S_0x7fa1f6904fb0 .scope module, "alu" "adder_6bit" 3 163, 3 1 0, S_0x7fa1f6904da0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Y";
    .port_info 1 /INPUT 6 "IM";
    .port_info 2 /OUTPUT 6 "BUS";
    .port_info 3 /OUTPUT 1 "cFlag";
v0x7fa1f69051f0_0 .net "BUS", 5 0, L_0x7fa1f691f990;  alias, 1 drivers
v0x7fa1f69152a0_0 .net "IM", 5 0, v0x7fa1f691b540_0;  1 drivers
v0x7fa1f6915350_0 .net "Y", 5 0, L_0x7fa1f691f3f0;  alias, 1 drivers
v0x7fa1f6915410_0 .net *"_ivl_0", 6 0, L_0x7fa1f691f550;  1 drivers
L_0x7fa1f6a63440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1f69154c0_0 .net *"_ivl_3", 0 0, L_0x7fa1f6a63440;  1 drivers
v0x7fa1f69155b0_0 .net *"_ivl_4", 6 0, L_0x7fa1f691f670;  1 drivers
L_0x7fa1f6a63488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6915660_0 .net *"_ivl_7", 0 0, L_0x7fa1f6a63488;  1 drivers
v0x7fa1f6915710_0 .net "add", 6 0, L_0x7fa1f691f890;  1 drivers
v0x7fa1f69157c0_0 .net "cFlag", 0 0, L_0x7fa1f691fa70;  alias, 1 drivers
L_0x7fa1f691f550 .concat [ 6 1 0 0], L_0x7fa1f691f3f0, L_0x7fa1f6a63440;
L_0x7fa1f691f670 .concat [ 6 1 0 0], v0x7fa1f691b540_0, L_0x7fa1f6a63488;
L_0x7fa1f691f890 .arith/sum 7, L_0x7fa1f691f550, L_0x7fa1f691f670;
L_0x7fa1f691f990 .part L_0x7fa1f691f890, 0, 6;
L_0x7fa1f691fa70 .part L_0x7fa1f691f890, 6, 1;
S_0x7fa1f6915920 .scope module, "decoder" "decoder" 3 161, 3 59 0, S_0x7fa1f6904da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "LD_A";
    .port_info 1 /OUTPUT 1 "LD_B";
    .port_info 2 /OUTPUT 1 "LD_out";
    .port_info 3 /OUTPUT 1 "LD_PC";
    .port_info 4 /OUTPUT 2 "S";
    .port_info 5 /INPUT 4 "OP";
    .port_info 6 /INPUT 1 "Dcf";
v0x7fa1f6915bd0_0 .net "Dcf", 0 0, L_0x7fa1f691fa70;  alias, 1 drivers
v0x7fa1f6915c60_0 .net "LD_A", 0 0, L_0x7fa1f691d540;  alias, 1 drivers
v0x7fa1f6915cf0_0 .net "LD_B", 0 0, L_0x7fa1f691dc30;  alias, 1 drivers
v0x7fa1f6915d80_0 .net "LD_PC", 0 0, L_0x7fa1f691e980;  alias, 1 drivers
v0x7fa1f6915e10_0 .net "LD_out", 0 0, L_0x7fa1f691e2f0;  alias, 1 drivers
v0x7fa1f6915ef0_0 .net "OP", 3 0, v0x7fa1f691b940_0;  1 drivers
v0x7fa1f6915fa0_0 .net "S", 1 0, L_0x7fa1f691eb00;  alias, 1 drivers
v0x7fa1f6916050_0 .net *"_ivl_0", 5 0, L_0x7fa1f691cf90;  1 drivers
v0x7fa1f6916100_0 .net *"_ivl_10", 0 0, L_0x7fa1f691d2d0;  1 drivers
L_0x7fa1f6a630e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6916210_0 .net *"_ivl_12", 4 0, L_0x7fa1f6a630e0;  1 drivers
v0x7fa1f69162c0_0 .net *"_ivl_16", 5 0, L_0x7fa1f691d660;  1 drivers
v0x7fa1f6916370_0 .net *"_ivl_18", 4 0, L_0x7fa1f691d740;  1 drivers
v0x7fa1f6916420_0 .net *"_ivl_2", 4 0, L_0x7fa1f691d050;  1 drivers
v0x7fa1f69164d0_0 .net *"_ivl_20", 5 0, L_0x7fa1f691d860;  1 drivers
L_0x7fa1f6a63128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6916580_0 .net *"_ivl_23", 0 0, L_0x7fa1f6a63128;  1 drivers
v0x7fa1f6916630_0 .net *"_ivl_24", 5 0, L_0x7fa1f691dab0;  1 drivers
v0x7fa1f69166e0_0 .net *"_ivl_26", 1 0, L_0x7fa1f691d9d0;  1 drivers
L_0x7fa1f6a63170 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6916870_0 .net *"_ivl_28", 3 0, L_0x7fa1f6a63170;  1 drivers
v0x7fa1f6916900_0 .net *"_ivl_32", 5 0, L_0x7fa1f691dd10;  1 drivers
v0x7fa1f69169b0_0 .net *"_ivl_34", 4 0, L_0x7fa1f691de20;  1 drivers
v0x7fa1f6916a60_0 .net *"_ivl_36", 5 0, L_0x7fa1f691df40;  1 drivers
L_0x7fa1f6a631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6916b10_0 .net *"_ivl_39", 0 0, L_0x7fa1f6a631b8;  1 drivers
v0x7fa1f6916bc0_0 .net *"_ivl_4", 5 0, L_0x7fa1f691d170;  1 drivers
v0x7fa1f6916c70_0 .net *"_ivl_40", 5 0, L_0x7fa1f691e140;  1 drivers
v0x7fa1f6916d20_0 .net *"_ivl_42", 2 0, L_0x7fa1f691e0a0;  1 drivers
L_0x7fa1f6a63200 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6916dd0_0 .net *"_ivl_44", 2 0, L_0x7fa1f6a63200;  1 drivers
v0x7fa1f6916e80_0 .net *"_ivl_48", 5 0, L_0x7fa1f691e3d0;  1 drivers
v0x7fa1f6916f30_0 .net *"_ivl_50", 4 0, L_0x7fa1f691e510;  1 drivers
v0x7fa1f6916fe0_0 .net *"_ivl_52", 5 0, L_0x7fa1f691e5b0;  1 drivers
L_0x7fa1f6a63248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6917090_0 .net *"_ivl_55", 0 0, L_0x7fa1f6a63248;  1 drivers
v0x7fa1f6917140_0 .net *"_ivl_56", 5 0, L_0x7fa1f691e7a0;  1 drivers
v0x7fa1f69171f0_0 .net *"_ivl_58", 3 0, L_0x7fa1f691e700;  1 drivers
L_0x7fa1f6a63290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa1f69172a0_0 .net *"_ivl_60", 1 0, L_0x7fa1f6a63290;  1 drivers
v0x7fa1f6916790_0 .net *"_ivl_64", 5 0, L_0x7fa1f691ea60;  1 drivers
v0x7fa1f6917530_0 .net *"_ivl_66", 4 0, L_0x7fa1f691e8c0;  1 drivers
v0x7fa1f69175c0_0 .net *"_ivl_68", 5 0, L_0x7fa1f691ebd0;  1 drivers
L_0x7fa1f6a63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6917660_0 .net *"_ivl_7", 0 0, L_0x7fa1f6a63098;  1 drivers
L_0x7fa1f6a632d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6917710_0 .net *"_ivl_71", 0 0, L_0x7fa1f6a632d8;  1 drivers
v0x7fa1f69177c0_0 .net *"_ivl_8", 5 0, L_0x7fa1f691d3d0;  1 drivers
v0x7fa1f6917870 .array "mem", 26 0, 5 0;
L_0x7fa1f691cf90 .array/port v0x7fa1f6917870, L_0x7fa1f691d170;
L_0x7fa1f691d050 .concat [ 1 4 0 0], L_0x7fa1f691fa70, v0x7fa1f691b940_0;
L_0x7fa1f691d170 .concat [ 5 1 0 0], L_0x7fa1f691d050, L_0x7fa1f6a63098;
L_0x7fa1f691d2d0 .part L_0x7fa1f691cf90, 5, 1;
L_0x7fa1f691d3d0 .concat [ 1 5 0 0], L_0x7fa1f691d2d0, L_0x7fa1f6a630e0;
L_0x7fa1f691d540 .part L_0x7fa1f691d3d0, 0, 1;
L_0x7fa1f691d660 .array/port v0x7fa1f6917870, L_0x7fa1f691d860;
L_0x7fa1f691d740 .concat [ 1 4 0 0], L_0x7fa1f691fa70, v0x7fa1f691b940_0;
L_0x7fa1f691d860 .concat [ 5 1 0 0], L_0x7fa1f691d740, L_0x7fa1f6a63128;
L_0x7fa1f691d9d0 .part L_0x7fa1f691d660, 4, 2;
L_0x7fa1f691dab0 .concat [ 2 4 0 0], L_0x7fa1f691d9d0, L_0x7fa1f6a63170;
L_0x7fa1f691dc30 .part L_0x7fa1f691dab0, 0, 1;
L_0x7fa1f691dd10 .array/port v0x7fa1f6917870, L_0x7fa1f691df40;
L_0x7fa1f691de20 .concat [ 1 4 0 0], L_0x7fa1f691fa70, v0x7fa1f691b940_0;
L_0x7fa1f691df40 .concat [ 5 1 0 0], L_0x7fa1f691de20, L_0x7fa1f6a631b8;
L_0x7fa1f691e0a0 .part L_0x7fa1f691dd10, 3, 3;
L_0x7fa1f691e140 .concat [ 3 3 0 0], L_0x7fa1f691e0a0, L_0x7fa1f6a63200;
L_0x7fa1f691e2f0 .part L_0x7fa1f691e140, 0, 1;
L_0x7fa1f691e3d0 .array/port v0x7fa1f6917870, L_0x7fa1f691e5b0;
L_0x7fa1f691e510 .concat [ 1 4 0 0], L_0x7fa1f691fa70, v0x7fa1f691b940_0;
L_0x7fa1f691e5b0 .concat [ 5 1 0 0], L_0x7fa1f691e510, L_0x7fa1f6a63248;
L_0x7fa1f691e700 .part L_0x7fa1f691e3d0, 2, 4;
L_0x7fa1f691e7a0 .concat [ 4 2 0 0], L_0x7fa1f691e700, L_0x7fa1f6a63290;
L_0x7fa1f691e980 .part L_0x7fa1f691e7a0, 0, 1;
L_0x7fa1f691ea60 .array/port v0x7fa1f6917870, L_0x7fa1f691ebd0;
L_0x7fa1f691e8c0 .concat [ 1 4 0 0], L_0x7fa1f691fa70, v0x7fa1f691b940_0;
L_0x7fa1f691ebd0 .concat [ 5 1 0 0], L_0x7fa1f691e8c0, L_0x7fa1f6a632d8;
L_0x7fa1f691eb00 .part L_0x7fa1f691ea60, 0, 2;
S_0x7fa1f69179c0 .scope module, "memory" "rom_10bit_64word" 3 156, 4 1 0, S_0x7fa1f6904da0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "AD";
    .port_info 1 /OUTPUT 10 "Q";
L_0x7fa1f691cae0 .functor BUFZ 10, L_0x7fa1f691c8e0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x7fa1f6917b30_0 .net "AD", 5 0, v0x7fa1f69184e0_0;  alias, 1 drivers
v0x7fa1f6917bd0_0 .net "Q", 9 0, L_0x7fa1f691cae0;  alias, 1 drivers
v0x7fa1f6917c80_0 .net *"_ivl_0", 9 0, L_0x7fa1f691c8e0;  1 drivers
v0x7fa1f6917d40_0 .net *"_ivl_2", 7 0, L_0x7fa1f691c9a0;  1 drivers
L_0x7fa1f6a63008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa1f6917df0_0 .net *"_ivl_5", 1 0, L_0x7fa1f6a63008;  1 drivers
v0x7fa1f6917ee0 .array "q", 63 0, 9 0;
L_0x7fa1f691c8e0 .array/port v0x7fa1f6917ee0, L_0x7fa1f691c9a0;
L_0x7fa1f691c9a0 .concat [ 6 2 0 0], v0x7fa1f69184e0_0, L_0x7fa1f6a63008;
S_0x7fa1f6917fb0 .scope module, "programCounter" "programCounter" 3 165, 3 12 0, S_0x7fa1f6904da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD_PC";
    .port_info 2 /INPUT 6 "AD";
    .port_info 3 /OUTPUT 6 "OUT";
v0x7fa1f6918210_0 .net "AD", 5 0, v0x7fa1f691b130_0;  1 drivers
v0x7fa1f69182d0_0 .net "CK", 0 0, v0x7fa1f691ba00_0;  alias, 1 drivers
v0x7fa1f6918370_0 .net "LD_PC", 0 0, v0x7fa1f691b3a0_0;  1 drivers
v0x7fa1f6918420_0 .net "OUT", 5 0, v0x7fa1f69184e0_0;  alias, 1 drivers
v0x7fa1f69184e0_0 .var "q", 5 0;
E_0x7fa1f69181d0 .event posedge, v0x7fa1f69182d0_0;
S_0x7fa1f6918600 .scope module, "registers" "registers" 3 164, 3 49 0, S_0x7fa1f6904da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD_A";
    .port_info 2 /INPUT 1 "LD_B";
    .port_info 3 /INPUT 1 "LD_out";
    .port_info 4 /INPUT 6 "BUS";
    .port_info 5 /OUTPUT 6 "A_out";
    .port_info 6 /OUTPUT 6 "B_out";
    .port_info 7 /OUTPUT 6 "O_out";
v0x7fa1f6919b30_0 .net "A_out", 5 0, v0x7fa1f6918dd0_0;  alias, 1 drivers
v0x7fa1f6919be0_0 .net "BUS", 5 0, v0x7fa1f691b130_0;  alias, 1 drivers
v0x7fa1f6919cf0_0 .net "B_out", 5 0, v0x7fa1f6919410_0;  alias, 1 drivers
v0x7fa1f6919da0_0 .net "CK", 0 0, v0x7fa1f691ba00_0;  alias, 1 drivers
v0x7fa1f6919eb0_0 .net "LD_A", 0 0, v0x7fa1f691b200_0;  1 drivers
v0x7fa1f6919f40_0 .net "LD_B", 0 0, v0x7fa1f691b2d0_0;  1 drivers
v0x7fa1f6919fd0_0 .net "LD_out", 0 0, v0x7fa1f691b430_0;  1 drivers
v0x7fa1f691a080_0 .net "O_out", 5 0, L_0x7fa1f691fc80;  alias, 1 drivers
S_0x7fa1f6918900 .scope module, "A_register" "register" 3 54, 3 25 0, S_0x7fa1f6918600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 6 "BUS";
    .port_info 3 /OUTPUT 6 "OUT";
v0x7fa1f6918b20_0 .net "BUS", 5 0, v0x7fa1f691b130_0;  alias, 1 drivers
v0x7fa1f6918be0_0 .net "CK", 0 0, v0x7fa1f691ba00_0;  alias, 1 drivers
v0x7fa1f6918c90_0 .net "LD", 0 0, v0x7fa1f691b200_0;  alias, 1 drivers
v0x7fa1f6918d40_0 .net "OUT", 5 0, v0x7fa1f6918dd0_0;  alias, 1 drivers
v0x7fa1f6918dd0_0 .var "q", 5 0;
S_0x7fa1f6918f00 .scope module, "B_register" "register" 3 55, 3 25 0, S_0x7fa1f6918600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 6 "BUS";
    .port_info 3 /OUTPUT 6 "OUT";
v0x7fa1f6919130_0 .net "BUS", 5 0, v0x7fa1f691b130_0;  alias, 1 drivers
v0x7fa1f6919210_0 .net "CK", 0 0, v0x7fa1f691ba00_0;  alias, 1 drivers
v0x7fa1f69192f0_0 .net "LD", 0 0, v0x7fa1f691b2d0_0;  alias, 1 drivers
v0x7fa1f6919380_0 .net "OUT", 5 0, v0x7fa1f6919410_0;  alias, 1 drivers
v0x7fa1f6919410_0 .var "q", 5 0;
S_0x7fa1f6919530 .scope module, "output_register" "register" 3 56, 3 25 0, S_0x7fa1f6918600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 6 "BUS";
    .port_info 3 /OUTPUT 6 "OUT";
L_0x7fa1f691fc80 .functor BUFZ 6, v0x7fa1f6919a00_0, C4<000000>, C4<000000>, C4<000000>;
v0x7fa1f6919770_0 .net "BUS", 5 0, v0x7fa1f691b130_0;  alias, 1 drivers
v0x7fa1f6919810_0 .net "CK", 0 0, v0x7fa1f691ba00_0;  alias, 1 drivers
v0x7fa1f69198b0_0 .net "LD", 0 0, v0x7fa1f691b430_0;  alias, 1 drivers
v0x7fa1f6919960_0 .net "OUT", 5 0, L_0x7fa1f691fc80;  alias, 1 drivers
v0x7fa1f6919a00_0 .var "q", 5 0;
S_0x7fa1f691a1b0 .scope module, "selector" "selector" 3 162, 3 39 0, S_0x7fa1f6904da0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "C0";
    .port_info 1 /INPUT 6 "C1";
    .port_info 2 /INPUT 6 "C2";
    .port_info 3 /INPUT 6 "C3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 6 "Y";
v0x7fa1f691a430_0 .net "C0", 5 0, v0x7fa1f6918dd0_0;  alias, 1 drivers
v0x7fa1f691a4e0_0 .net "C1", 5 0, v0x7fa1f6919410_0;  alias, 1 drivers
v0x7fa1f691a5c0_0 .net "C2", 5 0, v0x7fa1f691c810_0;  alias, 1 drivers
L_0x7fa1f6a633f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1f691a650_0 .net "C3", 5 0, L_0x7fa1f6a633f8;  1 drivers
v0x7fa1f691a6f0_0 .net "S", 1 0, v0x7fa1f691b810_0;  1 drivers
v0x7fa1f691a7e0_0 .net "Y", 5 0, L_0x7fa1f691f3f0;  alias, 1 drivers
L_0x7fa1f6a63320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa1f691a880_0 .net/2u *"_ivl_0", 1 0, L_0x7fa1f6a63320;  1 drivers
v0x7fa1f691a920_0 .net *"_ivl_10", 0 0, L_0x7fa1f691f050;  1 drivers
v0x7fa1f691a9c0_0 .net *"_ivl_12", 5 0, L_0x7fa1f691f170;  1 drivers
v0x7fa1f691aaf0_0 .net *"_ivl_14", 5 0, L_0x7fa1f691f250;  1 drivers
v0x7fa1f691aba0_0 .net *"_ivl_2", 0 0, L_0x7fa1f691ee50;  1 drivers
L_0x7fa1f6a63368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa1f691ac40_0 .net/2u *"_ivl_4", 1 0, L_0x7fa1f6a63368;  1 drivers
v0x7fa1f691acf0_0 .net *"_ivl_6", 0 0, L_0x7fa1f691ef70;  1 drivers
L_0x7fa1f6a633b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fa1f691ad90_0 .net/2u *"_ivl_8", 1 0, L_0x7fa1f6a633b0;  1 drivers
L_0x7fa1f691ee50 .cmp/eq 2, v0x7fa1f691b810_0, L_0x7fa1f6a63320;
L_0x7fa1f691ef70 .cmp/eq 2, v0x7fa1f691b810_0, L_0x7fa1f6a63368;
L_0x7fa1f691f050 .cmp/eq 2, v0x7fa1f691b810_0, L_0x7fa1f6a633b0;
L_0x7fa1f691f170 .functor MUXZ 6, L_0x7fa1f6a633f8, v0x7fa1f691c810_0, L_0x7fa1f691f050, C4<>;
L_0x7fa1f691f250 .functor MUXZ 6, L_0x7fa1f691f170, v0x7fa1f6919410_0, L_0x7fa1f691ef70, C4<>;
L_0x7fa1f691f3f0 .functor MUXZ 6, L_0x7fa1f691f250, v0x7fa1f6918dd0_0, L_0x7fa1f691ee50, C4<>;
    .scope S_0x7fa1f69179c0;
T_0 ;
    %pushi/vec4 511, 0, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 768, 0, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 385, 0, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 65, 0, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 385, 0, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 774, 0, 10;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 511, 0, 10;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 780, 0, 10;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 385, 0, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 385, 0, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 65, 0, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 787, 0, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 576, 0, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 730, 0, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917ee0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fa1f6915920;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 32, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 32, 0, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 33, 0, 6;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 33, 0, 6;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 34, 0, 6;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 34, 0, 6;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 35, 0, 6;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 35, 0, 6;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 16, 0, 6;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 16, 0, 6;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 17, 0, 6;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 17, 0, 6;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 18, 0, 6;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 18, 0, 6;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 19, 0, 6;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 19, 0, 6;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 9, 0, 6;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 9, 0, 6;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 11, 0, 6;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 11, 0, 6;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1f6917870, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7fa1f6918900;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f6918dd0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fa1f6918900;
T_3 ;
    %wait E_0x7fa1f69181d0;
    %load/vec4 v0x7fa1f6918c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fa1f6918b20_0;
    %assign/vec4 v0x7fa1f6918dd0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa1f6918f00;
T_4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f6919410_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7fa1f6918f00;
T_5 ;
    %wait E_0x7fa1f69181d0;
    %load/vec4 v0x7fa1f69192f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fa1f6919130_0;
    %assign/vec4 v0x7fa1f6919410_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa1f6919530;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f6919a00_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fa1f6919530;
T_7 ;
    %wait E_0x7fa1f69181d0;
    %load/vec4 v0x7fa1f69198b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fa1f6919770_0;
    %assign/vec4 v0x7fa1f6919a00_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa1f6917fb0;
T_8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f69184e0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7fa1f6917fb0;
T_9 ;
    %wait E_0x7fa1f69181d0;
    %load/vec4 v0x7fa1f6918370_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7fa1f6918210_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7fa1f69184e0_0;
    %addi 1, 0, 6;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x7fa1f69184e0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa1f6904da0;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa1f691b940_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f691b8a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f691b540_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f691b130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa1f691b810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691b660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691b780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691b200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691b2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691b430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691b3a0_0, 0;
    %end;
    .thread T_10;
    .scope S_0x7fa1f6904da0;
T_11 ;
    %wait E_0x7fa1f69181d0;
    %load/vec4 v0x7fa1f691bdf0_0;
    %assign/vec4 v0x7fa1f691b940_0, 0;
    %load/vec4 v0x7fa1f691bb00_0;
    %assign/vec4 v0x7fa1f691b8a0_0, 0;
    %load/vec4 v0x7fa1f691bb90_0;
    %assign/vec4 v0x7fa1f691b5d0_0, 0;
    %load/vec4 v0x7fa1f691bc20_0;
    %assign/vec4 v0x7fa1f691b660_0, 0;
    %load/vec4 v0x7fa1f691bd40_0;
    %assign/vec4 v0x7fa1f691b780_0, 0;
    %load/vec4 v0x7fa1f691bcb0_0;
    %assign/vec4 v0x7fa1f691b6f0_0, 0;
    %load/vec4 v0x7fa1f691bf50_0;
    %assign/vec4 v0x7fa1f691b810_0, 0;
    %load/vec4 v0x7fa1f691b8a0_0;
    %assign/vec4 v0x7fa1f691b540_0, 0;
    %load/vec4 v0x7fa1f691af60_0;
    %assign/vec4 v0x7fa1f691b130_0, 0;
    %load/vec4 v0x7fa1f691b5d0_0;
    %assign/vec4 v0x7fa1f691b200_0, 0;
    %load/vec4 v0x7fa1f691b660_0;
    %assign/vec4 v0x7fa1f691b2d0_0, 0;
    %load/vec4 v0x7fa1f691b780_0;
    %assign/vec4 v0x7fa1f691b430_0, 0;
    %load/vec4 v0x7fa1f691b6f0_0;
    %assign/vec4 v0x7fa1f691b3a0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa1f6904c30;
T_12 ;
    %vpi_call 2 7 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa1f6904c30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1f691ba00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f691c810_0, 0;
    %delay 16, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fa1f691c810_0, 0;
    %delay 16, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f691c810_0, 0;
    %delay 768, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7fa1f691c810_0, 0;
    %delay 16, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1f691c810_0, 0;
    %delay 100, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fa1f6904c30;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x7fa1f691ba00_0;
    %inv;
    %assign/vec4 v0x7fa1f691ba00_0, 0;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../src/dut.v";
    "rom_10bit_64word.v";
