

================================================================
== Vivado HLS Report for 'product'
================================================================
* Date:           Tue Mar  2 23:01:22 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.890|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    114|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     33|
|Register         |        -|      -|     55|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|     55|    147|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_14s_14s_28_3_1_U7  |myproject_mul_mul_14s_14s_28_3_1  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_4_fu_89_p2              |     +    |      0|  0|  19|          14|          14|
    |brmerge114_demorgan_fu_184_p2  |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_109_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_211_p2             |    and   |      0|  0|   2|           1|           1|
    |p_s_fu_164_p2                  |    and   |      0|  0|   2|           1|           1|
    |phitmp_demorgan_fu_178_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_227_p2            |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_139_p2      |   icmp   |      0|  0|   8|           2|           2|
    |Range1_all_zeros_fu_145_p2     |   icmp   |      0|  0|   8|           2|           1|
    |brmerge5_fu_232_p2             |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_201_p2              |    or    |      0|  0|   2|           1|           1|
    |tmp1_demorgan_fu_217_p2        |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_238_p2                 |    or    |      0|  0|   2|           1|           1|
    |underflow_not_fu_243_p2        |    or    |      0|  0|   2|           1|           1|
    |ap_return                      |  select  |      0|  0|  14|           1|          14|
    |deleted_ones_fu_170_p3         |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_190_p3        |  select  |      0|  0|   2|           1|           1|
    |p_Val2_6_fu_255_p3             |  select  |      0|  0|  15|           1|          15|
    |p_Val2_6_mux_fu_248_p3         |  select  |      0|  0|  14|           1|          13|
    |p_not_fu_195_p2                |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_158_p2                 |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_103_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp1_fu_221_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_8_fu_206_p2                |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 114|          39|          82|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Range1_all_ones_reg_324      |   1|   0|    1|          0|
    |Range1_all_zeros_reg_329     |   1|   0|    1|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |brmerge114_demorgan_reg_340  |   1|   0|    1|          0|
    |carry_2_reg_314              |   1|   0|    1|          0|
    |p_Result_8_reg_319           |   1|   0|    1|          0|
    |p_Result_s_reg_297           |   1|   0|    1|          0|
    |p_Val2_4_reg_308             |  14|   0|   14|          0|
    |phitmp_demorgan_reg_334      |   1|   0|    1|          0|
    |r_V_2_reg_288                |  28|   0|   28|          0|
    |tmp_25_reg_303               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  55|   0|   55|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    product   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    product   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    product   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    product   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    product   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    product   | return value |
|ap_return  | out |   14| ap_ctrl_hs |    product   | return value |
|a_V        |  in |   14|   ap_none  |      a_V     |    scalar    |
|w_V        |  in |   14|   ap_none  |      w_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

