# RTL design using Verilog with SKY130 Technology 
![Verilog-flyer](https://user-images.githubusercontent.com/100710081/165515835-c9e707e7-cc42-4439-8f95-81b94bb8a397.png)
# *Index*
- [RTL design using Verilog with SKY130 Technology]
- [Day 1: Introduction to Verilog RTL Design and Synthesis]
