Version 4
SHEET 1 908 680
WIRE -176 -176 -208 -176
WIRE -48 -176 -176 -176
WIRE -208 -96 -208 -176
WIRE -208 -96 -240 -96
WIRE -176 -64 -176 -176
WIRE -176 -64 -240 -64
WIRE -384 -48 -512 -48
WIRE -304 -48 -384 -48
WIRE -48 0 -48 -176
WIRE -240 16 -240 0
WIRE -512 32 -512 -48
WIRE -240 32 -240 16
WIRE -288 112 -512 112
WIRE -288 224 -288 112
WIRE -288 224 -320 224
WIRE -240 224 -240 112
WIRE -240 224 -288 224
WIRE -48 224 -48 80
WIRE -48 224 -240 224
FLAG -320 224 0
FLAG -384 -48 Vin
FLAG -240 16 Vout
SYMBOL voltage -512 16 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 3 24 44 Left 2
SYMATTR Value 1.34
SYMATTR InstName V1
SYMBOL res -256 16 R0
SYMATTR InstName R1
SYMATTR Value 4310
SYMBOL voltage -48 -16 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V2
SYMATTR Value 5
SYMBOL ALD1102 -304 -96 R0
SYMATTR InstName M1
TEXT -544 528 Left 2 !.lib C:\\Users\\CheeLoong\\Github\\ElectricalEngineering\\LTSpice\\ECE331\\Lab1\\ECE331_354.lib
TEXT -544 552 Left 2 !;tran 0 0.3 0.2 0.00001
TEXT -576 264 Left 2 !;op
TEXT -424 296 Left 2 !.dc V1 0 5 0.01
