#ifndef CSR_DEFS_H
#define CSR_DEFS_H

// ------------------------------------------------------------
// Custom implementation-defined CSRs
// ------------------------------------------------------------

#define CSR_MCYCLE         0xB00u //Bottom 32-bits storing number of cycles
#define CSR_MCYCLEH        0xB80u //Top 32-bits storing number of cycles
#define CSR_MINSTRET       0xB02u //Bottom 32-bits storing number of instructions retired
#define CSR_MINSTRETH      0xB82u //Top 32-bits storing number of instructions retired
#define CSR_MSTATUS        0x300u //machine status register (currently only used for testing)
#define CSR_MTEST_STATUS   0x7C0u //Custom Register for handelling test success/failure in simulation
#define CSR_MDBG           0x7C2u //Custom register for holding debug info during testing

// ------------------------------------------------------------
//  inline access helpers (generic)
// ------------------------------------------------------------
#define read_csr(reg) ({ unsigned int __tmp; \
    asm volatile ("csrr %0, %1" : "=r"(__tmp) : "i"(reg)); \
    __tmp; })

#define write_csr(reg, val) \
    asm volatile ("csrw %0, %1" :: "i"(reg), "r"(val))

#endif // CSR_DEFS_H