<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4042" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4042{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4042{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4042{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4042{left:76px;bottom:1043px;letter-spacing:-0.12px;}
#t5_4042{left:173px;bottom:1043px;letter-spacing:-0.1px;}
#t6_4042{left:186px;bottom:1022px;letter-spacing:-0.12px;}
#t7_4042{left:186px;bottom:1005px;letter-spacing:-0.12px;}
#t8_4042{left:186px;bottom:988px;letter-spacing:-0.12px;}
#t9_4042{left:186px;bottom:972px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ta_4042{left:76px;bottom:949px;letter-spacing:-0.11px;}
#tb_4042{left:173px;bottom:949px;letter-spacing:-0.12px;}
#tc_4042{left:84px;bottom:878px;letter-spacing:0.12px;word-spacing:0.02px;}
#td_4042{left:180px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.02px;}
#te_4042{left:430px;bottom:860px;letter-spacing:0.17px;}
#tf_4042{left:76px;bottom:840px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tg_4042{left:173px;bottom:840px;letter-spacing:-0.14px;}
#th_4042{left:76px;bottom:817px;letter-spacing:-0.11px;}
#ti_4042{left:173px;bottom:817px;letter-spacing:-0.12px;}
#tj_4042{left:76px;bottom:794px;letter-spacing:-0.1px;}
#tk_4042{left:173px;bottom:794px;letter-spacing:-0.12px;}
#tl_4042{left:185px;bottom:773px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tm_4042{left:185px;bottom:756px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tn_4042{left:185px;bottom:739px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_4042{left:185px;bottom:723px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tp_4042{left:185px;bottom:706px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tq_4042{left:185px;bottom:689px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tr_4042{left:185px;bottom:672px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ts_4042{left:185px;bottom:655px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_4042{left:185px;bottom:639px;letter-spacing:-0.12px;}
#tu_4042{left:76px;bottom:616px;letter-spacing:-0.12px;}
#tv_4042{left:173px;bottom:616px;letter-spacing:-0.12px;}
#tw_4042{left:76px;bottom:593px;letter-spacing:-0.15px;}
#tx_4042{left:173px;bottom:593px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ty_4042{left:185px;bottom:571px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tz_4042{left:185px;bottom:554px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t10_4042{left:185px;bottom:538px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t11_4042{left:173px;bottom:516px;letter-spacing:-0.11px;}
#t12_4042{left:76px;bottom:493px;letter-spacing:-0.14px;}
#t13_4042{left:173px;bottom:493px;letter-spacing:-0.12px;}
#t14_4042{left:84px;bottom:420px;letter-spacing:0.13px;word-spacing:0.02px;}
#t15_4042{left:179px;bottom:420px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t16_4042{left:350px;bottom:402px;letter-spacing:0.15px;word-spacing:-0.02px;}
#t17_4042{left:77px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t18_4042{left:174px;bottom:382px;letter-spacing:-0.13px;}
#t19_4042{left:77px;bottom:359px;letter-spacing:-0.1px;}
#t1a_4042{left:174px;bottom:359px;letter-spacing:-0.11px;}
#t1b_4042{left:186px;bottom:338px;letter-spacing:-0.11px;}
#t1c_4042{left:186px;bottom:321px;letter-spacing:-0.11px;}
#t1d_4042{left:186px;bottom:304px;letter-spacing:-0.11px;}
#t1e_4042{left:186px;bottom:287px;letter-spacing:-0.11px;}
#t1f_4042{left:174px;bottom:266px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1g_4042{left:77px;bottom:243px;letter-spacing:-0.11px;}
#t1h_4042{left:174px;bottom:243px;letter-spacing:-0.12px;}
#t1i_4042{left:77px;bottom:220px;letter-spacing:-0.11px;}
#t1j_4042{left:174px;bottom:220px;letter-spacing:-0.11px;}
#t1k_4042{left:186px;bottom:199px;letter-spacing:-0.11px;}
#t1l_4042{left:186px;bottom:182px;letter-spacing:-0.11px;}
#t1m_4042{left:186px;bottom:165px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1n_4042{left:174px;bottom:144px;letter-spacing:-0.11px;}
#t1o_4042{left:77px;bottom:121px;letter-spacing:-0.19px;}
#t1p_4042{left:174px;bottom:121px;letter-spacing:-0.11px;}
#t1q_4042{left:77px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1r_4042{left:172px;bottom:1086px;letter-spacing:0.12px;}
#t1s_4042{left:76px;bottom:1066px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1t_4042{left:173px;bottom:1066px;letter-spacing:-0.14px;}

.s1_4042{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4042{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4042{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4042{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4042{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4042" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4042Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4042" style="-webkit-user-select: none;"><object width="935" height="1210" data="4042/4042.svg" type="image/svg+xml" id="pdf4042" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4042" class="t s1_4042">28-20 </span><span id="t2_4042" class="t s1_4042">Vol. 3C </span>
<span id="t3_4042" class="t s2_4042">VM EXITS </span>
<span id="t4_4042" class="t s3_4042">29:28 </span><span id="t5_4042" class="t s3_4042">Instruction identity: </span>
<span id="t6_4042" class="t s3_4042">0: SLDT </span>
<span id="t7_4042" class="t s3_4042">1: STR </span>
<span id="t8_4042" class="t s3_4042">2: LLDT </span>
<span id="t9_4042" class="t s3_4042">3: LTR </span>
<span id="ta_4042" class="t s3_4042">31:30 </span><span id="tb_4042" class="t s3_4042">Undefined. </span>
<span id="tc_4042" class="t s4_4042">Table 28-12. </span><span id="td_4042" class="t s4_4042">Format of the VM-Exit Instruction-Information Field as Used for RDRAND, RDSEED, TPAUSE, and </span>
<span id="te_4042" class="t s4_4042">UMWAIT </span>
<span id="tf_4042" class="t s5_4042">Bit Position(s) </span><span id="tg_4042" class="t s5_4042">Content </span>
<span id="th_4042" class="t s3_4042">2:0 </span><span id="ti_4042" class="t s3_4042">Undefined. </span>
<span id="tj_4042" class="t s3_4042">6:3 </span><span id="tk_4042" class="t s3_4042">Operand register (destination for RDRAND and RDSEED; source for TPAUSE and UMWAIT): </span>
<span id="tl_4042" class="t s3_4042">0 = RAX </span>
<span id="tm_4042" class="t s3_4042">1 = RCX </span>
<span id="tn_4042" class="t s3_4042">2 = RDX </span>
<span id="to_4042" class="t s3_4042">3 = RBX </span>
<span id="tp_4042" class="t s3_4042">4 = RSP </span>
<span id="tq_4042" class="t s3_4042">5 = RBP </span>
<span id="tr_4042" class="t s3_4042">6 = RSI </span>
<span id="ts_4042" class="t s3_4042">7 = RDI </span>
<span id="tt_4042" class="t s3_4042">8–15 represent R8–R15, respectively (used only on processors that support Intel 64 architecture) </span>
<span id="tu_4042" class="t s3_4042">10:7 </span><span id="tv_4042" class="t s3_4042">Undefined. </span>
<span id="tw_4042" class="t s3_4042">12:11 </span><span id="tx_4042" class="t s3_4042">Operand size: </span>
<span id="ty_4042" class="t s3_4042">0: 16-bit </span>
<span id="tz_4042" class="t s3_4042">1: 32-bit </span>
<span id="t10_4042" class="t s3_4042">2: 64-bit </span>
<span id="t11_4042" class="t s3_4042">The value 3 is not used. </span>
<span id="t12_4042" class="t s3_4042">31:13 </span><span id="t13_4042" class="t s3_4042">Undefined. </span>
<span id="t14_4042" class="t s4_4042">Table 28-13. </span><span id="t15_4042" class="t s4_4042">Format of the VM-Exit Instruction-Information Field as Used for VMCLEAR, VMPTRLD, VMPTRST, </span>
<span id="t16_4042" class="t s4_4042">VMXON, XRSTORS, and XSAVES </span>
<span id="t17_4042" class="t s5_4042">Bit Position(s) </span><span id="t18_4042" class="t s5_4042">Content </span>
<span id="t19_4042" class="t s3_4042">1:0 </span><span id="t1a_4042" class="t s3_4042">Scaling: </span>
<span id="t1b_4042" class="t s3_4042">0: no scaling </span>
<span id="t1c_4042" class="t s3_4042">1: scale by 2 </span>
<span id="t1d_4042" class="t s3_4042">2: scale by 4 </span>
<span id="t1e_4042" class="t s3_4042">3: scale by 8 (used only on processors that support Intel 64 architecture) </span>
<span id="t1f_4042" class="t s3_4042">Undefined for instructions with no index register (bit 22 is set). </span>
<span id="t1g_4042" class="t s3_4042">6:2 </span><span id="t1h_4042" class="t s3_4042">Undefined. </span>
<span id="t1i_4042" class="t s3_4042">9:7 </span><span id="t1j_4042" class="t s3_4042">Address size: </span>
<span id="t1k_4042" class="t s3_4042">0: 16-bit </span>
<span id="t1l_4042" class="t s3_4042">1: 32-bit </span>
<span id="t1m_4042" class="t s3_4042">2: 64-bit (used only on processors that support Intel 64 architecture) </span>
<span id="t1n_4042" class="t s3_4042">Other values not used. </span>
<span id="t1o_4042" class="t s3_4042">10 </span><span id="t1p_4042" class="t s3_4042">Cleared to 0. </span>
<span id="t1q_4042" class="t s4_4042">Table 28-11. </span><span id="t1r_4042" class="t s4_4042">Format of the VM-Exit Instruction-Information Field as Used for LLDT, LTR, SLDT, and STR (Contd.) </span>
<span id="t1s_4042" class="t s5_4042">Bit Position(s) </span><span id="t1t_4042" class="t s5_4042">Content </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
