# Reading E:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do MatrixMultiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit {E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:36 on Jun 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit" E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v 
# -- Compiling module microcode
# 
# Top level modules:
# 	microcode
# End time: 13:00:36 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches {E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_microcode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:36 on Jun 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches" E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_microcode.v 
# -- Compiling module tb_microcode
# 
# Top level modules:
# 	tb_microcode
# End time: 13:00:36 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_microcode
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_microcode 
# Start time: 13:00:36 on Jun 10,2021
# Loading work.tb_microcode
# Loading work.microcode
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 13:34:57 on Jun 10,2021, Elapsed time: 0:34:21
# Errors: 0, Warnings: 0
