{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608995821799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608995821799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 00:17:01 2020 " "Processing started: Sun Dec 27 00:17:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608995821799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608995821799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608995821799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1608995822169 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(40) " "Verilog HDL warning at register_file.v(40): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/register_file.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822218 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(85) " "Verilog HDL warning at register_file.v(85): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/register_file.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822218 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(96) " "Verilog HDL warning at register_file.v(96): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/register_file.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608995822219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608995822222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.v 1 1 " "Found 1 design units, including 1 entities, in source file rotator.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotator " "Found entity 1: rotator" {  } { { "rotator.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/rotator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608995822224 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUL16x16.v(23) " "Verilog HDL warning at MUL16x16.v(23): extended using \"x\" or \"z\"" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822226 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUL16x16.v(42) " "Verilog HDL warning at MUL16x16.v(42): extended using \"x\" or \"z\"" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul16x16.v 7 7 " "Found 7 design units, including 7 entities, in source file mul16x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 BOOTH " "Found entity 1: BOOTH" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822227 ""} { "Info" "ISGN_ENTITY_NAME" "2 PPGen " "Found entity 2: PPGen" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822227 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUL16x16 " "Found entity 3: MUL16x16" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822227 ""} { "Info" "ISGN_ENTITY_NAME" "4 CSA " "Found entity 4: CSA" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822227 ""} { "Info" "ISGN_ENTITY_NAME" "5 CSA_HA " "Found entity 5: CSA_HA" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822227 ""} { "Info" "ISGN_ENTITY_NAME" "6 FA " "Found entity 6: FA" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822227 ""} { "Info" "ISGN_ENTITY_NAME" "7 HA " "Found entity 7: HA" {  } { { "MUL16x16.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608995822227 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_tb.v(66) " "Verilog HDL warning at alu_tb.v(66): extended using \"x\" or \"z\"" {  } { { "alu_tb.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu_tb.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608995822230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(65) " "Verilog HDL warning at alu.v(65): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822232 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608995822232 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADD alu_tb.v 2 cpu.v(2) " "Verilog HDL macro warning at cpu.v(2): overriding existing definition for macro \"ADD\", which was defined in \"alu_tb.v\", line 2" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1608995822234 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SHL alu_tb.v 10 cpu.v(8) " "Verilog HDL macro warning at cpu.v(8): overriding existing definition for macro \"SHL\", which was defined in \"alu_tb.v\", line 10" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ASR alu_tb.v 6 cpu.v(12) " "Verilog HDL macro warning at cpu.v(12): overriding existing definition for macro \"ASR\", which was defined in \"alu_tb.v\", line 6" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AND alu_tb.v 13 cpu.v(18) " "Verilog HDL macro warning at cpu.v(18): overriding existing definition for macro \"AND\", which was defined in \"alu_tb.v\", line 13" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OR alu_tb.v 14 cpu.v(20) " "Verilog HDL macro warning at cpu.v(20): overriding existing definition for macro \"OR\", which was defined in \"alu_tb.v\", line 14" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOT alu_tb.v 16 cpu.v(22) " "Verilog HDL macro warning at cpu.v(22): overriding existing definition for macro \"NOT\", which was defined in \"alu_tb.v\", line 16" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUL alu_tb.v 3 cpu.v(23) " "Verilog HDL macro warning at cpu.v(23): overriding existing definition for macro \"MUL\", which was defined in \"alu_tb.v\", line 3" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(71) " "Verilog HDL warning at cpu.v(71): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(112) " "Verilog HDL warning at cpu.v(112): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(113) " "Verilog HDL warning at cpu.v(113): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(114) " "Verilog HDL warning at cpu.v(114): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(115) " "Verilog HDL warning at cpu.v(115): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(116) " "Verilog HDL warning at cpu.v(116): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(117) " "Verilog HDL warning at cpu.v(117): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(118) " "Verilog HDL warning at cpu.v(118): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(119) " "Verilog HDL warning at cpu.v(119): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(120) " "Verilog HDL warning at cpu.v(120): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(121) " "Verilog HDL warning at cpu.v(121): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(122) " "Verilog HDL warning at cpu.v(122): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(123) " "Verilog HDL warning at cpu.v(123): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(124) " "Verilog HDL warning at cpu.v(124): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(125) " "Verilog HDL warning at cpu.v(125): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(126) " "Verilog HDL warning at cpu.v(126): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(127) " "Verilog HDL warning at cpu.v(127): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(128) " "Verilog HDL warning at cpu.v(128): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(129) " "Verilog HDL warning at cpu.v(129): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(130) " "Verilog HDL warning at cpu.v(130): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(131) " "Verilog HDL warning at cpu.v(131): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(132) " "Verilog HDL warning at cpu.v(132): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(133) " "Verilog HDL warning at cpu.v(133): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(134) " "Verilog HDL warning at cpu.v(134): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(135) " "Verilog HDL warning at cpu.v(135): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608995822236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822237 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822237 ""} { "Info" "ISGN_ENTITY_NAME" "3 memory " "Found entity 3: memory" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608995822237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608995822239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608995822278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NZCV cpu.v(34) " "Verilog HDL or VHDL warning at cpu.v(34): object \"NZCV\" assigned a value but never read" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1608995822279 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(53) " "Verilog HDL assignment warning at cpu.v(53): truncated value with size 32 to match size of target (16)" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608995822279 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc cpu.v(51) " "Verilog HDL Always Construct warning at cpu.v(51): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608995822280 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] cpu.v(51) " "Inferred latch for \"pc\[0\]\" at cpu.v(51)" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608995822282 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:imem " "Elaborating entity \"memory\" for hierarchy \"memory:imem\"" {  } { { "cpu.v" "imem" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822297 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem cpu.v(147) " "Verilog HDL warning at cpu.v(147): object mem used but never assigned" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 147 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1608995822385 "|cpu|memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:idec " "Elaborating entity \"decoder\" for hierarchy \"decoder:idec\"" {  } { { "cpu.v" "idec" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822664 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode cpu.v(110) " "Verilog HDL Always Construct warning at cpu.v(110): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608995822664 "|cpu|decoder:idec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:ireg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:ireg_file\"" {  } { { "cpu.v" "ireg_file" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ialu " "Elaborating entity \"alu\" for hierarchy \"alu:ialu\"" {  } { { "cpu.v" "ialu" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822684 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xor16b alu.v(30) " "Verilog HDL or VHDL warning at alu.v(30): object \"xor16b\" assigned a value but never read" {  } { { "alu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1608995822684 "|cpu|alu:ialu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter alu:ialu\|shifter:shifter0 " "Elaborating entity \"shifter\" for hierarchy \"alu:ialu\|shifter:shifter0\"" {  } { { "alu.v" "shifter0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotator alu:ialu\|rotator:rotator0 " "Elaborating entity \"rotator\" for hierarchy \"alu:ialu\|rotator:rotator0\"" {  } { { "alu.v" "rotator0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL16x16 alu:ialu\|MUL16x16:mul0 " "Elaborating entity \"MUL16x16\" for hierarchy \"alu:ialu\|MUL16x16:mul0\"" {  } { { "alu.v" "mul0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOOTH alu:ialu\|MUL16x16:mul0\|BOOTH:booth0 " "Elaborating entity \"BOOTH\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|BOOTH:booth0\"" {  } { { "MUL16x16.v" "booth0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPGen alu:ialu\|MUL16x16:mul0\|PPGen:ppgen0 " "Elaborating entity \"PPGen\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|PPGen:ppgen0\"" {  } { { "MUL16x16.v" "ppgen0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA alu:ialu\|MUL16x16:mul0\|CSA:CSA0 " "Elaborating entity \"CSA\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|CSA:CSA0\"" {  } { { "MUL16x16.v" "CSA0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA alu:ialu\|MUL16x16:mul0\|CSA:CSA0\|FA:fadd20 " "Elaborating entity \"FA\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|CSA:CSA0\|FA:fadd20\"" {  } { { "MUL16x16.v" "fadd20" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_HA alu:ialu\|MUL16x16:mul0\|CSA_HA:CSAHA " "Elaborating entity \"CSA_HA\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|CSA_HA:CSAHA\"" {  } { { "MUL16x16.v" "CSAHA" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA alu:ialu\|MUL16x16:mul0\|CSA_HA:CSAHA\|HA:hadd17 " "Elaborating entity \"HA\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|CSA_HA:CSAHA\|HA:hadd17\"" {  } { { "MUL16x16.v" "hadd17" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kogge32b.v 4 4 " "Using design file kogge32b.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kogge32b " "Found entity 1: Kogge32b" {  } { { "kogge32b.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/kogge32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822833 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_cell " "Found entity 2: input_cell" {  } { { "kogge32b.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/kogge32b.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822833 ""} { "Info" "ISGN_ENTITY_NAME" "3 black_cell " "Found entity 3: black_cell" {  } { { "kogge32b.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/kogge32b.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822833 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_eval_cell " "Found entity 4: carry_eval_cell" {  } { { "kogge32b.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/kogge32b.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608995822833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608995822833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kogge32b alu:ialu\|MUL16x16:mul0\|Kogge32b:ksa32 " "Elaborating entity \"Kogge32b\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|Kogge32b:ksa32\"" {  } { { "MUL16x16.v" "ksa32" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/MUL16x16.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_cell alu:ialu\|MUL16x16:mul0\|Kogge32b:ksa32\|input_cell:level_Z0 " "Elaborating entity \"input_cell\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|Kogge32b:ksa32\|input_cell:level_Z0\"" {  } { { "Kogge32b.v" "level_Z0" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/Kogge32b.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_cell alu:ialu\|MUL16x16:mul0\|Kogge32b:ksa32\|black_cell:level_0A " "Elaborating entity \"black_cell\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|Kogge32b:ksa32\|black_cell:level_0A\"" {  } { { "Kogge32b.v" "level_0A" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/Kogge32b.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_eval_cell alu:ialu\|MUL16x16:mul0\|Kogge32b:ksa32\|carry_eval_cell:c1 " "Elaborating entity \"carry_eval_cell\" for hierarchy \"alu:ialu\|MUL16x16:mul0\|Kogge32b:ksa32\|carry_eval_cell:c1\"" {  } { { "Kogge32b.v" "c1" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/Kogge32b.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:ialu\|adder:iadder " "Elaborating entity \"adder\" for hierarchy \"alu:ialu\|adder:iadder\"" {  } { { "alu.v" "iadder" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/alu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608995822964 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1608995823427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/output_files/cpu.map.smsg " "Generated suppressed messages file D:/Project/2020-2/DigitalSystem/Quartus/Lab10/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608995823572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608995823715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608995823715 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608995823760 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nRESET " "No output dependent on input pin \"nRESET\"" {  } { { "cpu.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab10/cpu.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608995823760 "|cpu|nRESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1608995823760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608995823760 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608995823760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608995823760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608995823801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 00:17:03 2020 " "Processing ended: Sun Dec 27 00:17:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608995823801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608995823801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608995823801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608995823801 ""}
