(kicad_pcb (version 20171130) (host pcbnew "(5.1.2-1)-1")

  (general
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 7)
    (nets 77)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.051)
    (solder_mask_min_width 0.25)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 +3V3)
  (net 2 GND)
  (net 3 "/Power Supplies/VCC_RAM_EN")
  (net 4 "Net-(U1-Pad4)")
  (net 5 +1V8)
  (net 6 "/Power Supplies/VCCIO_EN")
  (net 7 "Net-(U2-Pad5)")
  (net 8 +5V)
  (net 9 +2V5)
  (net 10 "/Power Supplies/V_FPGA_EN")
  (net 11 +1V1)
  (net 12 "Net-(U3-Pad4)")
  (net 13 "Net-(U4-Pad4)")
  (net 14 "Net-(U5-Pad1)")
  (net 15 "Net-(U5-Pad2)")
  (net 16 "Net-(U5-Pad9)")
  (net 17 "Net-(U5-Pad10)")
  (net 18 "Net-(U5-Pad11)")
  (net 19 "Net-(U5-Pad12)")
  (net 20 "Net-(U5-Pad13)")
  (net 21 "Net-(U5-Pad14)")
  (net 22 "Net-(U5-Pad15)")
  (net 23 "Net-(U5-Pad16)")
  (net 24 "Net-(U5-Pad19)")
  (net 25 "Net-(U5-Pad20)")
  (net 26 "Net-(U5-Pad21)")
  (net 27 "Net-(U5-Pad22)")
  (net 28 "Net-(U5-Pad23)")
  (net 29 "Net-(U5-Pad24)")
  (net 30 "Net-(U5-Pad25)")
  (net 31 "Net-(U5-Pad26)")
  (net 32 "Net-(U5-Pad27)")
  (net 33 "Net-(U5-Pad28)")
  (net 34 "Net-(U5-Pad29)")
  (net 35 "Net-(U5-Pad30)")
  (net 36 "Net-(U5-Pad31)")
  (net 37 "Net-(U5-Pad32)")
  (net 38 "Net-(U5-Pad37)")
  (net 39 "Net-(U5-Pad38)")
  (net 40 "Net-(U5-Pad39)")
  (net 41 "Net-(U5-Pad41)")
  (net 42 "Net-(U5-Pad45)")
  (net 43 "Net-(U5-Pad46)")
  (net 44 "Net-(U5-Pad47)")
  (net 45 "Net-(U5-Pad48)")
  (net 46 "/FPGA Configuration and Dev Features/D1")
  (net 47 "/FPGA Configuration and Dev Features/D2")
  (net 48 "/FPGA Configuration and Dev Features/D0")
  (net 49 "/FPGA Configuration and Dev Features/SPI_CLK")
  (net 50 "/FPGA Configuration and Dev Features/D3")
  (net 51 "Net-(IC1-PadM8)")
  (net 52 "Net-(IC1-PadM9)")
  (net 53 "Net-(IC1-PadP7)")
  (net 54 "Net-(IC1-PadP8)")
  (net 55 "Net-(IC1-PadR6)")
  (net 56 "Net-(IC1-PadR7)")
  (net 57 "Net-(IC1-PadR8)")
  (net 58 "Net-(IC1-PadT6)")
  (net 59 "/FPGA Configuration and Dev Features/FPGA_TDO")
  (net 60 "/FPGA Configuration and Dev Features/~CS_DI")
  (net 61 "/FPGA Configuration and Dev Features/FPGA_CFG0")
  (net 62 "/FPGA Configuration and Dev Features/FPGA_DONE")
  (net 63 "/FPGA Configuration and Dev Features/FPGA_CFG1")
  (net 64 "/FPGA Configuration and Dev Features/~FPGA_PROGRAM")
  (net 65 "/FPGA Configuration and Dev Features/FPGA_CFG2")
  (net 66 "/FPGA Configuration and Dev Features/FPGA_TDI")
  (net 67 "/FPGA Configuration and Dev Features/~FPGA_INIT")
  (net 68 "/FPGA Configuration and Dev Features/TCK")
  (net 69 "/FPGA Configuration and Dev Features/TMS")
  (net 70 "/FPGA Configuration and Dev Features/RAIL_MONITOR_0")
  (net 71 "/FPGA Configuration and Dev Features/RAIL_MONITOR_1")
  (net 72 "/FPGA Configuration and Dev Features/RAIL_MONITOR_2")
  (net 73 "/FPGA Configuration and Dev Features/RAIL_MONITOR_3")
  (net 74 "/FPGA Configuration and Dev Features/SIDEBAND_D-")
  (net 75 "/FPGA Configuration and Dev Features/SIDEBAND_D+")
  (net 76 "/FPGA Configuration and Dev Features/UC_RESET")

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +1V1)
    (add_net +1V8)
    (add_net +2V5)
    (add_net +3V3)
    (add_net +5V)
    (add_net "/FPGA Configuration and Dev Features/D0")
    (add_net "/FPGA Configuration and Dev Features/D1")
    (add_net "/FPGA Configuration and Dev Features/D2")
    (add_net "/FPGA Configuration and Dev Features/D3")
    (add_net "/FPGA Configuration and Dev Features/FPGA_CFG0")
    (add_net "/FPGA Configuration and Dev Features/FPGA_CFG1")
    (add_net "/FPGA Configuration and Dev Features/FPGA_CFG2")
    (add_net "/FPGA Configuration and Dev Features/FPGA_DONE")
    (add_net "/FPGA Configuration and Dev Features/FPGA_TDI")
    (add_net "/FPGA Configuration and Dev Features/FPGA_TDO")
    (add_net "/FPGA Configuration and Dev Features/RAIL_MONITOR_0")
    (add_net "/FPGA Configuration and Dev Features/RAIL_MONITOR_1")
    (add_net "/FPGA Configuration and Dev Features/RAIL_MONITOR_2")
    (add_net "/FPGA Configuration and Dev Features/RAIL_MONITOR_3")
    (add_net "/FPGA Configuration and Dev Features/SIDEBAND_D+")
    (add_net "/FPGA Configuration and Dev Features/SIDEBAND_D-")
    (add_net "/FPGA Configuration and Dev Features/SPI_CLK")
    (add_net "/FPGA Configuration and Dev Features/TCK")
    (add_net "/FPGA Configuration and Dev Features/TMS")
    (add_net "/FPGA Configuration and Dev Features/UC_RESET")
    (add_net "/FPGA Configuration and Dev Features/~CS_DI")
    (add_net "/FPGA Configuration and Dev Features/~FPGA_INIT")
    (add_net "/FPGA Configuration and Dev Features/~FPGA_PROGRAM")
    (add_net "/Power Supplies/VCCIO_EN")
    (add_net "/Power Supplies/VCC_RAM_EN")
    (add_net "/Power Supplies/V_FPGA_EN")
    (add_net GND)
    (add_net "Net-(IC1-PadM8)")
    (add_net "Net-(IC1-PadM9)")
    (add_net "Net-(IC1-PadP7)")
    (add_net "Net-(IC1-PadP8)")
    (add_net "Net-(IC1-PadR6)")
    (add_net "Net-(IC1-PadR7)")
    (add_net "Net-(IC1-PadR8)")
    (add_net "Net-(IC1-PadT6)")
    (add_net "Net-(U1-Pad4)")
    (add_net "Net-(U2-Pad5)")
    (add_net "Net-(U3-Pad4)")
    (add_net "Net-(U4-Pad4)")
    (add_net "Net-(U5-Pad1)")
    (add_net "Net-(U5-Pad10)")
    (add_net "Net-(U5-Pad11)")
    (add_net "Net-(U5-Pad12)")
    (add_net "Net-(U5-Pad13)")
    (add_net "Net-(U5-Pad14)")
    (add_net "Net-(U5-Pad15)")
    (add_net "Net-(U5-Pad16)")
    (add_net "Net-(U5-Pad19)")
    (add_net "Net-(U5-Pad2)")
    (add_net "Net-(U5-Pad20)")
    (add_net "Net-(U5-Pad21)")
    (add_net "Net-(U5-Pad22)")
    (add_net "Net-(U5-Pad23)")
    (add_net "Net-(U5-Pad24)")
    (add_net "Net-(U5-Pad25)")
    (add_net "Net-(U5-Pad26)")
    (add_net "Net-(U5-Pad27)")
    (add_net "Net-(U5-Pad28)")
    (add_net "Net-(U5-Pad29)")
    (add_net "Net-(U5-Pad30)")
    (add_net "Net-(U5-Pad31)")
    (add_net "Net-(U5-Pad32)")
    (add_net "Net-(U5-Pad37)")
    (add_net "Net-(U5-Pad38)")
    (add_net "Net-(U5-Pad39)")
    (add_net "Net-(U5-Pad41)")
    (add_net "Net-(U5-Pad45)")
    (add_net "Net-(U5-Pad46)")
    (add_net "Net-(U5-Pad47)")
    (add_net "Net-(U5-Pad48)")
    (add_net "Net-(U5-Pad9)")
  )

  (module luna:lattice_cabga256 (layer F.Cu) (tedit 5D3749C0) (tstamp 5DACFBCD)
    (at 149.479 99.441)
    (descr "256-Ball caBGA")
    (tags "Integrated Circuit")
    (path /5DA7BAF4/5DA7C210)
    (attr smd)
    (fp_text reference IC1 (at 0 0) (layer F.SilkS)
      (effects (font (size 1.27 1.27) (thickness 0.254)))
    )
    (fp_text value ECP5-BGA256 (at 0 0) (layer F.SilkS) hide
      (effects (font (size 1.27 1.27) (thickness 0.254)))
    )
    (fp_line (start -8 -8) (end 8 -8) (layer Dwgs.User) (width 0.05))
    (fp_line (start 8 -8) (end 8 8) (layer Dwgs.User) (width 0.05))
    (fp_line (start 8 8) (end -8 8) (layer Dwgs.User) (width 0.05))
    (fp_line (start -8 8) (end -8 -8) (layer Dwgs.User) (width 0.05))
    (fp_line (start -7 -7) (end 7 -7) (layer Dwgs.User) (width 0.1))
    (fp_line (start 7 -7) (end 7 7) (layer Dwgs.User) (width 0.1))
    (fp_line (start 7 7) (end -7 7) (layer Dwgs.User) (width 0.1))
    (fp_line (start -7 7) (end -7 -7) (layer Dwgs.User) (width 0.1))
    (fp_line (start -7 -3.5) (end -3.5 -7) (layer Dwgs.User) (width 0.1))
    (fp_line (start -6 -7) (end 7 -7) (layer F.SilkS) (width 0.2))
    (fp_line (start 7 -7) (end 7 7) (layer F.SilkS) (width 0.2))
    (fp_line (start 7 7) (end -7 7) (layer F.SilkS) (width 0.2))
    (fp_line (start -7 7) (end -7 -6) (layer F.SilkS) (width 0.2))
    (fp_line (start -7 -6) (end -6 -7) (layer F.SilkS) (width 0.2))
    (fp_circle (center -7 -7) (end -7 -6.9) (layer F.SilkS) (width 0.2))
    (pad A1 smd circle (at -6 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad A2 smd circle (at -5.2 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A3 smd circle (at -4.4 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A4 smd circle (at -3.6 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A5 smd circle (at -2.8 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A6 smd circle (at -2 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A7 smd circle (at -1.2 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A8 smd circle (at -0.4 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A9 smd circle (at 0.4 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A10 smd circle (at 1.2 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A11 smd circle (at 2 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A12 smd circle (at 2.8 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A13 smd circle (at 3.6 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A14 smd circle (at 4.4 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A15 smd circle (at 5.2 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad A16 smd circle (at 6 -6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad B1 smd circle (at -6 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B2 smd circle (at -5.2 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B3 smd circle (at -4.4 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B4 smd circle (at -3.6 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B5 smd circle (at -2.8 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B6 smd circle (at -2 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B7 smd circle (at -1.2 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B8 smd circle (at -0.4 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B9 smd circle (at 0.4 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B10 smd circle (at 1.2 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B11 smd circle (at 2 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B12 smd circle (at 2.8 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B13 smd circle (at 3.6 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B14 smd circle (at 4.4 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B15 smd circle (at 5.2 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad B16 smd circle (at 6 -5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C1 smd circle (at -6 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C2 smd circle (at -5.2 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C3 smd circle (at -4.4 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C4 smd circle (at -3.6 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C5 smd circle (at -2.8 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C6 smd circle (at -2 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C7 smd circle (at -1.2 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C8 smd circle (at -0.4 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C9 smd circle (at 0.4 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C10 smd circle (at 1.2 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C11 smd circle (at 2 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C12 smd circle (at 2.8 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C13 smd circle (at 3.6 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C14 smd circle (at 4.4 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C15 smd circle (at 5.2 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad C16 smd circle (at 6 -4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D1 smd circle (at -6 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D2 smd circle (at -5.2 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad D3 smd circle (at -4.4 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D4 smd circle (at -3.6 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D5 smd circle (at -2.8 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D6 smd circle (at -2 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D7 smd circle (at -1.2 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D8 smd circle (at -0.4 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D9 smd circle (at 0.4 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D10 smd circle (at 1.2 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D11 smd circle (at 2 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D12 smd circle (at 2.8 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D13 smd circle (at 3.6 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D14 smd circle (at 4.4 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad D15 smd circle (at 5.2 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad D16 smd circle (at 6 -3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E1 smd circle (at -6 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E2 smd circle (at -5.2 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E3 smd circle (at -4.4 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E4 smd circle (at -3.6 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E5 smd circle (at -2.8 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E6 smd circle (at -2 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E7 smd circle (at -1.2 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E8 smd circle (at -0.4 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E9 smd circle (at 0.4 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E10 smd circle (at 1.2 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E11 smd circle (at 2 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E12 smd circle (at 2.8 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E13 smd circle (at 3.6 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E14 smd circle (at 4.4 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E15 smd circle (at 5.2 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad E16 smd circle (at 6 -2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F1 smd circle (at -6 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F2 smd circle (at -5.2 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F3 smd circle (at -4.4 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F4 smd circle (at -3.6 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F5 smd circle (at -2.8 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F6 smd circle (at -2 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F7 smd circle (at -1.2 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F8 smd circle (at -0.4 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad F9 smd circle (at 0.4 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad F10 smd circle (at 1.2 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F11 smd circle (at 2 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F12 smd circle (at 2.8 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F13 smd circle (at 3.6 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F14 smd circle (at 4.4 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F15 smd circle (at 5.2 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad F16 smd circle (at 6 -2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G1 smd circle (at -6 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G2 smd circle (at -5.2 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G3 smd circle (at -4.4 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G4 smd circle (at -3.6 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G5 smd circle (at -2.8 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G6 smd circle (at -2 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 11 +1V1))
    (pad G7 smd circle (at -1.2 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 11 +1V1))
    (pad G8 smd circle (at -0.4 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad G9 smd circle (at 0.4 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 11 +1V1))
    (pad G10 smd circle (at 1.2 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad G11 smd circle (at 2 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 9 +2V5))
    (pad G12 smd circle (at 2.8 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G13 smd circle (at 3.6 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G14 smd circle (at 4.4 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G15 smd circle (at 5.2 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad G16 smd circle (at 6 -1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H1 smd circle (at -6 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad H2 smd circle (at -5.2 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H3 smd circle (at -4.4 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H4 smd circle (at -3.6 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H5 smd circle (at -2.8 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H6 smd circle (at -2 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H7 smd circle (at -1.2 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H8 smd circle (at -0.4 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad H9 smd circle (at 0.4 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad H10 smd circle (at 1.2 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad H11 smd circle (at 2 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H12 smd circle (at 2.8 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H13 smd circle (at 3.6 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H14 smd circle (at 4.4 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H15 smd circle (at 5.2 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad H16 smd circle (at 6 -0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad J1 smd circle (at -6 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J2 smd circle (at -5.2 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J3 smd circle (at -4.4 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J4 smd circle (at -3.6 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J5 smd circle (at -2.8 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J6 smd circle (at -2 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J7 smd circle (at -1.2 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J8 smd circle (at -0.4 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad J9 smd circle (at 0.4 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad J10 smd circle (at 1.2 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad J11 smd circle (at 2 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J12 smd circle (at 2.8 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J13 smd circle (at 3.6 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J14 smd circle (at 4.4 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J15 smd circle (at 5.2 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad J16 smd circle (at 6 0.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K1 smd circle (at -6 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K2 smd circle (at -5.2 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K3 smd circle (at -4.4 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K4 smd circle (at -3.6 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K5 smd circle (at -2.8 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K6 smd circle (at -2 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad K7 smd circle (at -1.2 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad K8 smd circle (at -0.4 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad K9 smd circle (at 0.4 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad K10 smd circle (at 1.2 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad K11 smd circle (at 2 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K12 smd circle (at 2.8 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K13 smd circle (at 3.6 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K14 smd circle (at 4.4 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K15 smd circle (at 5.2 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad K16 smd circle (at 6 1.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L1 smd circle (at -6 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L2 smd circle (at -5.2 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L3 smd circle (at -4.4 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L4 smd circle (at -3.6 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L5 smd circle (at -2.8 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L6 smd circle (at -2 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 1 +3V3))
    (pad L7 smd circle (at -1.2 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 9 +2V5))
    (pad L8 smd circle (at -0.4 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 11 +1V1))
    (pad L9 smd circle (at 0.4 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 11 +1V1))
    (pad L10 smd circle (at 1.2 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 11 +1V1))
    (pad L11 smd circle (at 2 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L12 smd circle (at 2.8 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L13 smd circle (at 3.6 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.SilkS F.Mask))
    (pad L14 smd circle (at 4.4 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L15 smd circle (at 5.2 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad L16 smd circle (at 6 2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M1 smd circle (at -6 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M2 smd circle (at -5.2 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M3 smd circle (at -4.4 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M4 smd circle (at -3.6 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M5 smd circle (at -2.8 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M6 smd circle (at -2 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M7 smd circle (at -1.2 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 47 "/FPGA Configuration and Dev Features/D2"))
    (pad M8 smd circle (at -0.4 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 51 "Net-(IC1-PadM8)"))
    (pad M9 smd circle (at 0.4 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 52 "Net-(IC1-PadM9)"))
    (pad M10 smd circle (at 1.2 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 59 "/FPGA Configuration and Dev Features/FPGA_TDO"))
    (pad M11 smd circle (at 2 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M12 smd circle (at 2.8 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M13 smd circle (at 3.6 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M14 smd circle (at 4.4 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M15 smd circle (at 5.2 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad M16 smd circle (at 6 2.8 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N1 smd circle (at -6 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N2 smd circle (at -5.2 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad N3 smd circle (at -4.4 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N4 smd circle (at -3.6 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N5 smd circle (at -2.8 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N6 smd circle (at -2 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N7 smd circle (at -1.2 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 50 "/FPGA Configuration and Dev Features/D3"))
    (pad N8 smd circle (at -0.4 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 60 "/FPGA Configuration and Dev Features/~CS_DI"))
    (pad N9 smd circle (at 0.4 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 49 "/FPGA Configuration and Dev Features/SPI_CLK"))
    (pad N10 smd circle (at 1.2 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 61 "/FPGA Configuration and Dev Features/FPGA_CFG0"))
    (pad N11 smd circle (at 2 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N12 smd circle (at 2.8 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N13 smd circle (at 3.6 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N14 smd circle (at 4.4 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad N15 smd circle (at 5.2 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad N16 smd circle (at 6 3.6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P1 smd circle (at -6 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P2 smd circle (at -5.2 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P3 smd circle (at -4.4 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P4 smd circle (at -3.6 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P5 smd circle (at -2.8 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P6 smd circle (at -2 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P7 smd circle (at -1.2 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 53 "Net-(IC1-PadP7)"))
    (pad P8 smd circle (at -0.4 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 54 "Net-(IC1-PadP8)"))
    (pad P9 smd circle (at 0.4 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 62 "/FPGA Configuration and Dev Features/FPGA_DONE"))
    (pad P10 smd circle (at 1.2 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 63 "/FPGA Configuration and Dev Features/FPGA_CFG1"))
    (pad P11 smd circle (at 2 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P12 smd circle (at 2.8 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P13 smd circle (at 3.6 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P14 smd circle (at 4.4 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P15 smd circle (at 5.2 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad P16 smd circle (at 6 4.4 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R1 smd circle (at -6 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R2 smd circle (at -5.2 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R3 smd circle (at -4.4 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R4 smd circle (at -3.6 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R5 smd circle (at -2.8 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R6 smd circle (at -2 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 55 "Net-(IC1-PadR6)"))
    (pad R7 smd circle (at -1.2 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 56 "Net-(IC1-PadR7)"))
    (pad R8 smd circle (at -0.4 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 57 "Net-(IC1-PadR8)"))
    (pad R9 smd circle (at 0.4 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 64 "/FPGA Configuration and Dev Features/~FPGA_PROGRAM"))
    (pad R10 smd circle (at 1.2 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 65 "/FPGA Configuration and Dev Features/FPGA_CFG2"))
    (pad R11 smd circle (at 2 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 66 "/FPGA Configuration and Dev Features/FPGA_TDI"))
    (pad R12 smd circle (at 2.8 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R13 smd circle (at 3.6 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R14 smd circle (at 4.4 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R15 smd circle (at 5.2 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad R16 smd circle (at 6 5.2 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad T1 smd circle (at -6 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad T2 smd circle (at -5.2 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad T3 smd circle (at -4.4 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad T4 smd circle (at -3.6 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad T5 smd circle (at -2.8 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad T6 smd circle (at -2 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 58 "Net-(IC1-PadT6)"))
    (pad T7 smd circle (at -1.2 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 46 "/FPGA Configuration and Dev Features/D1"))
    (pad T8 smd circle (at -0.4 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 48 "/FPGA Configuration and Dev Features/D0"))
    (pad T9 smd circle (at 0.4 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 67 "/FPGA Configuration and Dev Features/~FPGA_INIT"))
    (pad T10 smd circle (at 1.2 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 68 "/FPGA Configuration and Dev Features/TCK"))
    (pad T11 smd circle (at 2 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 69 "/FPGA Configuration and Dev Features/TMS"))
    (pad T12 smd circle (at 2.8 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad T13 smd circle (at 3.6 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad T14 smd circle (at 4.4 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad T15 smd circle (at 5.2 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask))
    (pad T16 smd circle (at 6 6 90) (size 0.41 0.41) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (model LFE5U-12F-6BG256C.stp
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_TO_SOT_SMD:SOT-23-5 (layer F.Cu) (tedit 5A02FF57) (tstamp 5DACE965)
    (at 189.870001 17.954001)
    (descr "5-pin SOT23 package")
    (tags SOT-23-5)
    (path /5DA7BAF4/5DAC1E40)
    (attr smd)
    (fp_text reference U1 (at 0 -2.9) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MIC5504-1.8YM5 (at 0 2.9) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0 90) (layer F.Fab)
      (effects (font (size 0.5 0.5) (thickness 0.075)))
    )
    (fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.9 -1.8) (end 1.9 -1.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.9 -1.8) (end 1.9 1.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.9 1.8) (end -1.9 1.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.9 1.8) (end -1.9 -1.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
    (fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
    (fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
    (pad 1 smd rect (at -1.1 -0.95) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 1 +3V3))
    (pad 2 smd rect (at -1.1 0) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 3 smd rect (at -1.1 0.95) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supplies/VCC_RAM_EN"))
    (pad 4 smd rect (at 1.1 0.95) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 4 "Net-(U1-Pad4)"))
    (pad 5 smd rect (at 1.1 -0.95) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 5 +1V8))
    (model ${KISYS3DMOD}/Package_TO_SOT_SMD.3dshapes/SOT-23-5.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_DFN_QFN:DFN-6-1EP_1.2x1.2mm_P0.4mm_EP0.3x0.94mm_PullBack (layer F.Cu) (tedit 5B564ADE) (tstamp 5DACE921)
    (at 192.230001 21.654001)
    (descr "DFN, 6 Pin (http://www.onsemi.com/pub/Collateral/NCP133-D.PDF), generated with kicad-footprint-generator ipc_dfn_qfn_generator.py")
    (tags "DFN DFN_QFN")
    (path /5DA7BAF4/5DB545E9)
    (attr smd)
    (fp_text reference U2 (at 0 -1.55) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MIC5528-3.3 (at 0 1.55) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 -0.71) (end 0.6 -0.71) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.6 0.71) (end 0.6 0.71) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.3 -0.6) (end 0.6 -0.6) (layer F.Fab) (width 0.1))
    (fp_line (start 0.6 -0.6) (end 0.6 0.6) (layer F.Fab) (width 0.1))
    (fp_line (start 0.6 0.6) (end -0.6 0.6) (layer F.Fab) (width 0.1))
    (fp_line (start -0.6 0.6) (end -0.6 -0.3) (layer F.Fab) (width 0.1))
    (fp_line (start -0.6 -0.3) (end -0.3 -0.6) (layer F.Fab) (width 0.1))
    (fp_line (start -0.85 -0.85) (end -0.85 0.85) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.85 0.85) (end 0.85 0.85) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.85 0.85) (end 0.85 -0.85) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.85 -0.85) (end -0.85 -0.85) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.3 0.3) (thickness 0.04)))
    )
    (pad 7 smd roundrect (at 0 0) (size 0.3 0.94) (layers F.Cu F.Mask) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at 0 -0.235) (size 0.24 0.38) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at 0 0.235) (size 0.24 0.38) (layers F.Paste) (roundrect_rratio 0.25))
    (pad 1 smd roundrect (at -0.45 -0.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 +3V3))
    (pad 2 smd roundrect (at -0.45 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 +3V3))
    (pad 3 smd roundrect (at -0.45 0.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 2 GND))
    (pad 4 smd roundrect (at 0.45 0.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 6 "/Power Supplies/VCCIO_EN"))
    (pad 5 smd roundrect (at 0.45 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 7 "Net-(U2-Pad5)"))
    (pad 6 smd roundrect (at 0.45 -0.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 8 +5V))
    (model ${KISYS3DMOD}/Package_DFN_QFN.3dshapes/DFN-6-1EP_1.2x1.2mm_P0.4mm_EP0.3x0.94mm_PullBack.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_TO_SOT_SMD:SOT-553 (layer F.Cu) (tedit 5A02FF57) (tstamp 5DACE8A5)
    (at 189.150001 21.904001)
    (descr SOT553)
    (tags SOT-553)
    (path /5DA7BAF4/5DB6F5E4)
    (attr smd)
    (fp_text reference U3 (at 0 -1.7) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value TCR2EF11 (at 0 1.75) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0 90) (layer F.Fab)
      (effects (font (size 0.4 0.4) (thickness 0.0625)))
    )
    (fp_line (start -0.65 -0.5) (end -0.3 -0.85) (layer F.Fab) (width 0.1))
    (fp_line (start 0.65 0.9) (end -0.65 0.9) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.9 -0.9) (end 0.65 -0.9) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.65 -0.5) (end -0.65 0.85) (layer F.Fab) (width 0.1))
    (fp_line (start -0.65 0.85) (end 0.65 0.85) (layer F.Fab) (width 0.1))
    (fp_line (start 0.65 0.85) (end 0.65 -0.85) (layer F.Fab) (width 0.1))
    (fp_line (start 0.65 -0.85) (end -0.3 -0.85) (layer F.Fab) (width 0.1))
    (fp_line (start -1.18 -1.1) (end 1.18 -1.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.18 -1.1) (end -1.18 1.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.18 1.1) (end 1.18 -1.1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.18 1.1) (end -1.18 1.1) (layer F.CrtYd) (width 0.05))
    (pad 1 smd rect (at -0.7 -0.5) (size 0.45 0.3) (layers F.Cu F.Paste F.Mask)
      (net 9 +2V5))
    (pad 3 smd rect (at -0.7 0.5) (size 0.45 0.3) (layers F.Cu F.Paste F.Mask)
      (net 10 "/Power Supplies/V_FPGA_EN"))
    (pad 5 smd rect (at 0.7 -0.5) (size 0.45 0.3) (layers F.Cu F.Paste F.Mask)
      (net 11 +1V1))
    (pad 2 smd rect (at -0.7 0) (size 0.45 0.3) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 4 smd rect (at 0.7 0.5) (size 0.45 0.3) (layers F.Cu F.Paste F.Mask)
      (net 12 "Net-(U3-Pad4)"))
    (model ${KISYS3DMOD}/Package_TO_SOT_SMD.3dshapes/SOT-553.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_TO_SOT_SMD:SOT-23-5 (layer F.Cu) (tedit 5A02FF57) (tstamp 5DACE8E1)
    (at 194.720001 17.954001)
    (descr "5-pin SOT23 package")
    (tags SOT-23-5)
    (path /5DA7BAF4/5DAEA302)
    (attr smd)
    (fp_text reference U4 (at 0 -2.9) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value MIC5504-2.5YM5 (at 0 2.9) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
    (fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
    (fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -1.9 1.8) (end -1.9 -1.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.9 1.8) (end -1.9 1.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.9 -1.8) (end 1.9 1.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.9 -1.8) (end 1.9 -1.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
    (fp_text user %R (at 0 0 90) (layer F.Fab)
      (effects (font (size 0.5 0.5) (thickness 0.075)))
    )
    (pad 5 smd rect (at 1.1 -0.95) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 9 +2V5))
    (pad 4 smd rect (at 1.1 0.95) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 13 "Net-(U4-Pad4)"))
    (pad 3 smd rect (at -1.1 0.95) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 10 "/Power Supplies/V_FPGA_EN"))
    (pad 2 smd rect (at -1.1 0) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 1 smd rect (at -1.1 -0.95) (size 1.06 0.65) (layers F.Cu F.Paste F.Mask)
      (net 1 +3V3))
    (model ${KISYS3DMOD}/Package_TO_SOT_SMD.3dshapes/SOT-23-5.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_QFP:TQFP-48_7x7mm_P0.5mm (layer F.Cu) (tedit 5A02F146) (tstamp 5DAD05AA)
    (at 146.812 114.808 180)
    (descr "48 LEAD TQFP 7x7mm (see MICREL TQFP7x7-48LD-PL-1.pdf)")
    (tags "QFP 0.5")
    (path /5DCAA6D2/5DCDF84F)
    (attr smd)
    (fp_text reference U5 (at 0 -6) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value ATSAMD21G18A-AUT (at 0 6) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.5 -3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.15))
    (fp_line (start 3.5 -3.5) (end 3.5 3.5) (layer F.Fab) (width 0.15))
    (fp_line (start 3.5 3.5) (end -3.5 3.5) (layer F.Fab) (width 0.15))
    (fp_line (start -3.5 3.5) (end -3.5 -2.5) (layer F.Fab) (width 0.15))
    (fp_line (start -3.5 -2.5) (end -2.5 -3.5) (layer F.Fab) (width 0.15))
    (fp_line (start -5.25 -5.25) (end -5.25 5.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start 5.25 -5.25) (end 5.25 5.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -5.25 -5.25) (end 5.25 -5.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -5.25 5.25) (end 5.25 5.25) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.625 -3.625) (end -3.625 -3.2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.625 -3.625) (end 3.625 -3.1) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.625 3.625) (end 3.625 3.1) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.625 3.625) (end -3.625 3.1) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.625 -3.625) (end -3.1 -3.625) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.625 3.625) (end -3.1 3.625) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.625 3.625) (end 3.1 3.625) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.625 -3.625) (end 3.1 -3.625) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.625 -3.2) (end -5 -3.2) (layer F.SilkS) (width 0.15))
    (pad 1 smd rect (at -4.35 -2.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 14 "Net-(U5-Pad1)"))
    (pad 2 smd rect (at -4.35 -2.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(U5-Pad2)"))
    (pad 3 smd rect (at -4.35 -1.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 70 "/FPGA Configuration and Dev Features/RAIL_MONITOR_0"))
    (pad 4 smd rect (at -4.35 -1.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 71 "/FPGA Configuration and Dev Features/RAIL_MONITOR_1"))
    (pad 5 smd rect (at -4.35 -0.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 6 smd rect (at -4.35 -0.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 +3V3))
    (pad 7 smd rect (at -4.35 0.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 72 "/FPGA Configuration and Dev Features/RAIL_MONITOR_2"))
    (pad 8 smd rect (at -4.35 0.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 73 "/FPGA Configuration and Dev Features/RAIL_MONITOR_3"))
    (pad 9 smd rect (at -4.35 1.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 16 "Net-(U5-Pad9)"))
    (pad 10 smd rect (at -4.35 1.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 17 "Net-(U5-Pad10)"))
    (pad 11 smd rect (at -4.35 2.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 18 "Net-(U5-Pad11)"))
    (pad 12 smd rect (at -4.35 2.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 19 "Net-(U5-Pad12)"))
    (pad 13 smd rect (at -2.75 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 20 "Net-(U5-Pad13)"))
    (pad 14 smd rect (at -2.25 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 21 "Net-(U5-Pad14)"))
    (pad 15 smd rect (at -1.75 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 22 "Net-(U5-Pad15)"))
    (pad 16 smd rect (at -1.25 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 23 "Net-(U5-Pad16)"))
    (pad 17 smd rect (at -0.75 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 +3V3))
    (pad 18 smd rect (at -0.25 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 19 smd rect (at 0.25 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 24 "Net-(U5-Pad19)"))
    (pad 20 smd rect (at 0.75 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 25 "Net-(U5-Pad20)"))
    (pad 21 smd rect (at 1.25 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 26 "Net-(U5-Pad21)"))
    (pad 22 smd rect (at 1.75 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 27 "Net-(U5-Pad22)"))
    (pad 23 smd rect (at 2.25 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 28 "Net-(U5-Pad23)"))
    (pad 24 smd rect (at 2.75 4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 29 "Net-(U5-Pad24)"))
    (pad 25 smd rect (at 4.35 2.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 30 "Net-(U5-Pad25)"))
    (pad 26 smd rect (at 4.35 2.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 31 "Net-(U5-Pad26)"))
    (pad 27 smd rect (at 4.35 1.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 32 "Net-(U5-Pad27)"))
    (pad 28 smd rect (at 4.35 1.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 33 "Net-(U5-Pad28)"))
    (pad 29 smd rect (at 4.35 0.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 34 "Net-(U5-Pad29)"))
    (pad 30 smd rect (at 4.35 0.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 35 "Net-(U5-Pad30)"))
    (pad 31 smd rect (at 4.35 -0.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 36 "Net-(U5-Pad31)"))
    (pad 32 smd rect (at 4.35 -0.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 37 "Net-(U5-Pad32)"))
    (pad 33 smd rect (at 4.35 -1.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 74 "/FPGA Configuration and Dev Features/SIDEBAND_D-"))
    (pad 34 smd rect (at 4.35 -1.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 75 "/FPGA Configuration and Dev Features/SIDEBAND_D+"))
    (pad 35 smd rect (at 4.35 -2.25 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 36 smd rect (at 4.35 -2.75 180) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 +3V3))
    (pad 37 smd rect (at 2.75 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 38 "Net-(U5-Pad37)"))
    (pad 38 smd rect (at 2.25 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(U5-Pad38)"))
    (pad 39 smd rect (at 1.75 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(U5-Pad39)"))
    (pad 40 smd rect (at 1.25 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 76 "/FPGA Configuration and Dev Features/UC_RESET"))
    (pad 41 smd rect (at 0.75 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 41 "Net-(U5-Pad41)"))
    (pad 42 smd rect (at 0.25 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 43 smd rect (at -0.25 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 +3V3))
    (pad 44 smd rect (at -0.75 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 +3V3))
    (pad 45 smd rect (at -1.25 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 42 "Net-(U5-Pad45)"))
    (pad 46 smd rect (at -1.75 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 43 "Net-(U5-Pad46)"))
    (pad 47 smd rect (at -2.25 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 44 "Net-(U5-Pad47)"))
    (pad 48 smd rect (at -2.75 -4.35 270) (size 1.3 0.25) (layers F.Cu F.Paste F.Mask)
      (net 45 "Net-(U5-Pad48)"))
    (model ${KISYS3DMOD}/Package_QFP.3dshapes/TQFP-48_7x7mm_P0.5mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_SO:SOIC-8_5.23x5.23mm_P1.27mm (layer F.Cu) (tedit 5C9033D8) (tstamp 5DACE855)
    (at 178.150001 19.014001)
    (descr "SOIC, 8 Pin (http://www.winbond.com/resource-files/w25q32jv%20revg%2003272018%20plus.pdf#page=68), generated with kicad-footprint-generator ipc_gullwing_generator.py")
    (tags "SOIC SO")
    (path /5DCAA6D2/5DD128B2)
    (attr smd)
    (fp_text reference U6 (at 0 -3.56) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value W25Q32JVSS (at 0 3.56) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 2.725) (end 2.725 2.725) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.725 2.725) (end 2.725 2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 2.725) (end -2.725 2.725) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.725 2.725) (end -2.725 2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.725) (end 2.725 -2.725) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.725 -2.725) (end 2.725 -2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.725) (end -2.725 -2.725) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.725 -2.725) (end -2.725 -2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.725 -2.465) (end -4.4 -2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.615 -2.615) (end 2.615 -2.615) (layer F.Fab) (width 0.1))
    (fp_line (start 2.615 -2.615) (end 2.615 2.615) (layer F.Fab) (width 0.1))
    (fp_line (start 2.615 2.615) (end -2.615 2.615) (layer F.Fab) (width 0.1))
    (fp_line (start -2.615 2.615) (end -2.615 -1.615) (layer F.Fab) (width 0.1))
    (fp_line (start -2.615 -1.615) (end -1.615 -2.615) (layer F.Fab) (width 0.1))
    (fp_line (start -4.65 -2.86) (end -4.65 2.86) (layer F.CrtYd) (width 0.05))
    (fp_line (start -4.65 2.86) (end 4.65 2.86) (layer F.CrtYd) (width 0.05))
    (fp_line (start 4.65 2.86) (end 4.65 -2.86) (layer F.CrtYd) (width 0.05))
    (fp_line (start 4.65 -2.86) (end -4.65 -2.86) (layer F.CrtYd) (width 0.05))
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd roundrect (at -3.6 -1.905) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 60 "/FPGA Configuration and Dev Features/~CS_DI"))
    (pad 2 smd roundrect (at -3.6 -0.635) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 46 "/FPGA Configuration and Dev Features/D1"))
    (pad 3 smd roundrect (at -3.6 0.635) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 47 "/FPGA Configuration and Dev Features/D2"))
    (pad 4 smd roundrect (at -3.6 1.905) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 2 GND))
    (pad 5 smd roundrect (at 3.6 1.905) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 48 "/FPGA Configuration and Dev Features/D0"))
    (pad 6 smd roundrect (at 3.6 0.635) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 49 "/FPGA Configuration and Dev Features/SPI_CLK"))
    (pad 7 smd roundrect (at 3.6 -0.635) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 50 "/FPGA Configuration and Dev Features/D3"))
    (pad 8 smd roundrect (at 3.6 -1.905) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 +3V3))
    (model ${KISYS3DMOD}/Package_SO.3dshapes/SOIC-8_5.23x5.23mm_P1.27mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

)
