PPA Report for async_low_rst_fifo
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 21
FF Count: 47
IO Count: 22
Cell Count: 122

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 536.77 MHz
Reg-to-Reg Critical Path Delay: 1.595 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
