#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun 24 06:14:23 2024
# Process ID: 11032
# Current directory: C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/11_ad9280_dma_hdmi/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 304.055 ; gain = 52.863
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6896 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.730 ; gain = 107.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 40 connections, but only 37 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:336]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_1' (2#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_1' of module 'design_1_axi_dma_0_1' requires 43 connections, but only 41 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:374]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dynclk_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dynclk_0_0' (3#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:947]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3210]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (4#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (5#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3210]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4428]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (6#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4428]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1F69D31' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4837]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (7#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 34 connections, but only 33 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4964]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1F69D31' (8#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4837]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_N071UN' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:5000]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (9#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 40 connections, but only 39 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:5151]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_N071UN' (10#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:5000]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (11#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1634]
WARNING: [Synth 8-689] width (128) of port connection 's_axi_rdata' does not match port width (192) of module 'design_1_xbar_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1651]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1652]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'design_1_xbar_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1654]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1655]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 76 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1584]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (12#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:947]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_0' (13#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' requires 42 connections, but only 40 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:533]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (14#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 118 connections, but only 108 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:574]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1663]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3078]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (15#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3078]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3615]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (16#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3615]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3761]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (17#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3761]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3886]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (18#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:3886]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4011]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (19#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4011]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_VQEDA7' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4136]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_VQEDA7' (20#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4136]
WARNING: [Synth 8-350] instance 'm05_couplers' of module 'm05_couplers_imp_VQEDA7' requires 42 connections, but only 40 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:2891]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_16EQN6L' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4282]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_16EQN6L' (21#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4282]
WARNING: [Synth 8-350] instance 'm06_couplers' of module 'm06_couplers_imp_16EQN6L' requires 42 connections, but only 40 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:2932]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4532]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (22#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (23#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:4532]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (24#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_1' (25#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1663]
WARNING: [Synth 8-350] instance 'ps7_0_axi_periph' of module 'design_1_ps7_0_axi_periph_1' requires 174 connections, but only 156 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:683]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2dvi_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2dvi_0_0' (26#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_rgb2dvi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rgb2dvi_0' of module 'design_1_rgb2dvi_0_0' requires 12 connections, but only 11 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:840]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_rst_ps7_0_100M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_1' (27#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_rst_ps7_0_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_1' requires 10 connections, but only 7 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:852]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_142M_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_rst_ps7_0_142M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_142M_1' (28#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_rst_ps7_0_142M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_142M' of module 'design_1_rst_ps7_0_142M_1' requires 10 connections, but only 7 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:860]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_v_axi4s_vid_out_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_1' (29#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_v_axi4s_vid_out_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_1' requires 30 connections, but only 22 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:868]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (30#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 32 connections, but only 31 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:891]
INFO: [Synth 8-638] synthesizing module 'design_1_xfft_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xfft_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xfft_0_0' (31#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xfft_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xfft_0' of module 'design_1_xfft_0_0' requires 18 connections, but only 11 given [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:923]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_2' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xlconcat_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_2' (32#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xlconcat_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (33#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (34#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/realtime/design_1_xlconstant_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (35#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (36#1) [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_bresp[1]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[31]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[30]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[29]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[28]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[27]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[26]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[25]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[24]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[23]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[22]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[21]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[20]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[19]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[18]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[17]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[16]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[15]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[14]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[13]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[12]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[11]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[10]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[9]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[8]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[7]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[6]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[5]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[4]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[3]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[2]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rdata[1]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M05_AXI_rresp[1]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_bresp[1]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[31]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[30]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[29]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[28]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[27]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[26]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[25]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[24]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[23]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[22]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[21]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[20]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[19]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[18]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[17]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[16]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[15]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[14]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[13]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[12]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[11]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[10]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[9]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[8]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[7]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[6]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[5]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[4]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[3]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[2]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rdata[1]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M06_AXI_rresp[1]
WARNING: [Synth 8-3331] design s02_couplers_imp_N071UN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_N071UN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 472.922 ; gain = 160.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 472.922 ; gain = 160.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp21/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp21/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp22/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp22/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp23/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp23/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp24/design_1_v_axi4s_vid_out_0_1_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp24/design_1_v_axi4s_vid_out_0_1_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp25/design_1_xlconcat_0_2_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp25/design_1_xlconcat_0_2_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp26/design_1_rst_ps7_0_142M_1_in_context.xdc] for cell 'design_1_i/rst_ps7_0_142M'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp26/design_1_rst_ps7_0_142M_1_in_context.xdc] for cell 'design_1_i/rst_ps7_0_142M'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp27/design_1_rst_ps7_0_100M_1_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp27/design_1_rst_ps7_0_100M_1_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp29/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp29/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp30/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp30/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp31/design_1_xfft_0_0_in_context.xdc] for cell 'design_1_i/xfft_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp31/design_1_xfft_0_0_in_context.xdc] for cell 'design_1_i/xfft_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp32/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp32/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp33/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp33/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp34/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp34/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp35/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp35/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp36/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp36/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp37/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp37/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp38/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp38/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp39/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp39/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/hdmi_out.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_oen'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/hdmi_out.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'hdmi_oen'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/hdmi_out.xdc:15]
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/hdmi_out.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/hdmi_out.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/hdmi_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_clk'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'adc_data[0]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'adc_data[1]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'adc_data[2]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'adc_data[3]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'adc_data[4]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'adc_data[5]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'adc_data[6]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'adc_data[7]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'adc_clk'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'adc_data[*]'. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:13]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:17]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:18]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:19]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc:22]
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.srcs/constrs_1/new/ad9280.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 792.094 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '30.000' specified during out-of-context synthesis of instance 'design_1_i/axi_dma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '30.000' specified during out-of-context synthesis of instance 'design_1_i/axi_dma_1' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '15.000' specified during out-of-context synthesis of instance 'design_1_i/rst_ps7_0_100M' at clock pin 'slowest_sync_clk' is different from the actual clock period '14.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '15.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_0' at clock pin 's_axi_aclk' is different from the actual clock period '14.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '15.000' specified during out-of-context synthesis of instance 'design_1_i/ps7_0_axi_periph/xbar' at clock pin 'aclk' is different from the actual clock period '14.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '15.000' specified during out-of-context synthesis of instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '14.999', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 792.094 ; gain = 479.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 792.094 ; gain = 479.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp20/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-11032-sltn/dcp28/design_1_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_142M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 792.094 ; gain = 479.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 792.094 ; gain = 479.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 792.094 ; gain = 479.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK1' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/rgb2dvi_0/SerialClk' to pin 'design_1_i/axi_dynclk_0/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/rgb2dvi_0/PixelClk' to 'design_1_i/axi_dynclk_0/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 796.438 ; gain = 484.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 796.887 ; gain = 484.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 807.953 ; gain = 495.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 807.953 ; gain = 495.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 807.953 ; gain = 495.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 807.953 ; gain = 495.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 807.953 ; gain = 495.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 807.953 ; gain = 495.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 807.953 ; gain = 495.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_auto_us_0              |         1|
|4     |design_1_auto_us_1              |         1|
|5     |design_1_xbar_1                 |         1|
|6     |design_1_auto_pc_1              |         1|
|7     |design_1_axi_dma_0_0            |         1|
|8     |design_1_axi_dma_0_1            |         1|
|9     |design_1_axi_dynclk_0_0         |         1|
|10    |design_1_axi_vdma_0_0           |         1|
|11    |design_1_processing_system7_0_0 |         1|
|12    |design_1_rgb2dvi_0_0            |         1|
|13    |design_1_rst_ps7_0_100M_1       |         1|
|14    |design_1_rst_ps7_0_142M_1       |         1|
|15    |design_1_v_axi4s_vid_out_0_1    |         1|
|16    |design_1_v_tc_0_0               |         1|
|17    |design_1_xfft_0_0               |         1|
|18    |design_1_xlconcat_0_2           |         1|
|19    |design_1_xlconstant_0_0         |         1|
|20    |design_1_xlconstant_0_1         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_pc_0              |     1|
|2     |design_1_auto_pc_1              |     1|
|3     |design_1_auto_us_0              |     1|
|4     |design_1_auto_us_1              |     1|
|5     |design_1_axi_dma_0_0            |     1|
|6     |design_1_axi_dma_0_1            |     1|
|7     |design_1_axi_dynclk_0_0         |     1|
|8     |design_1_axi_vdma_0_0           |     1|
|9     |design_1_processing_system7_0_0 |     1|
|10    |design_1_rgb2dvi_0_0            |     1|
|11    |design_1_rst_ps7_0_100M_1       |     1|
|12    |design_1_rst_ps7_0_142M_1       |     1|
|13    |design_1_v_axi4s_vid_out_0_1    |     1|
|14    |design_1_v_tc_0_0               |     1|
|15    |design_1_xbar_0                 |     1|
|16    |design_1_xbar_1                 |     1|
|17    |design_1_xfft_0_0               |     1|
|18    |design_1_xlconcat_0_2           |     1|
|19    |design_1_xlconstant_0_0         |     1|
|20    |design_1_xlconstant_0_1         |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2960|
|2     |  design_1_i           |design_1                      |  2960|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |   950|
|4     |      m00_couplers     |m00_couplers_imp_1CA5Z32      |   270|
|5     |      s01_couplers     |s01_couplers_imp_1F69D31      |   100|
|6     |      s02_couplers     |s02_couplers_imp_N071UN       |   142|
|7     |    ps7_0_axi_periph   |design_1_ps7_0_axi_periph_1   |   995|
|8     |      s00_couplers     |s00_couplers_imp_UYSKKA       |   177|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 807.953 ; gain = 495.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 807.953 ; gain = 176.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 807.953 ; gain = 495.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 821.992 ; gain = 517.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 821.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 06:15:11 2024...
