from structure.design import StandardizedSdcDesign
from util.flow import reset_seed, generate_flattened_bit
from structure.consts.shared_defaults import DEFAULTS_TCL, DEFAULTS_WRAPPER
from structure.consts.shared_requirements import REQUIRED_KEYS_GEMM

from structure.consts.quartus import DEVICE_FAMILY, DEVICE_NAME, TURN_OFF_DSPS

class GemmTRpDesign(StandardizedSdcDesign):
    """
    GEMMT Row-Parallel design.
    """

    def __init__(self, impl: str = 'mm_bram_parallel', module_dir: str = 'gemmt', wrapper_module_name: str = 'mm_bram_parallel_wrapper'):
        super().__init__(impl, module_dir, wrapper_module_name)

    def get_name(self, tree_base: int, data_width: int, row_num: int, col_num: int, length: int, constant_weight: bool = True, sparsity: float = 0.0, **kwargs):
        """
        Name generation 
        """
        return f'i.{self.impl}_tb.{tree_base}_d.{data_width}_r.{row_num}_c.{col_num}_l.{length}_c.{constant_weight}_s.{sparsity}'

    def verify_params(self, params: dict[str, any]) -> dict[str, any]:
        """
        Verification of parameters for GEMMT Row-Parallel.
        """
        return self.verify_required_keys(DEFAULTS_WRAPPER, REQUIRED_KEYS_GEMM, params)

    def gen_tcl(self, wrapper_file_name: str, search_path: str, **kwargs) -> str:
        """
        Generate TCL file.

        Required arguments:
        wrapper_file_name:str, top level file name
        search_path:str, search path

        Optional arguments (defaults to DEFAULTS_TCL):
        output_dir:str, reports output directory
        parallel_processors_num:int, number of parallel processors
        execute_flow_type: 'compile' or 'implement' (prime only)
        """
        kwargs = self.autofill_defaults(DEFAULTS_TCL, kwargs)
        output_dir = kwargs['output_dir']
        parallel_processors_num = kwargs['parallel_processors_num']
        execute_flow_type = kwargs['execute_flow_type']
        template = f'''# load packages
load_package flow

# new project
project_new -revision v1 -overwrite unrolled_mm_bram_parallel

# device
set_global_assignment -name FAMILY "{DEVICE_FAMILY}"
set_global_assignment -name DEVICE {DEVICE_NAME}

# misc
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY {output_dir}
set_global_assignment -name NUM_PARALLEL_PROCESSORS {parallel_processors_num}
set_global_assignment -name SDC_FILE flow.sdc

# seed
set_global_assignment -name SEED 114514

# files
set_global_assignment -name TOP_LEVEL_ENTITY {self.wrapper_module_name}
set_global_assignment -name SYSTEMVERILOG_FILE {wrapper_file_name}
set_global_assignment -name SEARCH_PATH {search_path}

# virtual pins
set_instance_assignment -name VIRTUAL_PIN ON -to clk
set_instance_assignment -name VIRTUAL_PIN ON -to reset

set_instance_assignment -name VIRTUAL_PIN ON -to weights[*][*][*]
set_instance_assignment -name VIRTUAL_PIN ON -to mat_in[*][*][*]
set_instance_assignment -name VIRTUAL_PIN ON -to mat_out[*][*][*]

set_instance_assignment -name VIRTUAL_PIN ON -to opaque_in[*]
set_instance_assignment -name VIRTUAL_PIN ON -to opaque_out[*]

# effort level
set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"

# turn DSPs off
{TURN_OFF_DSPS}

# run compilation
execute_flow -{execute_flow_type}


# close project
project_close
'''

        return template
    
    def gen_wrapper(self, tree_base, data_width, row_num, col_num, length, constant_weight, sparsity, **kwargs) -> str:
        template_inputx = 'input   logic   [DATA_WIDTH*ROW_NUM*LENGTH-1:0]        weights,'
        if constant_weight:
            inputx = ''
            reset_seed()
            arr_str = generate_flattened_bit(data_width, length*col_num, sparsity)
            constant_bits = f'localparam bit [DATA_WIDTH*ROW_NUM*LENGTH-1:0] const_params = {arr_str};'
            x_in = 'const_params'
        else:
            inputx = template_inputx
            constant_bits = ''
            x_in = 'weights'

        template_top = f'''`include "{self.module_dir}/{self.impl}.v"
`include "vc/vc_sram.v"
module {self.wrapper_module_name}
#(
    parameter DATA_WIDTH = {data_width},
    parameter ROW_NUM = {row_num},
    parameter COL_NUM = {col_num},
    parameter LENGTH = {length},
    parameter TREE_BASE = {tree_base},
    // below are parameters not meant to be set manually
    parameter ROW_ADDR_WIDTH = $clog2(ROW_NUM),
    parameter COL_ADDR_WIDTH = $clog2(COL_NUM),
    parameter LENGTH_ADDR_WIDTH = $clog2(LENGTH)
)(
    input   logic                           clk,
    input   logic                           reset,

    input   logic                           val_in,
    output  logic                           rdy_in,

    {inputx}

    input   logic   [DATA_WIDTH*LENGTH-1:0]        src_data_in     ,
    input   logic   [ROW_ADDR_WIDTH*LENGTH-1:0]    src_wraddr      ,
    input   logic   [LENGTH-1:0]                   src_wr_en       ,

    input   logic  [ROW_ADDR_WIDTH*COL_NUM-1:0]     result_rdaddr  ,
    output  logic  [DATA_WIDTH*4*COL_NUM-1:0]         result_data_out
);
    localparam RES_WIDTH = DATA_WIDTH*4;

    {constant_bits}
    logic   [DATA_WIDTH*LENGTH-1:0]        src_data_out;
    logic   [ROW_ADDR_WIDTH*LENGTH-1:0]    src_rdaddr;

    logic   [RES_WIDTH*COL_NUM-1:0]        result_data_in;
    logic   [ROW_ADDR_WIDTH*COL_NUM-1:0]    result_wraddr;
    logic   [COL_NUM-1:0]                   result_wr_en;

    genvar i;
    generate
        for (i = 0; i < LENGTH; i = i + 1) begin : length_block
            vc_sram_1r1w #(DATA_WIDTH, ROW_NUM) src_sram_inst
            (
                .clk(clk),
                .data_in(src_data_in[(i+1)*DATA_WIDTH-1:i*DATA_WIDTH]),
                .data_out(src_data_out[(i+1)*DATA_WIDTH-1:i*DATA_WIDTH]),
                .rdaddress(src_rdaddr[(i+1)*ROW_ADDR_WIDTH-1:i*ROW_ADDR_WIDTH]),
                .wraddress(src_wraddr[(i+1)*ROW_ADDR_WIDTH-1:i*ROW_ADDR_WIDTH]),
                .wren(src_wr_en[i])
            );
        end

        for (i = 0; i < COL_NUM; i = i + 1) begin : col_num_block
            vc_sram_1r1w #(RES_WIDTH, ROW_NUM) result_sram_inst
            (
                .clk(clk),
                .data_in(result_data_in[(i+1)*RES_WIDTH-1:i*RES_WIDTH]),
                .data_out(result_data_out[(i+1)*RES_WIDTH-1:i*RES_WIDTH]),
                .rdaddress(result_rdaddr[(i+1)*ROW_ADDR_WIDTH-1:i*ROW_ADDR_WIDTH]),
                .wraddress(result_wraddr[(i+1)*ROW_ADDR_WIDTH-1:i*ROW_ADDR_WIDTH]),
                .wren(result_wr_en[i])
            );
        end
    endgenerate

    {self.impl} #(DATA_WIDTH,ROW_NUM,COL_NUM,LENGTH,TREE_BASE) calc_inst
    (
        .clk(clk),
        .reset(reset),

        .val_in(val_in),
        .rdy_in(rdy_in),

        .weights({x_in}),

        .row_data_in(src_data_out),
        .row_rdaddr(src_rdaddr),

        .row_data_out(result_data_in),
        .row_wraddr(result_wraddr),
        .row_wr_en(result_wr_en)
    );
endmodule
'''

        return template_top