0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Bhaskar/RAM-Design project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Bhaskar/RAM-Design project/project_1/project_1.srcs/sim_1/new/RAM_tb.v,1757605989,verilog,,,,RAM_tb,,,,,,,,
C:/Users/Bhaskar/RAM-Design project/project_1/project_1.srcs/sources_1/new/RAM.v,1757604343,verilog,,C:/Users/Bhaskar/RAM-Design project/project_1/project_1.srcs/sim_1/new/RAM_tb.v,,RAM,,,,,,,,
