{"vcs1":{"timestamp_begin":1764087560.381483528, "rt":4.12, "ut":3.60, "st":0.11}}
{"vcselab":{"timestamp_begin":1764087564.536936100, "rt":0.31, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1764087564.884330716, "rt":0.60, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1764087560.172371547}
{"VCS_COMP_START_TIME": 1764087560.172371547}
{"VCS_COMP_END_TIME": 1764087565.534250918}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -f filelist.f -l comp.log"}
{"vcs1": {"peak_mem": 386936}}
{"stitch_vcselab": {"peak_mem": 232968}}
