1. V1.0:
(1) pps and clk connected inside FPGA
(2) J12-data; J7-WR
