ISim log file
Running: F:\LS_CPU_LAB\7_multi_cycle_cpu\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/LS_CPU_LAB/7_multi_cycle_cpu/tb_isim_beh.wdb 
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run all
Stopped at time : 1321400 ns : File "F:/LS_CPU_LAB/7_multi_cycle_cpu/tb.v" Line 73
ISim O.61xd (signature 0x1cce1bb2)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb.uut.inst_rom_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb.uut.data_ram_module.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run all
Stopped at time : 1677770 ns : File "F:/LS_CPU_LAB/7_multi_cycle_cpu/tb.v" Line 73
