$date
	Mon Sep 22 17:20:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % t $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 ! qb $end
$var wire 1 $ rst $end
$var wire 1 % t $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#2
1#
#4
0#
#6
1#
#8
0#
#10
0!
1"
1#
1$
1%
#12
0#
#14
1!
0"
1#
#16
0#
#18
0!
1"
1#
#20
0#
0%
#22
1#
#24
0#
#26
1#
#28
0#
#30
1!
0"
1#
1%
#32
0#
#34
0!
1"
1#
#36
0#
#38
1!
0"
1#
#40
0#
0%
#42
1#
#44
0#
#46
1#
#48
0#
#50
0!
1"
1#
1%
#52
0#
#54
1!
0"
1#
#56
0#
#58
0!
1"
1#
#60
0#
