<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › usb › musb › musb_host.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>musb_host.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * MUSB OTG driver host support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005 Mentor Graphics Corporation</span>
<span class="cm"> * Copyright (C) 2005-2006 by Texas Instruments</span>
<span class="cm"> * Copyright (C) 2006-2007 Nokia Corporation</span>
<span class="cm"> * Copyright (C) 2008-2009 MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301 USA</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED</span>
<span class="cm"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> * NO EVENT SHALL THE AUTHORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<span class="cm"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF</span>
<span class="cm"> * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>

<span class="cp">#include &quot;musb_core.h&quot;</span>
<span class="cp">#include &quot;musb_host.h&quot;</span>


<span class="cm">/* MUSB HOST status 22-mar-2006</span>
<span class="cm"> *</span>
<span class="cm"> * - There&#39;s still lots of partial code duplication for fault paths, so</span>
<span class="cm"> *   they aren&#39;t handled as consistently as they need to be.</span>
<span class="cm"> *</span>
<span class="cm"> * - PIO mostly behaved when last tested.</span>
<span class="cm"> *     + including ep0, with all usbtest cases 9, 10</span>
<span class="cm"> *     + usbtest 14 (ep0out) doesn&#39;t seem to run at all</span>
<span class="cm"> *     + double buffered OUT/TX endpoints saw stalls(!) with certain usbtest</span>
<span class="cm"> *       configurations, but otherwise double buffering passes basic tests.</span>
<span class="cm"> *     + for 2.6.N, for N &gt; ~10, needs API changes for hcd framework.</span>
<span class="cm"> *</span>
<span class="cm"> * - DMA (CPPI) ... partially behaves, not currently recommended</span>
<span class="cm"> *     + about 1/15 the speed of typical EHCI implementations (PCI)</span>
<span class="cm"> *     + RX, all too often reqpkt seems to misbehave after tx</span>
<span class="cm"> *     + TX, no known issues (other than evident silicon issue)</span>
<span class="cm"> *</span>
<span class="cm"> * - DMA (Mentor/OMAP) ...has at least toggle update problems</span>
<span class="cm"> *</span>
<span class="cm"> * - [23-feb-2009] minimal traffic scheduling to avoid bulk RX packet</span>
<span class="cm"> *   starvation ... nothing yet for TX, interrupt, or bulk.</span>
<span class="cm"> *</span>
<span class="cm"> * - Not tested with HNP, but some SRP paths seem to behave.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE 24-August-2006:</span>
<span class="cm"> *</span>
<span class="cm"> * - Bulk traffic finally uses both sides of hardware ep1, freeing up an</span>
<span class="cm"> *   extra endpoint for periodic use enabling hub + keybd + mouse.  That</span>
<span class="cm"> *   mostly works, except that with &quot;usbnet&quot; it&#39;s easy to trigger cases</span>
<span class="cm"> *   with &quot;ping&quot; where RX loses.  (a) ping to davinci, even &quot;ping -f&quot;,</span>
<span class="cm"> *   fine; but (b) ping _from_ davinci, even &quot;ping -c 1&quot;, ICMP RX loses</span>
<span class="cm"> *   although ARP RX wins.  (That test was done with a full speed link.)</span>
<span class="cm"> */</span>


<span class="cm">/*</span>
<span class="cm"> * NOTE on endpoint usage:</span>
<span class="cm"> *</span>
<span class="cm"> * CONTROL transfers all go through ep0.  BULK ones go through dedicated IN</span>
<span class="cm"> * and OUT endpoints ... hardware is dedicated for those &quot;async&quot; queue(s).</span>
<span class="cm"> * (Yes, bulk _could_ use more of the endpoints than that, and would even</span>
<span class="cm"> * benefit from it.)</span>
<span class="cm"> *</span>
<span class="cm"> * INTERUPPT and ISOCHRONOUS transfers are scheduled to the other endpoints.</span>
<span class="cm"> * So far that scheduling is both dumb and optimistic:  the endpoint will be</span>
<span class="cm"> * &quot;claimed&quot; until its software queue is no longer refilled.  No multiplexing</span>
<span class="cm"> * of transfers between endpoints, or anything clever.</span>
<span class="cm"> */</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">musb_ep_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="n">u8</span> <span class="n">epnum</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_out</span><span class="p">,</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Clear TX fifo. Needed to avoid BABBLE errors.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">musb_h_tx_flush_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">ep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">musb</span>	<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">musb</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">csr</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">lastcsr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">retries</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_FIFONOTEMPTY</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">!=</span> <span class="n">lastcsr</span><span class="p">)</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;Host TX FIFONOTEMPTY csr: %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="n">lastcsr</span> <span class="o">=</span> <span class="n">csr</span><span class="p">;</span>
		<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_FLUSHFIFO</span><span class="p">;</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">WARN</span><span class="p">(</span><span class="n">retries</span><span class="o">--</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">,</span>
				<span class="s">&quot;Could not flush host TX%d fifo: csr: %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">csr</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">musb_h_ep0_flush_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">ep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">csr</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">retries</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>

	<span class="cm">/* scrub any data left in the fifo */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">MUSB_CSR0_TXPKTRDY</span> <span class="o">|</span> <span class="n">MUSB_CSR0_RXPKTRDY</span><span class="p">)))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">MUSB_CSR0_FLUSHFIFO</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">retries</span><span class="p">);</span>

	<span class="n">WARN</span><span class="p">(</span><span class="o">!</span><span class="n">retries</span><span class="p">,</span> <span class="s">&quot;Could not flush host TX%d fifo: csr: %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>

	<span class="cm">/* and reset for the next transfer */</span>
	<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Start transmit. Caller is responsible for locking shared resources.</span>
<span class="cm"> * musb must be locked.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">musb_h_tx_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">ep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span>	<span class="n">txcsr</span><span class="p">;</span>

	<span class="cm">/* NOTE: no locks here; caller should lock and select EP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">txcsr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="n">txcsr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_TXPKTRDY</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_H_WZC_BITS</span><span class="p">;</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">txcsr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">txcsr</span> <span class="o">=</span> <span class="n">MUSB_CSR0_H_SETUPPKT</span> <span class="o">|</span> <span class="n">MUSB_CSR0_TXPKTRDY</span><span class="p">;</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_CSR0</span><span class="p">,</span> <span class="n">txcsr</span><span class="p">);</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">musb_h_tx_dma_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">ep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span>	<span class="n">txcsr</span><span class="p">;</span>

	<span class="cm">/* NOTE: no locks here; caller should lock and select EP */</span>
	<span class="n">txcsr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
	<span class="n">txcsr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_DMAENAB</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_H_WZC_BITS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_cppi_enabled</span><span class="p">())</span>
		<span class="n">txcsr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_DMAMODE</span><span class="p">;</span>
	<span class="n">musb_writew</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">txcsr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">musb_ep_set_qh</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">ep</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_in</span><span class="p">,</span> <span class="k">struct</span> <span class="n">musb_qh</span> <span class="o">*</span><span class="n">qh</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_in</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">is_shared_fifo</span><span class="p">)</span>
		<span class="n">ep</span><span class="o">-&gt;</span><span class="n">in_qh</span>  <span class="o">=</span> <span class="n">qh</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_in</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">is_shared_fifo</span><span class="p">)</span>
		<span class="n">ep</span><span class="o">-&gt;</span><span class="n">out_qh</span> <span class="o">=</span> <span class="n">qh</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">musb_qh</span> <span class="o">*</span><span class="nf">musb_ep_get_qh</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">ep</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_in</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">is_in</span> <span class="o">?</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">in_qh</span> <span class="o">:</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">out_qh</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Start the URB at the front of an endpoint&#39;s queue</span>
<span class="cm"> * end must be claimed from the caller.</span>
<span class="cm"> *</span>
<span class="cm"> * Context: controller locked, irqs blocked</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">musb_start_urb</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_in</span><span class="p">,</span> <span class="k">struct</span> <span class="n">musb_qh</span> <span class="o">*</span><span class="n">qh</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span>			<span class="n">frame</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">len</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mbase</span> <span class="o">=</span>  <span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">urb</span>		<span class="o">*</span><span class="n">urb</span> <span class="o">=</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">pipe</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">address</span> <span class="o">=</span> <span class="n">usb_pipedevice</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="kt">int</span>			<span class="n">epnum</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">;</span>

	<span class="cm">/* initialize software qh state */</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">segsize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* gather right source of data */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_CONTROL</span>:
		<span class="cm">/* control transfers always start with SETUP */</span>
		<span class="n">is_in</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span> <span class="o">=</span> <span class="n">MUSB_EP0_START</span><span class="p">;</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">setup_packet</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_ISOC</span>:
		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">iso_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">frame</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">iso_frame_desc</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">offset</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">iso_frame_desc</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">length</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>		<span class="cm">/* bulk, interrupt */</span>
		<span class="cm">/* actual_length may be nonzero on retry paths */</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span> <span class="o">+</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span> <span class="o">-</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;qh %p urb %p dev%d ep%d%s%s, hw_ep %d, %p/%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">qh</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">address</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span>
			<span class="n">is_in</span> <span class="o">?</span> <span class="s">&quot;in&quot;</span> <span class="o">:</span> <span class="s">&quot;out&quot;</span><span class="p">,</span>
			<span class="p">({</span><span class="kt">char</span> <span class="o">*</span><span class="n">s</span><span class="p">;</span> <span class="k">switch</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_CONTROL</span>:	<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_BULK</span>:	<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;-bulk&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_ISOC</span>:	<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;-iso&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>			<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;-intr&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
			<span class="p">};</span> <span class="n">s</span><span class="p">;</span> <span class="p">}),</span>
			<span class="n">epnum</span><span class="p">,</span> <span class="n">buf</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="cm">/* Configure endpoint */</span>
	<span class="n">musb_ep_set_qh</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">is_in</span><span class="p">,</span> <span class="n">qh</span><span class="p">);</span>
	<span class="n">musb_ep_program</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="o">!</span><span class="n">is_in</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="cm">/* transmit may have more work: start it when it is time */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_in</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* determine if the time is right for a periodic transfer */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_ISOC</span>:
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_INT</span>:
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;check whether there&#39;s still time for periodic Tx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">frame</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">MUSB_FRAME</span><span class="p">);</span>
		<span class="cm">/* FIXME this doesn&#39;t implement that scheduling policy ...</span>
<span class="cm">		 * or handle framecounter wrapping</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_flags</span> <span class="o">&amp;</span> <span class="n">URB_ISO_ASAP</span><span class="p">)</span>
				<span class="o">||</span> <span class="p">(</span><span class="n">frame</span> <span class="o">&gt;=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">start_frame</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* REVISIT the SOF irq handler shouldn&#39;t duplicate</span>
<span class="cm">			 * this code; and we don&#39;t init urb-&gt;start_frame...</span>
<span class="cm">			 */</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">frame</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">start</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">frame</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">start_frame</span><span class="p">;</span>
			<span class="cm">/* enable SOF interrupt so we can count down */</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;SOF for %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
<span class="cp">#if 1 </span><span class="cm">/* ifndef	CONFIG_ARCH_DAVINCI */</span><span class="cp"></span>
			<span class="n">musb_writeb</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">MUSB_INTRUSBE</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
<span class="nl">start:</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;Start TX%d %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span>
			<span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span> <span class="o">?</span> <span class="s">&quot;dma&quot;</span> <span class="o">:</span> <span class="s">&quot;pio&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">)</span>
			<span class="n">musb_h_tx_start</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">is_cppi_enabled</span><span class="p">()</span> <span class="o">||</span> <span class="n">tusb_dma_omap</span><span class="p">())</span>
			<span class="n">musb_h_tx_dma_start</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Context: caller owns controller lock, IRQs are blocked */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">musb_giveback</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">status</span><span class="p">)</span>
<span class="n">__releases</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
<span class="n">__acquires</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span>
			<span class="s">&quot;complete %p %pF (%d), dev%d ep%d%s, %d/%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">urb</span><span class="p">,</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span>
			<span class="n">usb_pipedevice</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">usb_pipeendpoint</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">usb_pipein</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;in&quot;</span> <span class="o">:</span> <span class="s">&quot;out&quot;</span><span class="p">,</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">,</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span>
			<span class="p">);</span>

	<span class="n">usb_hcd_unlink_urb_from_ep</span><span class="p">(</span><span class="n">musb_to_hcd</span><span class="p">(</span><span class="n">musb</span><span class="p">),</span> <span class="n">urb</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">usb_hcd_giveback_urb</span><span class="p">(</span><span class="n">musb_to_hcd</span><span class="p">(</span><span class="n">musb</span><span class="p">),</span> <span class="n">urb</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* For bulk/interrupt endpoints only */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">musb_save_toggle</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb_qh</span> <span class="o">*</span><span class="n">qh</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_in</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">csr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * FIXME: the current Mentor DMA code seems to have</span>
<span class="cm">	 * problems getting toggle correct.</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_in</span><span class="p">)</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_H_DATATOGGLE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_H_DATATOGGLE</span><span class="p">;</span>

	<span class="n">usb_settoggle</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="o">!</span><span class="n">is_in</span><span class="p">,</span> <span class="n">csr</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Advance this hardware endpoint&#39;s queue, completing the specified URB and</span>
<span class="cm"> * advancing to either the next URB queued to that qh, or else invalidating</span>
<span class="cm"> * that qh and advancing to the next qh scheduled after the current one.</span>
<span class="cm"> *</span>
<span class="cm"> * Context: caller owns controller lock, IRQs are blocked</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">musb_advance_schedule</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">hw_ep</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_in</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span> <span class="o">=</span> <span class="n">musb_ep_get_qh</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">is_in</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">ep</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">ready</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>

	<span class="cm">/* save toggle eagerly, for paranoia */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_BULK</span>:
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_INT</span>:
		<span class="n">musb_save_toggle</span><span class="p">(</span><span class="n">qh</span><span class="p">,</span> <span class="n">is_in</span><span class="p">,</span> <span class="n">urb</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_ISOC</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">error_count</span><span class="p">)</span>
			<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EXDEV</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">musb_giveback</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span> <span class="o">=</span> <span class="n">ready</span><span class="p">;</span>

	<span class="cm">/* reclaim resources (and bandwidth) ASAP; deschedule it, and</span>
<span class="cm">	 * invalidate qh as soon as list_empty(&amp;hep-&gt;urb_list)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">urb_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">list_head</span>	<span class="o">*</span><span class="n">head</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">dma_controller</span>	<span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">is_in</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ep</span><span class="o">-&gt;</span><span class="n">rx_reinit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dma</span><span class="o">-&gt;</span><span class="n">channel_release</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">);</span>
				<span class="n">ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">ep</span><span class="o">-&gt;</span><span class="n">tx_reinit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dma</span><span class="o">-&gt;</span><span class="n">channel_release</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">);</span>
				<span class="n">ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="cm">/* Clobber old pointers to this qh */</span>
		<span class="n">musb_ep_set_qh</span><span class="p">(</span><span class="n">ep</span><span class="p">,</span> <span class="n">is_in</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">hcpriv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_CONTROL</span>:
		<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_BULK</span>:
			<span class="cm">/* fifo policy for these lists, except that NAKing</span>
<span class="cm">			 * should rotate a qh to the end (for fairness).</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">mux</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">head</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">prev</span><span class="p">;</span>
				<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">);</span>
				<span class="n">kfree</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
				<span class="n">qh</span> <span class="o">=</span> <span class="n">first_qh</span><span class="p">(</span><span class="n">head</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>

		<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_ISOC</span>:
		<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_INT</span>:
			<span class="cm">/* this is where periodic bandwidth should be</span>
<span class="cm">			 * de-allocated if it&#39;s tracked and allocated;</span>
<span class="cm">			 * and where we&#39;d update the schedule tree...</span>
<span class="cm">			 */</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
			<span class="n">qh</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">qh</span> <span class="o">!=</span> <span class="nb">NULL</span> <span class="o">&amp;&amp;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;... next ep%d %cX urb %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		    <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">is_in</span> <span class="o">?</span> <span class="sc">&#39;R&#39;</span> <span class="o">:</span> <span class="sc">&#39;T&#39;</span><span class="p">,</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">));</span>
		<span class="n">musb_start_urb</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">is_in</span><span class="p">,</span> <span class="n">qh</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">musb_h_flush_rxfifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">u16</span> <span class="n">csr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* we don&#39;t want fifo to fill itself again;</span>
<span class="cm">	 * ignore dma (various models),</span>
<span class="cm">	 * leave toggle alone (may not have been saved yet)</span>
<span class="cm">	 */</span>
	<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_FLUSHFIFO</span> <span class="o">|</span> <span class="n">MUSB_RXCSR_RXPKTRDY</span><span class="p">;</span>
	<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_RXCSR_H_REQPKT</span>
		<span class="o">|</span> <span class="n">MUSB_RXCSR_H_AUTOREQ</span>
		<span class="o">|</span> <span class="n">MUSB_RXCSR_AUTOCLEAR</span><span class="p">);</span>

	<span class="cm">/* write 2x to allow double buffering */</span>
	<span class="n">musb_writew</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
	<span class="n">musb_writew</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>

	<span class="cm">/* flush writebuffer */</span>
	<span class="k">return</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PIO RX for a packet (or part of it).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span>
<span class="nf">musb_host_packet_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">,</span> <span class="n">u8</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">u8</span> <span class="n">iso_err</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span>			<span class="n">rx_count</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">csr</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">length</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">do_flush</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">endpoints</span> <span class="o">+</span> <span class="n">epnum</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">in_qh</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">pipe</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">buffer</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span><span class="p">;</span>

	<span class="cm">/* musb_ep_select(mbase, epnum); */</span>
	<span class="n">rx_count</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCOUNT</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;RX%d count %d, buffer %p len %d/%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">rx_count</span><span class="p">,</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">,</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span><span class="p">);</span>

	<span class="cm">/* unload FIFO */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">usb_pipeisoc</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span>					<span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">usb_iso_packet_descriptor</span>	<span class="o">*</span><span class="n">d</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">iso_err</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EILSEQ</span><span class="p">;</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">error_count</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">d</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">iso_frame_desc</span> <span class="o">+</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">iso_idx</span><span class="p">;</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">buffer</span> <span class="o">+</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
		<span class="n">length</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rx_count</span> <span class="o">&gt;</span> <span class="n">length</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EOVERFLOW</span><span class="p">;</span>
				<span class="n">urb</span><span class="o">-&gt;</span><span class="n">error_count</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;** OVERFLOW %d into %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rx_count</span><span class="p">,</span> <span class="n">length</span><span class="p">);</span>
			<span class="n">do_flush</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">length</span> <span class="o">=</span> <span class="n">rx_count</span><span class="p">;</span>
		<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">length</span><span class="p">;</span>
		<span class="n">d</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">=</span> <span class="n">length</span><span class="p">;</span>

		<span class="n">d</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>

		<span class="cm">/* see if we are done */</span>
		<span class="n">done</span> <span class="o">=</span> <span class="p">(</span><span class="o">++</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">iso_idx</span> <span class="o">&gt;=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">number_of_packets</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* non-isoch */</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">buffer</span> <span class="o">+</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
		<span class="n">length</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span> <span class="o">-</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rx_count</span> <span class="o">&gt;</span> <span class="n">length</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">)</span>
				<span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EOVERFLOW</span><span class="p">;</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;** OVERFLOW %d into %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rx_count</span><span class="p">,</span> <span class="n">length</span><span class="p">);</span>
			<span class="n">do_flush</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">length</span> <span class="o">=</span> <span class="n">rx_count</span><span class="p">;</span>
		<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">length</span><span class="p">;</span>
		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+=</span> <span class="n">length</span><span class="p">;</span>

		<span class="cm">/* see if we are done */</span>
		<span class="n">done</span> <span class="o">=</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">==</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span><span class="p">)</span>
			<span class="o">||</span> <span class="p">(</span><span class="n">rx_count</span> <span class="o">&lt;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">)</span>
			<span class="o">||</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">done</span>
				<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">)</span>
				<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_flags</span> <span class="o">&amp;</span> <span class="n">URB_SHORT_NOT_OK</span><span class="p">)</span>
				<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span>
					<span class="o">&lt;</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span><span class="p">))</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">musb_read_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">length</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>

	<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>
	<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_H_WZC_BITS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">do_flush</span><span class="p">))</span>
		<span class="n">musb_h_flush_rxfifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* REVISIT this assumes AUTOCLEAR is never set */</span>
		<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_RXCSR_RXPKTRDY</span> <span class="o">|</span> <span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">done</span><span class="p">)</span>
			<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">;</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">done</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* we don&#39;t always need to reinit a given side of an endpoint...</span>
<span class="cm"> * when we do, use tx/rx reinit routine and then construct a new CSR</span>
<span class="cm"> * to address data toggle, NYET, and DMA or PIO.</span>
<span class="cm"> *</span>
<span class="cm"> * it&#39;s possible that driver bugs (especially for DMA) or aborting a</span>
<span class="cm"> * transfer might have left the endpoint busier than it should be.</span>
<span class="cm"> * the busy/not-empty tests are basically paranoia.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">musb_rx_reinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">musb_qh</span> <span class="o">*</span><span class="n">qh</span><span class="p">,</span> <span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">ep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span>	<span class="n">csr</span><span class="p">;</span>

	<span class="cm">/* NOTE:  we know the &quot;rx&quot; fifo reinit never triggers for ep0.</span>
<span class="cm">	 * That always uses tx_reinit since ep0 repurposes TX register</span>
<span class="cm">	 * offsets; the initial SETUP packet is also a kind of OUT.</span>
<span class="cm">	 */</span>

	<span class="cm">/* if programmed for Tx, put it in RX mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">is_shared_fifo</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_MODE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">musb_h_tx_flush_fifo</span><span class="p">(</span><span class="n">ep</span><span class="p">);</span>
			<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span>
				    <span class="n">csr</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_FRCDATATOG</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Clear the MODE bit (and everything else) to enable Rx.</span>
<span class="cm">		 * NOTE: we mustn&#39;t clear the DMAMODE bit before DMAENAB.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_DMAMODE</span><span class="p">)</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">MUSB_TXCSR_DMAMODE</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* scrub all previous state, clearing toggle */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_RXPKTRDY</span><span class="p">)</span>
			<span class="n">WARNING</span><span class="p">(</span><span class="s">&quot;rx%d, packet/%d ready?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span>
				<span class="n">musb_readw</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCOUNT</span><span class="p">));</span>

		<span class="n">musb_h_flush_rxfifo</span><span class="p">(</span><span class="n">ep</span><span class="p">,</span> <span class="n">MUSB_RXCSR_CLRDATATOG</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* target addr and (for multipoint) hub addr/port */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">is_multipoint</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">musb_write_rxfunaddr</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">target_regs</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">addr_reg</span><span class="p">);</span>
		<span class="n">musb_write_rxhubaddr</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">target_regs</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_addr_reg</span><span class="p">);</span>
		<span class="n">musb_write_rxhubport</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">target_regs</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_port_reg</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span>
		<span class="n">musb_writeb</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">,</span> <span class="n">MUSB_FADDR</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">addr_reg</span><span class="p">);</span>

	<span class="cm">/* protocol/endpoint, interval/NAKlimit, i/o size */</span>
	<span class="n">musb_writeb</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXTYPE</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">type_reg</span><span class="p">);</span>
	<span class="n">musb_writeb</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXINTERVAL</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">intv_reg</span><span class="p">);</span>
	<span class="cm">/* NOTE: bulk combining rewrites high bits of maxpacket */</span>
	<span class="cm">/* Set RXMAXP with the FIFO size of the endpoint</span>
<span class="cm">	 * to disable double buffer mode.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">double_buffer_not_ok</span><span class="p">)</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXMAXP</span><span class="p">,</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">max_packet_sz_rx</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXMAXP</span><span class="p">,</span>
				<span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span> <span class="o">|</span> <span class="p">((</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hb_mult</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">));</span>

	<span class="n">ep</span><span class="o">-&gt;</span><span class="n">rx_reinit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">musb_tx_dma_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_controller</span> <span class="o">*</span><span class="n">dma</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">hw_ep</span><span class="p">,</span> <span class="k">struct</span> <span class="n">musb_qh</span> <span class="o">*</span><span class="n">qh</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">channel</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">pkt_size</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">csr</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">mode</span><span class="p">;</span>

<span class="cp">#ifdef	CONFIG_USB_INVENTRA_DMA</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">&gt;</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">max_len</span><span class="p">)</span>
		<span class="n">length</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">max_len</span><span class="p">;</span>

	<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">&gt;</span> <span class="n">pkt_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_DMAMODE</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_DMAENAB</span><span class="p">;</span>
		<span class="cm">/* autoset shouldn&#39;t be set in high bandwidth */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hb_mult</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_AUTOSET</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_TXCSR_AUTOSET</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_DMAMODE</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_DMAENAB</span><span class="p">;</span> <span class="cm">/* against programmer&#39;s guide */</span>
	<span class="p">}</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">desired_mode</span> <span class="o">=</span> <span class="n">mode</span><span class="p">;</span>
	<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_cppi_enabled</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">tusb_dma_omap</span><span class="p">())</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * TX uses &quot;RNDIS&quot; mode automatically but needs help</span>
<span class="cm">	 * to identify the zero-length-final-packet case.</span>
<span class="cm">	 */</span>
	<span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_flags</span> <span class="o">&amp;</span> <span class="n">URB_ZERO_PACKET</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">segsize</span> <span class="o">=</span> <span class="n">length</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Ensure the data reaches to main memory before starting</span>
<span class="cm">	 * DMA transfer</span>
<span class="cm">	 */</span>
	<span class="n">wmb</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">channel_program</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">pkt_size</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_dma</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">length</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dma</span><span class="o">-&gt;</span><span class="n">channel_release</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
		<span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_TXCSR_AUTOSET</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_DMAENAB</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_H_WZC_BITS</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Program an HDRC endpoint as per the given URB</span>
<span class="cm"> * Context: irqs blocked, controller lock held</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">musb_ep_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="n">u8</span> <span class="n">epnum</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_out</span><span class="p">,</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_controller</span>	<span class="o">*</span><span class="n">dma_controller</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">dma_channel</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">dma_ok</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">endpoints</span> <span class="o">+</span> <span class="n">epnum</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span> <span class="o">=</span> <span class="n">musb_ep_get_qh</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="o">!</span><span class="n">is_out</span><span class="p">);</span>
	<span class="n">u16</span>			<span class="n">packet_sz</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;%s hw%d urb %p spd%d dev%d ep%d%s &quot;</span>
				<span class="s">&quot;h_addr%02x h_port%02x bytes %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">is_out</span> <span class="o">?</span> <span class="s">&quot;--&gt;&quot;</span> <span class="o">:</span> <span class="s">&quot;&lt;--&quot;</span><span class="p">,</span>
			<span class="n">epnum</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">,</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">addr_reg</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">is_out</span> <span class="o">?</span> <span class="s">&quot;out&quot;</span> <span class="o">:</span> <span class="s">&quot;in&quot;</span><span class="p">,</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_addr_reg</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_port_reg</span><span class="p">,</span>
			<span class="n">len</span><span class="p">);</span>

	<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>

	<span class="cm">/* candidate for DMA? */</span>
	<span class="n">dma_controller</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_dma_capable</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">epnum</span> <span class="o">&amp;&amp;</span> <span class="n">dma_controller</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_channel</span> <span class="o">=</span> <span class="n">is_out</span> <span class="o">?</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span> <span class="o">:</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma_channel</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma_channel</span> <span class="o">=</span> <span class="n">dma_controller</span><span class="o">-&gt;</span><span class="n">channel_alloc</span><span class="p">(</span>
					<span class="n">dma_controller</span><span class="p">,</span> <span class="n">hw_ep</span><span class="p">,</span> <span class="n">is_out</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">is_out</span><span class="p">)</span>
				<span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span> <span class="o">=</span> <span class="n">dma_channel</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span> <span class="o">=</span> <span class="n">dma_channel</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dma_channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* make sure we clear DMAEnab, autoSet bits from previous run */</span>

	<span class="cm">/* OUT/transmit/EP0 or IN/receive? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_out</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u16</span>	<span class="n">csr</span><span class="p">;</span>
		<span class="n">u16</span>	<span class="n">int_txe</span><span class="p">;</span>
		<span class="n">u16</span>	<span class="n">load_count</span><span class="p">;</span>

		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>

		<span class="cm">/* disable interrupt in case we flush */</span>
		<span class="n">int_txe</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">MUSB_INTRTXE</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">MUSB_INTRTXE</span><span class="p">,</span> <span class="n">int_txe</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">epnum</span><span class="p">));</span>

		<span class="cm">/* general endpoint setup */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">epnum</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* flush all old state, set default */</span>
			<span class="n">musb_h_tx_flush_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * We must not clear the DMAMODE bit before or in</span>
<span class="cm">			 * the same cycle with the DMAENAB bit, so we clear</span>
<span class="cm">			 * the latter first...</span>
<span class="cm">			 */</span>
			<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_TXCSR_H_NAKTIMEOUT</span>
					<span class="o">|</span> <span class="n">MUSB_TXCSR_AUTOSET</span>
					<span class="o">|</span> <span class="n">MUSB_TXCSR_DMAENAB</span>
					<span class="o">|</span> <span class="n">MUSB_TXCSR_FRCDATATOG</span>
					<span class="o">|</span> <span class="n">MUSB_TXCSR_H_RXSTALL</span>
					<span class="o">|</span> <span class="n">MUSB_TXCSR_H_ERROR</span>
					<span class="o">|</span> <span class="n">MUSB_TXCSR_TXPKTRDY</span>
					<span class="p">);</span>
			<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_MODE</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">usb_gettoggle</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
				<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_H_WR_DATATOGGLE</span>
					<span class="o">|</span> <span class="n">MUSB_TXCSR_H_DATATOGGLE</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_TXCSR_CLRDATATOG</span><span class="p">;</span>

			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
			<span class="cm">/* REVISIT may need to clear FLUSHFIFO ... */</span>
			<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_TXCSR_DMAMODE</span><span class="p">;</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
			<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* endpoint 0: just flush */</span>
			<span class="n">musb_h_ep0_flush_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* target addr and (for multipoint) hub addr/port */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">is_multipoint</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">musb_write_txfunaddr</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">addr_reg</span><span class="p">);</span>
			<span class="n">musb_write_txhubaddr</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_addr_reg</span><span class="p">);</span>
			<span class="n">musb_write_txhubport</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_port_reg</span><span class="p">);</span>
<span class="cm">/* FIXME if !epnum, do the same for RX ... */</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">musb_writeb</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">MUSB_FADDR</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">addr_reg</span><span class="p">);</span>

		<span class="cm">/* protocol/endpoint/interval/NAKlimit */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">epnum</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">musb_writeb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXTYPE</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">type_reg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">double_buffer_not_ok</span><span class="p">)</span>
				<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXMAXP</span><span class="p">,</span>
						<span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">max_packet_sz_tx</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">can_bulk_split</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">))</span>
				<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXMAXP</span><span class="p">,</span> <span class="n">packet_sz</span>
					<span class="o">|</span> <span class="p">((</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">max_packet_sz_tx</span> <span class="o">/</span>
						<span class="n">packet_sz</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXMAXP</span><span class="p">,</span>
						<span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span> <span class="o">|</span>
						<span class="p">((</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hb_mult</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">));</span>
			<span class="n">musb_writeb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXINTERVAL</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">intv_reg</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">musb_writeb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_NAKLIMIT0</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">intv_reg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">is_multipoint</span><span class="p">)</span>
				<span class="n">musb_writeb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TYPE0</span><span class="p">,</span>
						<span class="n">qh</span><span class="o">-&gt;</span><span class="n">type_reg</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">can_bulk_split</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">))</span>
			<span class="n">load_count</span> <span class="o">=</span> <span class="n">min</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">max_packet_sz_tx</span><span class="p">,</span>
						<span class="n">len</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">load_count</span> <span class="o">=</span> <span class="n">min</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">packet_sz</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dma_channel</span> <span class="o">&amp;&amp;</span> <span class="n">musb_tx_dma_program</span><span class="p">(</span><span class="n">dma_controller</span><span class="p">,</span>
					<span class="n">hw_ep</span><span class="p">,</span> <span class="n">qh</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">len</span><span class="p">))</span>
			<span class="n">load_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">load_count</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* PIO to load FIFO */</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">segsize</span> <span class="o">=</span> <span class="n">load_count</span><span class="p">;</span>
			<span class="n">musb_write_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">load_count</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* re-enable interrupt */</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">MUSB_INTRTXE</span><span class="p">,</span> <span class="n">int_txe</span><span class="p">);</span>

	<span class="cm">/* IN/receive */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u16</span>	<span class="n">csr</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">rx_reinit</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">musb_rx_reinit</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">qh</span><span class="p">,</span> <span class="n">hw_ep</span><span class="p">);</span>

			<span class="cm">/* init new state: toggle and NYET, maybe DMA later */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">usb_gettoggle</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
				<span class="n">csr</span> <span class="o">=</span> <span class="n">MUSB_RXCSR_H_WR_DATATOGGLE</span>
					<span class="o">|</span> <span class="n">MUSB_RXCSR_H_DATATOGGLE</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">csr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">USB_ENDPOINT_XFER_INT</span><span class="p">)</span>
				<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_DISNYET</span><span class="p">;</span>

		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">MUSB_RXCSR_RXPKTRDY</span>
					<span class="o">|</span> <span class="n">MUSB_RXCSR_DMAENAB</span>
					<span class="o">|</span> <span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">))</span>
				<span class="n">ERR</span><span class="p">(</span><span class="s">&quot;broken !rx_reinit, ep%d csr %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						<span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>

			<span class="cm">/* scrub any stale state, leaving toggle alone */</span>
			<span class="n">csr</span> <span class="o">&amp;=</span> <span class="n">MUSB_RXCSR_DISNYET</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* kick things off */</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">is_cppi_enabled</span><span class="p">()</span> <span class="o">||</span> <span class="n">tusb_dma_omap</span><span class="p">())</span> <span class="o">&amp;&amp;</span> <span class="n">dma_channel</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Candidate for DMA */</span>
			<span class="n">dma_channel</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">=</span> <span class="mi">0L</span><span class="p">;</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">segsize</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>

			<span class="cm">/* AUTOREQ is in a DMA register */</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
			<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * Unless caller treats short RX transfers as</span>
<span class="cm">			 * errors, we dare not queue multiple transfers.</span>
<span class="cm">			 */</span>
			<span class="n">dma_ok</span> <span class="o">=</span> <span class="n">dma_controller</span><span class="o">-&gt;</span><span class="n">channel_program</span><span class="p">(</span><span class="n">dma_channel</span><span class="p">,</span>
					<span class="n">packet_sz</span><span class="p">,</span> <span class="o">!</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_flags</span> <span class="o">&amp;</span>
						     <span class="n">URB_SHORT_NOT_OK</span><span class="p">),</span>
					<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_dma</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
					<span class="n">qh</span><span class="o">-&gt;</span><span class="n">segsize</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma_ok</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dma_controller</span><span class="o">-&gt;</span><span class="n">channel_release</span><span class="p">(</span><span class="n">dma_channel</span><span class="p">);</span>
				<span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span> <span class="o">=</span> <span class="n">dma_channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_DMAENAB</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">;</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;RXCSR%d := %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Service the default endpoint (ep0) as host.</span>
<span class="cm"> * Return true until it&#39;s time to start the status stage.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">musb_h_ep0_continue</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="n">u16</span> <span class="n">len</span><span class="p">,</span> <span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span>			 <span class="n">more</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="o">*</span><span class="n">fifo_dest</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">fifo_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">control_ep</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">in_qh</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">usb_ctrlrequest</span>	<span class="o">*</span><span class="n">request</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">MUSB_EP0_IN</span>:
		<span class="n">fifo_dest</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span> <span class="o">+</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">;</span>
		<span class="n">fifo_count</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span> <span class="o">-</span>
				   <span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fifo_count</span> <span class="o">&lt;</span> <span class="n">len</span><span class="p">)</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EOVERFLOW</span><span class="p">;</span>

		<span class="n">musb_read_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">fifo_count</span><span class="p">,</span> <span class="n">fifo_dest</span><span class="p">);</span>

		<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">fifo_count</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* always terminate on short read; it&#39;s</span>
<span class="cm">			 * rarely reported as an error.</span>
<span class="cm">			 */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">&lt;</span>
				<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span><span class="p">)</span>
			<span class="n">more</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">MUSB_EP0_START</span>:
		<span class="n">request</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">usb_ctrlrequest</span> <span class="o">*</span><span class="p">)</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">setup_packet</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request</span><span class="o">-&gt;</span><span class="n">wLength</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;start no-DATA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">request</span><span class="o">-&gt;</span><span class="n">bRequestType</span> <span class="o">&amp;</span> <span class="n">USB_DIR_IN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;start IN-DATA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span> <span class="o">=</span> <span class="n">MUSB_EP0_IN</span><span class="p">;</span>
			<span class="n">more</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;start OUT-DATA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span> <span class="o">=</span> <span class="n">MUSB_EP0_OUT</span><span class="p">;</span>
			<span class="n">more</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* FALLTHROUGH */</span>
	<span class="k">case</span> <span class="n">MUSB_EP0_OUT</span>:
		<span class="n">fifo_count</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">,</span>
				   <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span> <span class="o">-</span>
				   <span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fifo_count</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">fifo_dest</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span>
					<span class="o">+</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">);</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;Sending %d byte%s to ep0 fifo %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">fifo_count</span><span class="p">,</span>
					<span class="p">(</span><span class="n">fifo_count</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;&quot;</span> <span class="o">:</span> <span class="s">&quot;s&quot;</span><span class="p">,</span>
					<span class="n">fifo_dest</span><span class="p">);</span>
			<span class="n">musb_write_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">fifo_count</span><span class="p">,</span> <span class="n">fifo_dest</span><span class="p">);</span>

			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">fifo_count</span><span class="p">;</span>
			<span class="n">more</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ERR</span><span class="p">(</span><span class="s">&quot;bogus ep0 stage %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">more</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Handle default endpoint interrupt as host. Only called in IRQ time</span>
<span class="cm"> * from musb_interrupt().</span>
<span class="cm"> *</span>
<span class="cm"> * called with controller irqlocked</span>
<span class="cm"> */</span>
<span class="n">irqreturn_t</span> <span class="nf">musb_h_ep0_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">urb</span>		<span class="o">*</span><span class="n">urb</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">csr</span><span class="p">,</span> <span class="n">len</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">control_ep</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">in_qh</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">complete</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">irqreturn_t</span>		<span class="n">retval</span> <span class="o">=</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="cm">/* ep0 only has one queue, &quot;in&quot; */</span>
	<span class="n">urb</span> <span class="o">=</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>

	<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_CSR0</span><span class="p">);</span>
	<span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_CSR0_RXPKTRDY</span><span class="p">)</span>
			<span class="o">?</span> <span class="n">musb_readb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_COUNT0</span><span class="p">)</span>
			<span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;&lt;== csr0 %04x, qh %p, count %d, urb %p, stage %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">csr</span><span class="p">,</span> <span class="n">qh</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span><span class="p">);</span>

	<span class="cm">/* if we just did status stage, we are done */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">MUSB_EP0_STATUS</span> <span class="o">==</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
		<span class="n">complete</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* prepare status */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_CSR0_H_RXSTALL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;STALLING ENDPOINT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPIPE</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_CSR0_H_ERROR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;no response, csr0 %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPROTO</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_CSR0_H_NAKTIMEOUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;control NAK timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* NOTE:  this code path would be a good place to PAUSE a</span>
<span class="cm">		 * control transfer, if another one is queued, so that</span>
<span class="cm">		 * ep0 is more likely to stay busy.  That&#39;s already done</span>
<span class="cm">		 * for bulk RX transfers.</span>
<span class="cm">		 *</span>
<span class="cm">		 * if (qh-&gt;ring.next != &amp;musb-&gt;control), then</span>
<span class="cm">		 * we have a candidate... NAKing is *NOT* an error</span>
<span class="cm">		 */</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_CSR0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;aborting</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="p">)</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>
		<span class="n">complete</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

		<span class="cm">/* use the proper sequence to abort the transfer */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">csr</span> <span class="o">&amp;</span> <span class="n">MUSB_CSR0_H_REQPKT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_CSR0_H_REQPKT</span><span class="p">;</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_CSR0</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
			<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_CSR0_H_NAKTIMEOUT</span><span class="p">;</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_CSR0</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">musb_h_ep0_flush_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">musb_writeb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_NAKLIMIT0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* clear it */</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_CSR0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">urb</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* stop endpoint since we have no place for its data, this</span>
<span class="cm">		 * SHOULD NEVER HAPPEN! */</span>
		<span class="n">ERR</span><span class="p">(</span><span class="s">&quot;no URB for end 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">musb_h_ep0_flush_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">complete</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* call common logic and prepare response */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">musb_h_ep0_continue</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">urb</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* more packets required */</span>
			<span class="n">csr</span> <span class="o">=</span> <span class="p">(</span><span class="n">MUSB_EP0_IN</span> <span class="o">==</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span><span class="p">)</span>
				<span class="o">?</span>  <span class="n">MUSB_CSR0_H_REQPKT</span> <span class="o">:</span> <span class="n">MUSB_CSR0_TXPKTRDY</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* data transfer complete; perform status phase */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">usb_pipeout</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">)</span>
					<span class="o">||</span> <span class="o">!</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span><span class="p">)</span>
				<span class="n">csr</span> <span class="o">=</span> <span class="n">MUSB_CSR0_H_STATUSPKT</span>
					<span class="o">|</span> <span class="n">MUSB_CSR0_H_REQPKT</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">csr</span> <span class="o">=</span> <span class="n">MUSB_CSR0_H_STATUSPKT</span>
					<span class="o">|</span> <span class="n">MUSB_CSR0_TXPKTRDY</span><span class="p">;</span>

			<span class="cm">/* flag status stage */</span>
			<span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span> <span class="o">=</span> <span class="n">MUSB_EP0_STATUS</span><span class="p">;</span>

			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep0 STATUS, csr %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>

		<span class="p">}</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_CSR0</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">musb</span><span class="o">-&gt;</span><span class="n">ep0_stage</span> <span class="o">=</span> <span class="n">MUSB_EP0_IDLE</span><span class="p">;</span>

	<span class="cm">/* call completion handler if done */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">complete</span><span class="p">)</span>
		<span class="n">musb_advance_schedule</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">hw_ep</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="nl">done:</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>


<span class="cp">#ifdef CONFIG_USB_INVENTRA_DMA</span>

<span class="cm">/* Host side TX (OUT) using Mentor DMA works as follows:</span>
<span class="cm">	submit_urb -&gt;</span>
<span class="cm">		- if queue was empty, Program Endpoint</span>
<span class="cm">		- ... which starts DMA to fifo in mode 1 or 0</span>

<span class="cm">	DMA Isr (transfer complete) -&gt; TxAvail()</span>
<span class="cm">		- Stop DMA (~DmaEnab)	(&lt;--- Alert ... currently happens</span>
<span class="cm">					only in musb_cleanup_urb)</span>
<span class="cm">		- TxPktRdy has to be set in mode 0 or for</span>
<span class="cm">			short packets in mode 1.</span>
<span class="cm">*/</span>

<span class="cp">#endif</span>

<span class="cm">/* Service a Tx-Available or dma completion irq for the endpoint */</span>
<span class="kt">void</span> <span class="nf">musb_host_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="n">u8</span> <span class="n">epnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span>			<span class="n">pipe</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">tx_csr</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">length</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">endpoints</span> <span class="o">+</span> <span class="n">epnum</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">out_qh</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">urb</span>		<span class="o">*</span><span class="n">urb</span> <span class="o">=</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
	<span class="n">u32</span>			<span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">dma</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">transfer_pending</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
	<span class="n">tx_csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>

	<span class="cm">/* with CPPI, DMA sometimes triggers &quot;extra&quot; irqs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">urb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;extra TX%d ready, csr %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">tx_csr</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pipe</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">;</span>
	<span class="n">dma</span> <span class="o">=</span> <span class="n">is_dma_capable</span><span class="p">()</span> <span class="o">?</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;OUT/TX%d end, csr %04x%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">tx_csr</span><span class="p">,</span>
			<span class="n">dma</span> <span class="o">?</span> <span class="s">&quot;, dma&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>

	<span class="cm">/* check for errors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_H_RXSTALL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* dma was disabled, fifo flushed */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;TX end %d stall</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>

		<span class="cm">/* stall; record URB status */</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPIPE</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_H_ERROR</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* (NON-ISO) dma was disabled, fifo flushed */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;TX 3strikes on ep=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>

		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_H_NAKTIMEOUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;TX end=%d device not responding</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>

		<span class="cm">/* NOTE:  this code path would be a good place to PAUSE a</span>
<span class="cm">		 * transfer, if there&#39;s some other (nonperiodic) tx urb</span>
<span class="cm">		 * that could use this fifo.  (dma complicates it...)</span>
<span class="cm">		 * That&#39;s already done for bulk RX transfers.</span>
<span class="cm">		 *</span>
<span class="cm">		 * if (bulk &amp;&amp; qh-&gt;ring.next != &amp;musb-&gt;out_bulk), then</span>
<span class="cm">		 * we have a candidate... NAKing is *NOT* an error</span>
<span class="cm">		 */</span>
		<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span>
				<span class="n">MUSB_TXCSR_H_WZC_BITS</span>
				<span class="o">|</span> <span class="n">MUSB_TXCSR_TXPKTRDY</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_channel_status</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">==</span> <span class="n">MUSB_DMA_STATUS_BUSY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_CORE_ABORT</span><span class="p">;</span>
			<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="o">-&gt;</span><span class="n">channel_abort</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* do the proper sequence to abort the transfer in the</span>
<span class="cm">		 * usb core; the dma engine should already be stopped.</span>
<span class="cm">		 */</span>
		<span class="n">musb_h_tx_flush_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">);</span>
		<span class="n">tx_csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_TXCSR_AUTOSET</span>
				<span class="o">|</span> <span class="n">MUSB_TXCSR_DMAENAB</span>
				<span class="o">|</span> <span class="n">MUSB_TXCSR_H_ERROR</span>
				<span class="o">|</span> <span class="n">MUSB_TXCSR_H_RXSTALL</span>
				<span class="o">|</span> <span class="n">MUSB_TXCSR_H_NAKTIMEOUT</span>
				<span class="p">);</span>

		<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">tx_csr</span><span class="p">);</span>
		<span class="cm">/* REVISIT may need to clear FLUSHFIFO ... */</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">tx_csr</span><span class="p">);</span>
		<span class="n">musb_writeb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXINTERVAL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* second cppi case */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_channel_status</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">==</span> <span class="n">MUSB_DMA_STATUS_BUSY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;extra TX%d ready, csr %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">tx_csr</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_dma_capable</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">dma</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * DMA has completed.  But if we&#39;re using DMA mode 1 (multi</span>
<span class="cm">		 * packet DMA), we need a terminal TXPKTRDY interrupt before</span>
<span class="cm">		 * we can consider this transfer completed, lest we trash</span>
<span class="cm">		 * its last packet when writing the next URB&#39;s data.  So we</span>
<span class="cm">		 * switch back to mode 0 to get that interrupt; we&#39;ll come</span>
<span class="cm">		 * back here once it happens.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_DMAMODE</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * We shouldn&#39;t clear DMAMODE with DMAENAB set; so</span>
<span class="cm">			 * clear them in a safe order.  That should be OK</span>
<span class="cm">			 * once TXPKTRDY has been set (and I&#39;ve never seen</span>
<span class="cm">			 * it being 0 at this moment -- DMA interrupt latency</span>
<span class="cm">			 * is significant) but if it hasn&#39;t been then we have</span>
<span class="cm">			 * no choice but to stop being polite and ignore the</span>
<span class="cm">			 * programmer&#39;s guide... :-)</span>
<span class="cm">			 *</span>
<span class="cm">			 * Note that we must write TXCSR with TXPKTRDY cleared</span>
<span class="cm">			 * in order not to re-trigger the packet send (this bit</span>
<span class="cm">			 * can&#39;t be cleared by CPU), and there&#39;s another caveat:</span>
<span class="cm">			 * TXPKTRDY may be set shortly and then cleared in the</span>
<span class="cm">			 * double-buffered FIFO mode, so we do an extra TXCSR</span>
<span class="cm">			 * read for debouncing...</span>
<span class="cm">			 */</span>
			<span class="n">tx_csr</span> <span class="o">&amp;=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_TXPKTRDY</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tx_csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_TXCSR_DMAENAB</span> <span class="o">|</span>
					    <span class="n">MUSB_TXCSR_TXPKTRDY</span><span class="p">);</span>
				<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span>
					    <span class="n">tx_csr</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_H_WZC_BITS</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">tx_csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_TXCSR_DMAMODE</span> <span class="o">|</span>
				    <span class="n">MUSB_TXCSR_TXPKTRDY</span><span class="p">);</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span>
				    <span class="n">tx_csr</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_H_WZC_BITS</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * There is no guarantee that we&#39;ll get an interrupt</span>
<span class="cm">			 * after clearing DMAMODE as we might have done this</span>
<span class="cm">			 * too late (after TXPKTRDY was cleared by controller).</span>
<span class="cm">			 * Re-read TXCSR as we have spoiled its previous value.</span>
<span class="cm">			 */</span>
			<span class="n">tx_csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * We may get here from a DMA completion or TXPKTRDY interrupt.</span>
<span class="cm">		 * In any case, we must check the FIFO status here and bail out</span>
<span class="cm">		 * only if the FIFO still has data -- that should prevent the</span>
<span class="cm">		 * &quot;missed&quot; TXPKTRDY interrupts and deal with double-buffered</span>
<span class="cm">		 * FIFO mode too...</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tx_csr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">MUSB_TXCSR_FIFONOTEMPTY</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_TXPKTRDY</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;DMA complete but packet still in FIFO, &quot;</span>
			    <span class="s">&quot;CSR %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tx_csr</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span> <span class="o">||</span> <span class="n">dma</span> <span class="o">||</span> <span class="n">usb_pipeisoc</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="p">)</span>
			<span class="n">length</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">length</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">segsize</span><span class="p">;</span>
		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+=</span> <span class="n">length</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">usb_pipeisoc</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">usb_iso_packet_descriptor</span>	<span class="o">*</span><span class="n">d</span><span class="p">;</span>

			<span class="n">d</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">iso_frame_desc</span> <span class="o">+</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">iso_idx</span><span class="p">;</span>
			<span class="n">d</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">=</span> <span class="n">length</span><span class="p">;</span>
			<span class="n">d</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">iso_idx</span> <span class="o">&gt;=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">number_of_packets</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">d</span><span class="o">++</span><span class="p">;</span>
				<span class="n">offset</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
				<span class="n">length</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dma</span> <span class="o">&amp;&amp;</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span> <span class="o">==</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* see if we need to send more data, or ZLP */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">segsize</span> <span class="o">&lt;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">)</span>
				<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">==</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span>
					<span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_flags</span>
						<span class="o">&amp;</span> <span class="n">URB_ZERO_PACKET</span><span class="p">))</span>
				<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">done</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">offset</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
				<span class="n">length</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span> <span class="o">-</span> <span class="n">offset</span><span class="p">;</span>
				<span class="n">transfer_pending</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* urb-&gt;status != -EINPROGRESS means request has been faulted,</span>
<span class="cm">	 * so we must abort this transfer after cleanup</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">status</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">done</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* set status */</span>
		<span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>
		<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
		<span class="n">musb_advance_schedule</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">hw_ep</span><span class="p">,</span> <span class="n">USB_DIR_OUT</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">usb_pipeisoc</span><span class="p">(</span><span class="n">pipe</span><span class="p">)</span> <span class="o">||</span> <span class="n">transfer_pending</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">musb_tx_dma_program</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="p">,</span> <span class="n">hw_ep</span><span class="p">,</span> <span class="n">qh</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span>
				<span class="n">offset</span><span class="p">,</span> <span class="n">length</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">is_cppi_enabled</span><span class="p">()</span> <span class="o">||</span> <span class="n">tusb_dma_omap</span><span class="p">())</span>
				<span class="n">musb_h_tx_dma_start</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>	<span class="k">if</span> <span class="p">(</span><span class="n">tx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_TXCSR_DMAENAB</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;not complete, but DMA enabled?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * PIO: start next packet in this URB.</span>
<span class="cm">	 *</span>
<span class="cm">	 * REVISIT: some docs say that when hw_ep-&gt;tx_double_buffered,</span>
<span class="cm">	 * (and presumably, FIFO is not half-full) we should write *two*</span>
<span class="cm">	 * packets before updating TXCSR; other docs disagree...</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">&gt;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">)</span>
		<span class="n">length</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">;</span>
	<span class="cm">/* Unmap the buffer so that CPU can use it */</span>
	<span class="n">usb_hcd_unmap_urb_for_dma</span><span class="p">(</span><span class="n">musb_to_hcd</span><span class="p">(</span><span class="n">musb</span><span class="p">),</span> <span class="n">urb</span><span class="p">);</span>
	<span class="n">musb_write_fifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">length</span><span class="p">,</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">segsize</span> <span class="o">=</span> <span class="n">length</span><span class="p">;</span>

	<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
	<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span>
			<span class="n">MUSB_TXCSR_H_WZC_BITS</span> <span class="o">|</span> <span class="n">MUSB_TXCSR_TXPKTRDY</span><span class="p">);</span>
<span class="p">}</span>


<span class="cp">#ifdef CONFIG_USB_INVENTRA_DMA</span>

<span class="cm">/* Host side RX (IN) using Mentor DMA works as follows:</span>
<span class="cm">	submit_urb -&gt;</span>
<span class="cm">		- if queue was empty, ProgramEndpoint</span>
<span class="cm">		- first IN token is sent out (by setting ReqPkt)</span>
<span class="cm">	LinuxIsr -&gt; RxReady()</span>
<span class="cm">	/\	=&gt; first packet is received</span>
<span class="cm">	|	- Set in mode 0 (DmaEnab, ~ReqPkt)</span>
<span class="cm">	|		-&gt; DMA Isr (transfer complete) -&gt; RxReady()</span>
<span class="cm">	|		    - Ack receive (~RxPktRdy), turn off DMA (~DmaEnab)</span>
<span class="cm">	|		    - if urb not complete, send next IN token (ReqPkt)</span>
<span class="cm">	|			   |		else complete urb.</span>
<span class="cm">	|			   |</span>
<span class="cm">	---------------------------</span>
<span class="cm"> *</span>
<span class="cm"> * Nuances of mode 1:</span>
<span class="cm"> *	For short packets, no ack (+RxPktRdy) is sent automatically</span>
<span class="cm"> *	(even if AutoClear is ON)</span>
<span class="cm"> *	For full packets, ack (~RxPktRdy) and next IN token (+ReqPkt) is sent</span>
<span class="cm"> *	automatically =&gt; major problem, as collecting the next packet becomes</span>
<span class="cm"> *	difficult. Hence mode 1 is not used.</span>
<span class="cm"> *</span>
<span class="cm"> * REVISIT</span>
<span class="cm"> *	All we care about at this driver level is that</span>
<span class="cm"> *       (a) all URBs terminate with REQPKT cleared and fifo(s) empty;</span>
<span class="cm"> *       (b) termination conditions are: short RX, or buffer full;</span>
<span class="cm"> *       (c) fault modes include</span>
<span class="cm"> *           - iff URB_SHORT_NOT_OK, short RX status is -EREMOTEIO.</span>
<span class="cm"> *             (and that endpoint&#39;s dma queue stops immediately)</span>
<span class="cm"> *           - overflow (full, PLUS more bytes in the terminal packet)</span>
<span class="cm"> *</span>
<span class="cm"> *	So for example, usb-storage sets URB_SHORT_NOT_OK, and would</span>
<span class="cm"> *	thus be a great candidate for using mode 1 ... for all but the</span>
<span class="cm"> *	last packet of one URB&#39;s transfer.</span>
<span class="cm"> */</span>

<span class="cp">#endif</span>

<span class="cm">/* Schedule next QH from musb-&gt;in_bulk and move the current qh to</span>
<span class="cm"> * the end; avoids starvation for other endpoints.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">musb_bulk_rx_nak_timeout</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">musb_hw_ep</span> <span class="o">*</span><span class="n">ep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">urb</span>		<span class="o">*</span><span class="n">urb</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">cur_qh</span><span class="p">,</span> <span class="o">*</span><span class="n">next_qh</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">rx_csr</span><span class="p">;</span>

	<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">);</span>
	<span class="n">dma</span> <span class="o">=</span> <span class="n">is_dma_capable</span><span class="p">()</span> <span class="o">?</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* clear nak timeout bit */</span>
	<span class="n">rx_csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>
	<span class="n">rx_csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_H_WZC_BITS</span><span class="p">;</span>
	<span class="n">rx_csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_RXCSR_DATAERROR</span><span class="p">;</span>
	<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">rx_csr</span><span class="p">);</span>

	<span class="n">cur_qh</span> <span class="o">=</span> <span class="n">first_qh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">in_bulk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cur_qh</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">urb</span> <span class="o">=</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">cur_qh</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_channel_status</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">==</span> <span class="n">MUSB_DMA_STATUS_BUSY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_CORE_ABORT</span><span class="p">;</span>
			<span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="o">-&gt;</span><span class="n">channel_abort</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span><span class="p">;</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">=</span> <span class="mi">0L</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">musb_save_toggle</span><span class="p">(</span><span class="n">cur_qh</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">urb</span><span class="p">);</span>

		<span class="cm">/* move cur_qh to end of queue */</span>
		<span class="n">list_move_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cur_qh</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">in_bulk</span><span class="p">);</span>

		<span class="cm">/* get the next qh from musb-&gt;in_bulk */</span>
		<span class="n">next_qh</span> <span class="o">=</span> <span class="n">first_qh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">in_bulk</span><span class="p">);</span>

		<span class="cm">/* set rx_reinit and schedule the next qh */</span>
		<span class="n">ep</span><span class="o">-&gt;</span><span class="n">rx_reinit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">musb_start_urb</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">next_qh</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Service an RX interrupt for the given IN endpoint; docs cover bulk, iso,</span>
<span class="cm"> * and high-bandwidth IN transfer cases.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">musb_host_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span> <span class="o">*</span><span class="n">musb</span><span class="p">,</span> <span class="n">u8</span> <span class="n">epnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">urb</span>		<span class="o">*</span><span class="n">urb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">endpoints</span> <span class="o">+</span> <span class="n">epnum</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">in_qh</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">xfer_len</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mbase</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">pipe</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">rx_csr</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">iso_err</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">dma</span><span class="p">;</span>

	<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>

	<span class="n">urb</span> <span class="o">=</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
	<span class="n">dma</span> <span class="o">=</span> <span class="n">is_dma_capable</span><span class="p">()</span> <span class="o">?</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">xfer_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rx_csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">rx_csr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">urb</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* REVISIT -- THIS SHOULD NEVER HAPPEN ... but, at least</span>
<span class="cm">		 * usbtest #11 (unlinks) triggers it regularly, sometimes</span>
<span class="cm">		 * with fifo full.  (Only with DMA??)</span>
<span class="cm">		 */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;BOGUS RX%d ready, csr %04x, count %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span>
			<span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCOUNT</span><span class="p">));</span>
		<span class="n">musb_h_flush_rxfifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">MUSB_RXCSR_CLRDATATOG</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pipe</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;&lt;== hw %d rxcsr %04x, urb actual %d (+dma %zu)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">epnum</span><span class="p">,</span> <span class="n">rx_csr</span><span class="p">,</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">,</span>
		<span class="n">dma</span> <span class="o">?</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* check for errors, concurrent stall &amp; unlink is not really</span>
<span class="cm">	 * handled yet! */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_H_RXSTALL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;RX end %d STALL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>

		<span class="cm">/* stall; record URB status */</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPIPE</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_H_ERROR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;end %d RX proto error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>

		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPROTO</span><span class="p">;</span>
		<span class="n">musb_writeb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXINTERVAL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_DATAERROR</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">USB_ENDPOINT_XFER_ISOC</span> <span class="o">!=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;RX end %d NAK timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>

			<span class="cm">/* NOTE: NAKing is *NOT* an error, so we want to</span>
<span class="cm">			 * continue.  Except ... if there&#39;s a request for</span>
<span class="cm">			 * another QH, use that instead of starving it.</span>
<span class="cm">			 *</span>
<span class="cm">			 * Devices like Ethernet and serial adapters keep</span>
<span class="cm">			 * reads posted at all times, which will starve</span>
<span class="cm">			 * other devices without this logic.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">usb_pipebulk</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">)</span>
					<span class="o">&amp;&amp;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">mux</span> <span class="o">==</span> <span class="mi">1</span>
					<span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">list_is_singular</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">in_bulk</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">musb_bulk_rx_nak_timeout</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">hw_ep</span><span class="p">);</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
			<span class="n">rx_csr</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_H_WZC_BITS</span><span class="p">;</span>
			<span class="n">rx_csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_RXCSR_DATAERROR</span><span class="p">;</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">rx_csr</span><span class="p">);</span>

			<span class="k">goto</span> <span class="n">finish</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;RX end %d ISO data error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
			<span class="cm">/* packet error reported later */</span>
			<span class="n">iso_err</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_INCOMPRX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;end %d high bandwidth incomplete ISO packet RX</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">epnum</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPROTO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* faults abort the transfer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* clean up dma and collect transfer count */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_channel_status</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">==</span> <span class="n">MUSB_DMA_STATUS_BUSY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_CORE_ABORT</span><span class="p">;</span>
			<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="o">-&gt;</span><span class="n">channel_abort</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
			<span class="n">xfer_len</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">musb_h_flush_rxfifo</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">MUSB_RXCSR_CLRDATATOG</span><span class="p">);</span>
		<span class="n">musb_writeb</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXINTERVAL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">finish</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">dma_channel_status</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">==</span> <span class="n">MUSB_DMA_STATUS_BUSY</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* SHOULD NEVER HAPPEN ... but at least DaVinci has done it */</span>
		<span class="n">ERR</span><span class="p">(</span><span class="s">&quot;RX%d dma busy, csr %04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">rx_csr</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">finish</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* thorough shutdown for now ... given more precise fault handling</span>
<span class="cm">	 * and better queueing support, we might keep a DMA pipeline going</span>
<span class="cm">	 * while processing this irq for earlier completions.</span>
<span class="cm">	 */</span>

	<span class="cm">/* FIXME this is _way_ too much in-line logic for Mentor DMA */</span>

<span class="cp">#ifndef CONFIG_USB_INVENTRA_DMA</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">)</span>  <span class="p">{</span>
		<span class="cm">/* REVISIT this happened for a while on some short reads...</span>
<span class="cm">		 * the cleanup still needs investigation... looks bad...</span>
<span class="cm">		 * and also duplicates dma cleanup code above ... plus,</span>
<span class="cm">		 * shouldn&#39;t this be the &quot;half full&quot; double buffer case?</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_channel_status</span><span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">==</span> <span class="n">MUSB_DMA_STATUS_BUSY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">MUSB_DMA_STATUS_CORE_ABORT</span><span class="p">;</span>
			<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="o">-&gt;</span><span class="n">channel_abort</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
			<span class="n">xfer_len</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span><span class="p">;</span>
			<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;RXCSR%d %04x, reqpkt, len %zu%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span> <span class="n">rx_csr</span><span class="p">,</span>
				<span class="n">xfer_len</span><span class="p">,</span> <span class="n">dma</span> <span class="o">?</span> <span class="s">&quot;, dma&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
		<span class="n">rx_csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">;</span>

		<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span>
				<span class="n">MUSB_RXCSR_H_WZC_BITS</span> <span class="o">|</span> <span class="n">rx_csr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_DMAENAB</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">xfer_len</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span><span class="p">;</span>

		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_RXCSR_DMAENAB</span>
			<span class="o">|</span> <span class="n">MUSB_RXCSR_H_AUTOREQ</span>
			<span class="o">|</span> <span class="n">MUSB_RXCSR_AUTOCLEAR</span>
			<span class="o">|</span> <span class="n">MUSB_RXCSR_RXPKTRDY</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_USB_INVENTRA_DMA</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">usb_pipeisoc</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">usb_iso_packet_descriptor</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>

			<span class="n">d</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">iso_frame_desc</span> <span class="o">+</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">iso_idx</span><span class="p">;</span>
			<span class="n">d</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">=</span> <span class="n">xfer_len</span><span class="p">;</span>

			<span class="cm">/* even if there was an error, we did the dma</span>
<span class="cm">			 * for iso_frame_desc-&gt;length</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EILSEQ</span> <span class="o">&amp;&amp;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EOVERFLOW</span><span class="p">)</span>
				<span class="n">d</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">iso_idx</span> <span class="o">&gt;=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">number_of_packets</span><span class="p">)</span>
				<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

		<span class="p">}</span> <span class="k">else</span>  <span class="p">{</span>
		<span class="cm">/* done if urb buffer is full or short packet is recd */</span>
		<span class="n">done</span> <span class="o">=</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+</span> <span class="n">xfer_len</span> <span class="o">&gt;=</span>
				<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span>
			<span class="o">||</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span> <span class="o">&lt;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* send IN token for next packet, without AUTOREQ */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">done</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">;</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span>
				<span class="n">MUSB_RXCSR_H_WZC_BITS</span> <span class="o">|</span> <span class="n">val</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;ep %d dma %s, rxcsr %04x, rxcount %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">epnum</span><span class="p">,</span>
			<span class="n">done</span> <span class="o">?</span> <span class="s">&quot;off&quot;</span> <span class="o">:</span> <span class="s">&quot;reset&quot;</span><span class="p">,</span>
			<span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">),</span>
			<span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCOUNT</span><span class="p">));</span>
<span class="cp">#else</span>
		<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* if no errors, be sure a packet is ready for unloading */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rx_csr</span> <span class="o">&amp;</span> <span class="n">MUSB_RXCSR_RXPKTRDY</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPROTO</span><span class="p">;</span>
			<span class="n">ERR</span><span class="p">(</span><span class="s">&quot;Rx interrupt with no errors or packet!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="cm">/* FIXME this is another &quot;SHOULD NEVER HAPPEN&quot; */</span>

<span class="cm">/* SCRUB (RX) */</span>
			<span class="cm">/* do the proper sequence to abort the transfer */</span>
			<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">mbase</span><span class="p">,</span> <span class="n">epnum</span><span class="p">);</span>
			<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">;</span>
			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">finish</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* we are expecting IN packets */</span>
<span class="cp">#ifdef CONFIG_USB_INVENTRA_DMA</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">dma_controller</span>	<span class="o">*</span><span class="n">c</span><span class="p">;</span>
			<span class="n">u16</span>			<span class="n">rx_count</span><span class="p">;</span>
			<span class="kt">int</span>			<span class="n">ret</span><span class="p">,</span> <span class="n">length</span><span class="p">;</span>
			<span class="n">dma_addr_t</span>		<span class="n">buf</span><span class="p">;</span>

			<span class="n">rx_count</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCOUNT</span><span class="p">);</span>

			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;RX%d count %d, buffer 0x%x len %d/%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">epnum</span><span class="p">,</span> <span class="n">rx_count</span><span class="p">,</span>
					<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_dma</span>
						<span class="o">+</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">,</span>
					<span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">,</span>
					<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span><span class="p">);</span>

			<span class="n">c</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">usb_pipeisoc</span><span class="p">(</span><span class="n">pipe</span><span class="p">))</span> <span class="p">{</span>
				<span class="kt">int</span> <span class="n">d_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">struct</span> <span class="n">usb_iso_packet_descriptor</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>

				<span class="n">d</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">iso_frame_desc</span> <span class="o">+</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">iso_idx</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">iso_err</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">d_status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EILSEQ</span><span class="p">;</span>
					<span class="n">urb</span><span class="o">-&gt;</span><span class="n">error_count</span><span class="o">++</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rx_count</span> <span class="o">&gt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">d_status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">d_status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EOVERFLOW</span><span class="p">;</span>
						<span class="n">urb</span><span class="o">-&gt;</span><span class="n">error_count</span><span class="o">++</span><span class="p">;</span>
					<span class="p">}</span>
					<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;** OVERFLOW %d into %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>\
					    <span class="n">rx_count</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">);</span>

					<span class="n">length</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="n">length</span> <span class="o">=</span> <span class="n">rx_count</span><span class="p">;</span>
				<span class="n">d</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">d_status</span><span class="p">;</span>
				<span class="n">buf</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_dma</span> <span class="o">+</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">length</span> <span class="o">=</span> <span class="n">rx_count</span><span class="p">;</span>
				<span class="n">buf</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_dma</span> <span class="o">+</span>
						<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">dma</span><span class="o">-&gt;</span><span class="n">desired_mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#ifdef USE_MODE1</span>
			<span class="cm">/* because of the issue below, mode 1 will</span>
<span class="cm">			 * only rarely behave with correct semantics.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_flags</span> <span class="o">&amp;</span>
						<span class="n">URB_SHORT_NOT_OK</span><span class="p">)</span>
				<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span> <span class="o">-</span>
						<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span><span class="p">)</span>
					<span class="o">&gt;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">)</span>
				<span class="n">dma</span><span class="o">-&gt;</span><span class="n">desired_mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rx_count</span> <span class="o">&lt;</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">max_packet_sz_rx</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">length</span> <span class="o">=</span> <span class="n">rx_count</span><span class="p">;</span>
				<span class="n">dma</span><span class="o">-&gt;</span><span class="n">desired_mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">length</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer_length</span><span class="p">;</span>
			<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* Disadvantage of using mode 1:</span>
<span class="cm"> *	It&#39;s basically usable only for mass storage class; essentially all</span>
<span class="cm"> *	other protocols also terminate transfers on short packets.</span>
<span class="cm"> *</span>
<span class="cm"> * Details:</span>
<span class="cm"> *	An extra IN token is sent at the end of the transfer (due to AUTOREQ)</span>
<span class="cm"> *	If you try to use mode 1 for (transfer_buffer_length - 512), and try</span>
<span class="cm"> *	to use the extra IN token to grab the last packet using mode 0, then</span>
<span class="cm"> *	the problem is that you cannot be sure when the device will send the</span>
<span class="cm"> *	last packet and RxPktRdy set. Sometimes the packet is recd too soon</span>
<span class="cm"> *	such that it gets lost when RxCSR is re-set at the end of the mode 1</span>
<span class="cm"> *	transfer, while sometimes it is recd just a little late so that if you</span>
<span class="cm"> *	try to configure for mode 0 soon after the mode 1 transfer is</span>
<span class="cm"> *	completed, you will find rxcount 0. Okay, so you might think why not</span>
<span class="cm"> *	wait for an interrupt when the pkt is recd. Well, you won&#39;t get any!</span>
<span class="cm"> */</span>

			<span class="n">val</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">);</span>
			<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_RXCSR_H_REQPKT</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">desired_mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MUSB_RXCSR_H_AUTOREQ</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">val</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_H_AUTOREQ</span><span class="p">;</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_DMAENAB</span><span class="p">;</span>

			<span class="cm">/* autoclear shouldn&#39;t be set in high bandwidth */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hb_mult</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">val</span> <span class="o">|=</span> <span class="n">MUSB_RXCSR_AUTOCLEAR</span><span class="p">;</span>

			<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_RXCSR</span><span class="p">,</span>
				<span class="n">MUSB_RXCSR_H_WZC_BITS</span> <span class="o">|</span> <span class="n">val</span><span class="p">);</span>

			<span class="cm">/* REVISIT if when actual_length != 0,</span>
<span class="cm">			 * transfer_buffer_length needs to be</span>
<span class="cm">			 * adjusted first...</span>
<span class="cm">			 */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">channel_program</span><span class="p">(</span>
				<span class="n">dma</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span><span class="p">,</span>
				<span class="n">dma</span><span class="o">-&gt;</span><span class="n">desired_mode</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">length</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">c</span><span class="o">-&gt;</span><span class="n">channel_release</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
				<span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
				<span class="n">dma</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
				<span class="cm">/* REVISIT reset CSR */</span>
			<span class="p">}</span>
		<span class="p">}</span>
<span class="cp">#endif	</span><span class="cm">/* Mentor DMA */</span><span class="cp"></span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Unmap the buffer so that CPU can use it */</span>
			<span class="n">usb_hcd_unmap_urb_for_dma</span><span class="p">(</span><span class="n">musb_to_hcd</span><span class="p">(</span><span class="n">musb</span><span class="p">),</span> <span class="n">urb</span><span class="p">);</span>
			<span class="n">done</span> <span class="o">=</span> <span class="n">musb_host_packet_rx</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span>
					<span class="n">epnum</span><span class="p">,</span> <span class="n">iso_err</span><span class="p">);</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;read %spacket</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">done</span> <span class="o">?</span> <span class="s">&quot;last &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">finish:</span>
	<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">xfer_len</span><span class="p">;</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+=</span> <span class="n">xfer_len</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">done</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">)</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>
		<span class="n">musb_advance_schedule</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">hw_ep</span><span class="p">,</span> <span class="n">USB_DIR_IN</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* schedule nodes correspond to peripheral endpoints, like an OHCI QH.</span>
<span class="cm"> * the software schedule associates multiple such nodes with a given</span>
<span class="cm"> * host side hardware endpoint + direction; scheduling may activate</span>
<span class="cm"> * that hardware endpoint.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">musb_schedule</span><span class="p">(</span>
	<span class="k">struct</span> <span class="n">musb</span>		<span class="o">*</span><span class="n">musb</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span><span class="p">,</span>
	<span class="kt">int</span>			<span class="n">is_in</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span>			<span class="n">idle</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">best_diff</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">best_end</span><span class="p">,</span> <span class="n">epnum</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="o">*</span><span class="n">head</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">toggle</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">txtype</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">urb</span>		<span class="o">*</span><span class="n">urb</span> <span class="o">=</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>

	<span class="cm">/* use fixed hardware for control and bulk */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">USB_ENDPOINT_XFER_CONTROL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">head</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">;</span>
		<span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">control_ep</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">success</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* else, periodic transfers get muxed to other endpoints */</span>

	<span class="cm">/*</span>
<span class="cm">	 * We know this qh hasn&#39;t been scheduled, so all we need to do</span>
<span class="cm">	 * is choose which hardware endpoint to put it on ...</span>
<span class="cm">	 *</span>
<span class="cm">	 * REVISIT what we really want here is a regular schedule tree</span>
<span class="cm">	 * like e.g. OHCI uses.</span>
<span class="cm">	 */</span>
	<span class="n">best_diff</span> <span class="o">=</span> <span class="mi">4096</span><span class="p">;</span>
	<span class="n">best_end</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">epnum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">endpoints</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">epnum</span> <span class="o">&lt;</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">nr_endpoints</span><span class="p">;</span>
			<span class="n">epnum</span><span class="o">++</span><span class="p">,</span> <span class="n">hw_ep</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span>	<span class="n">diff</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">musb_ep_get_qh</span><span class="p">(</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">is_in</span><span class="p">)</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">hw_ep</span> <span class="o">==</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">bulk_ep</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">is_in</span><span class="p">)</span>
			<span class="n">diff</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">max_packet_sz_rx</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">diff</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">max_packet_sz_tx</span><span class="p">;</span>
		<span class="n">diff</span> <span class="o">-=</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span> <span class="o">*</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">hb_mult</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">diff</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">best_diff</span> <span class="o">&gt;</span> <span class="n">diff</span><span class="p">)</span> <span class="p">{</span>

			<span class="cm">/*</span>
<span class="cm">			 * Mentor controller has a bug in that if we schedule</span>
<span class="cm">			 * a BULK Tx transfer on an endpoint that had earlier</span>
<span class="cm">			 * handled ISOC then the BULK transfer has to start on</span>
<span class="cm">			 * a zero toggle.  If the BULK transfer starts on a 1</span>
<span class="cm">			 * toggle then this transfer will fail as the mentor</span>
<span class="cm">			 * controller starts the Bulk transfer on a 0 toggle</span>
<span class="cm">			 * irrespective of the programming of the toggle bits</span>
<span class="cm">			 * in the TXCSR register.  Check for this condition</span>
<span class="cm">			 * while allocating the EP for a Tx Bulk transfer.  If</span>
<span class="cm">			 * so skip this EP.</span>
<span class="cm">			 */</span>
			<span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">endpoints</span> <span class="o">+</span> <span class="n">epnum</span><span class="p">;</span>
			<span class="n">toggle</span> <span class="o">=</span> <span class="n">usb_gettoggle</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span> <span class="o">!</span><span class="n">is_in</span><span class="p">);</span>
			<span class="n">txtype</span> <span class="o">=</span> <span class="p">(</span><span class="n">musb_readb</span><span class="p">(</span><span class="n">hw_ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">MUSB_TXTYPE</span><span class="p">)</span>
					<span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_in</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">USB_ENDPOINT_XFER_BULK</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
				<span class="n">toggle</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">txtype</span> <span class="o">==</span> <span class="n">USB_ENDPOINT_XFER_ISOC</span><span class="p">))</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">best_diff</span> <span class="o">=</span> <span class="n">diff</span><span class="p">;</span>
			<span class="n">best_end</span> <span class="o">=</span> <span class="n">epnum</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* use bulk reserved ep1 if no other ep is free */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">best_end</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">USB_ENDPOINT_XFER_BULK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">bulk_ep</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_in</span><span class="p">)</span>
			<span class="n">head</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">in_bulk</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">head</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">out_bulk</span><span class="p">;</span>

		<span class="cm">/* Enable bulk RX NAK timeout scheme when bulk requests are</span>
<span class="cm">		 * multiplexed.  This scheme doen&#39;t work in high speed to full</span>
<span class="cm">		 * speed scenario as NAK interrupts are not coming from a</span>
<span class="cm">		 * full speed device connected to a high speed device.</span>
<span class="cm">		 * NAK timeout interval is 8 (128 uframe or 16ms) for HS and</span>
<span class="cm">		 * 4 (8 frame or 8ms) for FS device.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_in</span> <span class="o">&amp;&amp;</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">intv_reg</span> <span class="o">=</span>
				<span class="p">(</span><span class="n">USB_SPEED_HIGH</span> <span class="o">==</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">)</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">success</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">best_end</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">idle</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">mux</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hw_ep</span> <span class="o">=</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">endpoints</span> <span class="o">+</span> <span class="n">best_end</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;qh %p periodic slot %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">qh</span><span class="p">,</span> <span class="n">best_end</span><span class="p">);</span>
<span class="nl">success:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">idle</span> <span class="o">=</span> <span class="n">list_empty</span><span class="p">(</span><span class="n">head</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">,</span> <span class="n">head</span><span class="p">);</span>
		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">mux</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">hw_ep</span> <span class="o">=</span> <span class="n">hw_ep</span><span class="p">;</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">hcpriv</span> <span class="o">=</span> <span class="n">qh</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idle</span><span class="p">)</span>
		<span class="n">musb_start_urb</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">is_in</span><span class="p">,</span> <span class="n">qh</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">musb_urb_enqueue</span><span class="p">(</span>
	<span class="k">struct</span> <span class="n">usb_hcd</span>			<span class="o">*</span><span class="n">hcd</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">urb</span>			<span class="o">*</span><span class="n">urb</span><span class="p">,</span>
	<span class="n">gfp_t</span>				<span class="n">mem_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb</span>			<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">hcd_to_musb</span><span class="p">(</span><span class="n">hcd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">usb_host_endpoint</span>	<span class="o">*</span><span class="n">hep</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">ep</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>			<span class="o">*</span><span class="n">qh</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">usb_endpoint_descriptor</span>	<span class="o">*</span><span class="n">epd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">type_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">interval</span><span class="p">;</span>

	<span class="cm">/* host role must be active */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_host_active</span><span class="p">(</span><span class="n">musb</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">is_active</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">usb_hcd_link_urb_to_ep</span><span class="p">(</span><span class="n">hcd</span><span class="p">,</span> <span class="n">urb</span><span class="p">);</span>
	<span class="n">qh</span> <span class="o">=</span> <span class="n">ret</span> <span class="o">?</span> <span class="nb">NULL</span> <span class="o">:</span> <span class="n">hep</span><span class="o">-&gt;</span><span class="n">hcpriv</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="p">)</span>
		<span class="n">urb</span><span class="o">-&gt;</span><span class="n">hcpriv</span> <span class="o">=</span> <span class="n">qh</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* DMA mapping was already done, if needed, and this urb is on</span>
<span class="cm">	 * hep-&gt;urb_list now ... so we&#39;re done, unless hep wasn&#39;t yet</span>
<span class="cm">	 * scheduled onto a live qh.</span>
<span class="cm">	 *</span>
<span class="cm">	 * REVISIT best to keep hep-&gt;hcpriv valid until the endpoint gets</span>
<span class="cm">	 * disabled, testing for empty qh-&gt;ring and avoiding qh setup costs</span>
<span class="cm">	 * except for the first urb queued after a config change.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qh</span> <span class="o">||</span> <span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Allocate and initialize qh, minimizing the work done each time</span>
<span class="cm">	 * hw_ep gets reprogrammed, or with irqs blocked.  Then schedule it.</span>
<span class="cm">	 *</span>
<span class="cm">	 * REVISIT consider a dedicated qh kmem_cache, so it&#39;s harder</span>
<span class="cm">	 * for bugs in other kernel code to break this driver...</span>
<span class="cm">	 */</span>
	<span class="n">qh</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span> <span class="o">*</span><span class="n">qh</span><span class="p">,</span> <span class="n">mem_flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">qh</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">usb_hcd_unlink_urb_from_ep</span><span class="p">(</span><span class="n">hcd</span><span class="p">,</span> <span class="n">urb</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">hep</span> <span class="o">=</span> <span class="n">hep</span><span class="p">;</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">);</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span> <span class="o">=</span> <span class="n">usb_endpoint_maxp</span><span class="p">(</span><span class="n">epd</span><span class="p">);</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">usb_endpoint_type</span><span class="p">(</span><span class="n">epd</span><span class="p">);</span>

	<span class="cm">/* Bits 11 &amp; 12 of wMaxPacketSize encode high bandwidth multiplier.</span>
<span class="cm">	 * Some musb cores don&#39;t support high bandwidth ISO transfers; and</span>
<span class="cm">	 * we don&#39;t (yet!) support high bandwidth interrupt transfers.</span>
<span class="cm">	 */</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">hb_mult</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="p">((</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hb_mult</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ok</span> <span class="o">=</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">USB_ENDPOINT_XFER_ISOC</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ok</span><span class="p">)</span>
			<span class="n">ok</span> <span class="o">=</span> <span class="p">(</span><span class="n">usb_pipein</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">hb_iso_rx</span><span class="p">)</span>
				<span class="o">||</span> <span class="p">(</span><span class="n">usb_pipeout</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">musb</span><span class="o">-&gt;</span><span class="n">hb_iso_tx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ok</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EMSGSIZE</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">maxpacket</span> <span class="o">&amp;=</span> <span class="mh">0x7ff</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">epnum</span> <span class="o">=</span> <span class="n">usb_endpoint_num</span><span class="p">(</span><span class="n">epd</span><span class="p">);</span>

	<span class="cm">/* NOTE: urb-&gt;dev-&gt;devnum is wrong during SET_ADDRESS */</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">addr_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">usb_pipedevice</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">);</span>

	<span class="cm">/* precompute rxtype/txtype/type0 register */</span>
	<span class="n">type_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">USB_SPEED_LOW</span>:
		<span class="n">type_reg</span> <span class="o">|=</span> <span class="mh">0xc0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">USB_SPEED_FULL</span>:
		<span class="n">type_reg</span> <span class="o">|=</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">type_reg</span> <span class="o">|=</span> <span class="mh">0x40</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">type_reg</span> <span class="o">=</span> <span class="n">type_reg</span><span class="p">;</span>

	<span class="cm">/* Precompute RXINTERVAL/TXINTERVAL register */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_INT</span>:
		<span class="cm">/*</span>
<span class="cm">		 * Full/low speeds use the  linear encoding,</span>
<span class="cm">		 * high speed uses the logarithmic encoding.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">&lt;=</span> <span class="n">USB_SPEED_FULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">interval</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="n">u8</span><span class="p">,</span> <span class="n">epd</span><span class="o">-&gt;</span><span class="n">bInterval</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* FALLTHROUGH */</span>
	<span class="k">case</span> <span class="n">USB_ENDPOINT_XFER_ISOC</span>:
		<span class="cm">/* ISO always uses logarithmic encoding */</span>
		<span class="n">interval</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="n">u8</span><span class="p">,</span> <span class="n">epd</span><span class="o">-&gt;</span><span class="n">bInterval</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="cm">/* REVISIT we actually want to use NAK limits, hinting to the</span>
<span class="cm">		 * transfer scheduling logic to try some other qh, e.g. try</span>
<span class="cm">		 * for 2 msec first:</span>
<span class="cm">		 *</span>
<span class="cm">		 * interval = (USB_SPEED_HIGH == urb-&gt;dev-&gt;speed) ? 16 : 2;</span>
<span class="cm">		 *</span>
<span class="cm">		 * The downside of disabling this is that transfer scheduling</span>
<span class="cm">		 * gets VERY unfair for nonperiodic transfers; a misbehaving</span>
<span class="cm">		 * peripheral could make that hurt.  That&#39;s perfectly normal</span>
<span class="cm">		 * for reads from network or serial adapters ... so we have</span>
<span class="cm">		 * partial NAKlimit support for bulk RX.</span>
<span class="cm">		 *</span>
<span class="cm">		 * The upside of disabling it is simpler transfer scheduling.</span>
<span class="cm">		 */</span>
		<span class="n">interval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">intv_reg</span> <span class="o">=</span> <span class="n">interval</span><span class="p">;</span>

	<span class="cm">/* precompute addressing for external hub/tt ports */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">is_multipoint</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">usb_device</span>	<span class="o">*</span><span class="n">parent</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">!=</span> <span class="n">hcd</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">.</span><span class="n">root_hub</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_addr_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">devnum</span><span class="p">;</span>

			<span class="cm">/* set up tt info if needed */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">tt</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_port_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">ttport</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">tt</span><span class="o">-&gt;</span><span class="n">hub</span><span class="p">)</span>
					<span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_addr_reg</span> <span class="o">=</span>
						<span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">tt</span><span class="o">-&gt;</span><span class="n">hub</span><span class="o">-&gt;</span><span class="n">devnum</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">tt</span><span class="o">-&gt;</span><span class="n">multi</span><span class="p">)</span>
					<span class="n">qh</span><span class="o">-&gt;</span><span class="n">h_addr_reg</span> <span class="o">|=</span> <span class="mh">0x80</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* invariant: hep-&gt;hcpriv is null OR the qh that&#39;s already scheduled.</span>
<span class="cm">	 * until we get real dma queues (with an entry for each urb/buffer),</span>
<span class="cm">	 * we only have work to do in the former case.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">hcpriv</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* some concurrent activity submitted another urb to hep...</span>
<span class="cm">		 * odd, rare, error prone, but legal.</span>
<span class="cm">		 */</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
		<span class="n">qh</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">musb_schedule</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">qh</span><span class="p">,</span>
				<span class="n">epd</span><span class="o">-&gt;</span><span class="n">bEndpointAddress</span> <span class="o">&amp;</span> <span class="n">USB_ENDPOINT_DIR_MASK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">urb</span><span class="o">-&gt;</span><span class="n">hcpriv</span> <span class="o">=</span> <span class="n">qh</span><span class="p">;</span>
		<span class="cm">/* FIXME set urb-&gt;start_frame for iso/intr, it&#39;s tested in</span>
<span class="cm">		 * musb_start_urb(), but otherwise only konicawc cares ...</span>
<span class="cm">		 */</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

<span class="nl">done:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">usb_hcd_unlink_urb_from_ep</span><span class="p">(</span><span class="n">hcd</span><span class="p">,</span> <span class="n">urb</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * abort a transfer that&#39;s at the head of a hardware queue.</span>
<span class="cm"> * called with controller locked, irqs blocked</span>
<span class="cm"> * that hardware queue advances to the next transfer, unless prevented</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">musb_cleanup_urb</span><span class="p">(</span><span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">musb_qh</span> <span class="o">*</span><span class="n">qh</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">musb_hw_ep</span>	<span class="o">*</span><span class="n">ep</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb</span>		<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">musb</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">epio</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">hw_end</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">is_in</span> <span class="o">=</span> <span class="n">usb_pipein</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">);</span>
	<span class="kt">int</span>			<span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">csr</span><span class="p">;</span>

	<span class="n">musb_ep_select</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">hw_end</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_dma_capable</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_channel</span>	<span class="o">*</span><span class="n">dma</span><span class="p">;</span>

		<span class="n">dma</span> <span class="o">=</span> <span class="n">is_in</span> <span class="o">?</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">rx_channel</span> <span class="o">:</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">tx_channel</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">=</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">dma_controller</span><span class="o">-&gt;</span><span class="n">channel_abort</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span>
				<span class="s">&quot;abort %cX%d DMA for urb %p --&gt; %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">is_in</span> <span class="o">?</span> <span class="sc">&#39;R&#39;</span> <span class="o">:</span> <span class="sc">&#39;T&#39;</span><span class="p">,</span> <span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">,</span>
				<span class="n">urb</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">actual_len</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* turn off DMA requests, discard state, stop polling ... */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span> <span class="o">&amp;&amp;</span> <span class="n">is_in</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* giveback saves bulk toggle */</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_h_flush_rxfifo</span><span class="p">(</span><span class="n">ep</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* REVISIT we still get an irq; should likely clear the</span>
<span class="cm">		 * endpoint&#39;s irq status here to avoid bogus irqs.</span>
<span class="cm">		 * clearing that status is platform-specific...</span>
<span class="cm">		 */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">epnum</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">musb_h_tx_flush_fifo</span><span class="p">(</span><span class="n">ep</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
		<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MUSB_TXCSR_AUTOSET</span>
			<span class="o">|</span> <span class="n">MUSB_TXCSR_DMAENAB</span>
			<span class="o">|</span> <span class="n">MUSB_TXCSR_H_RXSTALL</span>
			<span class="o">|</span> <span class="n">MUSB_TXCSR_H_NAKTIMEOUT</span>
			<span class="o">|</span> <span class="n">MUSB_TXCSR_H_ERROR</span>
			<span class="o">|</span> <span class="n">MUSB_TXCSR_TXPKTRDY</span><span class="p">);</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="cm">/* REVISIT may need to clear FLUSHFIFO ... */</span>
		<span class="n">musb_writew</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">,</span> <span class="n">csr</span><span class="p">);</span>
		<span class="cm">/* flush cpu writebuffer */</span>
		<span class="n">csr</span> <span class="o">=</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">epio</span><span class="p">,</span> <span class="n">MUSB_TXCSR</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>  <span class="p">{</span>
		<span class="n">musb_h_ep0_flush_fifo</span><span class="p">(</span><span class="n">ep</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">musb_advance_schedule</span><span class="p">(</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">musb</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">ep</span><span class="p">,</span> <span class="n">is_in</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">musb_urb_dequeue</span><span class="p">(</span><span class="k">struct</span> <span class="n">usb_hcd</span> <span class="o">*</span><span class="n">hcd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">musb</span>		<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">hcd_to_musb</span><span class="p">(</span><span class="n">hcd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">is_in</span>  <span class="o">=</span> <span class="n">usb_pipein</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">);</span>
	<span class="kt">int</span>			<span class="n">ret</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">,</span> <span class="s">&quot;urb=%p, dev%d ep%d%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span>
			<span class="n">usb_pipedevice</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">usb_pipeendpoint</span><span class="p">(</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">pipe</span><span class="p">),</span>
			<span class="n">is_in</span> <span class="o">?</span> <span class="s">&quot;in&quot;</span> <span class="o">:</span> <span class="s">&quot;out&quot;</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">usb_hcd_check_unlink_urb</span><span class="p">(</span><span class="n">hcd</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="n">qh</span> <span class="o">=</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">hcpriv</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">qh</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Any URB not actively programmed into endpoint hardware can be</span>
<span class="cm">	 * immediately given back; that&#39;s any URB not at the head of an</span>
<span class="cm">	 * endpoint queue, unless someday we get real DMA queues.  And even</span>
<span class="cm">	 * if it&#39;s at the head, it might not be known to the hardware...</span>
<span class="cm">	 *</span>
<span class="cm">	 * Otherwise abort current transfer, pending DMA, etc.; urb-&gt;status</span>
<span class="cm">	 * has already been updated.  This is a synchronous abort; it&#39;d be</span>
<span class="cm">	 * OK to hold off until after some IRQ, though.</span>
<span class="cm">	 *</span>
<span class="cm">	 * NOTE: qh is invalid unless !list_empty(&amp;hep-&gt;urb_list)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span>
			<span class="o">||</span> <span class="n">urb</span><span class="o">-&gt;</span><span class="n">urb_list</span><span class="p">.</span><span class="n">prev</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">urb_list</span>
			<span class="o">||</span> <span class="n">musb_ep_get_qh</span><span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">is_in</span><span class="p">)</span> <span class="o">!=</span> <span class="n">qh</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span>	<span class="n">ready</span> <span class="o">=</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span><span class="p">;</span>

		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">musb_giveback</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span> <span class="o">=</span> <span class="n">ready</span><span class="p">;</span>

		<span class="cm">/* If nothing else (usually musb_giveback) is using it</span>
<span class="cm">		 * and its URB list has emptied, recycle this qh.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ready</span> <span class="o">&amp;&amp;</span> <span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">urb_list</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">qh</span><span class="o">-&gt;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">hcpriv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">musb_cleanup_urb</span><span class="p">(</span><span class="n">urb</span><span class="p">,</span> <span class="n">qh</span><span class="p">);</span>
<span class="nl">done:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* disable an endpoint */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">musb_h_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">usb_hcd</span> <span class="o">*</span><span class="n">hcd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">usb_host_endpoint</span> <span class="o">*</span><span class="n">hep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span>			<span class="n">is_in</span> <span class="o">=</span> <span class="n">hep</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">.</span><span class="n">bEndpointAddress</span> <span class="o">&amp;</span> <span class="n">USB_DIR_IN</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">musb</span>		<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">hcd_to_musb</span><span class="p">(</span><span class="n">hcd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">musb_qh</span>		<span class="o">*</span><span class="n">qh</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">urb</span>		<span class="o">*</span><span class="n">urb</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">qh</span> <span class="o">=</span> <span class="n">hep</span><span class="o">-&gt;</span><span class="n">hcpriv</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qh</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>

	<span class="cm">/* NOTE: qh is invalid unless !list_empty(&amp;hep-&gt;urb_list) */</span>

	<span class="cm">/* Kick the first URB off the hardware, if needed */</span>
	<span class="n">qh</span><span class="o">-&gt;</span><span class="n">is_ready</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">musb_ep_get_qh</span><span class="p">(</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">is_in</span><span class="p">)</span> <span class="o">==</span> <span class="n">qh</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">urb</span> <span class="o">=</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>

		<span class="cm">/* make software (then hardware) stop ASAP */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">unlinked</span><span class="p">)</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ESHUTDOWN</span><span class="p">;</span>

		<span class="cm">/* cleanup */</span>
		<span class="n">musb_cleanup_urb</span><span class="p">(</span><span class="n">urb</span><span class="p">,</span> <span class="n">qh</span><span class="p">);</span>

		<span class="cm">/* Then nuke all the others ... and advance the</span>
<span class="cm">		 * queue on hw_ep (e.g. bulk ring) when we&#39;re done.</span>
<span class="cm">		 */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">urb_list</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">urb</span> <span class="o">=</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
			<span class="n">urb</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ESHUTDOWN</span><span class="p">;</span>
			<span class="n">musb_advance_schedule</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">qh</span><span class="o">-&gt;</span><span class="n">hw_ep</span><span class="p">,</span> <span class="n">is_in</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Just empty the queue; the hardware is busy with</span>
<span class="cm">		 * other transfers, and since !qh-&gt;is_ready nothing</span>
<span class="cm">		 * will activate any of these as it advances.</span>
<span class="cm">		 */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hep</span><span class="o">-&gt;</span><span class="n">urb_list</span><span class="p">))</span>
			<span class="n">musb_giveback</span><span class="p">(</span><span class="n">musb</span><span class="p">,</span> <span class="n">next_urb</span><span class="p">(</span><span class="n">qh</span><span class="p">),</span> <span class="o">-</span><span class="n">ESHUTDOWN</span><span class="p">);</span>

		<span class="n">hep</span><span class="o">-&gt;</span><span class="n">hcpriv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qh</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">qh</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">exit:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">musb_h_get_frame_number</span><span class="p">(</span><span class="k">struct</span> <span class="n">usb_hcd</span> <span class="o">*</span><span class="n">hcd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">musb</span>	<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">hcd_to_musb</span><span class="p">(</span><span class="n">hcd</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">musb_readw</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">,</span> <span class="n">MUSB_FRAME</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">musb_h_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">usb_hcd</span> <span class="o">*</span><span class="n">hcd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">musb</span>	<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">hcd_to_musb</span><span class="p">(</span><span class="n">hcd</span><span class="p">);</span>

	<span class="cm">/* NOTE: musb_start() is called when the hub driver turns</span>
<span class="cm">	 * on port power, or when (OTG) peripheral starts.</span>
<span class="cm">	 */</span>
	<span class="n">hcd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">HC_STATE_RUNNING</span><span class="p">;</span>
	<span class="n">musb</span><span class="o">-&gt;</span><span class="n">port1_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">musb_h_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">usb_hcd</span> <span class="o">*</span><span class="n">hcd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">musb_stop</span><span class="p">(</span><span class="n">hcd_to_musb</span><span class="p">(</span><span class="n">hcd</span><span class="p">));</span>
	<span class="n">hcd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">HC_STATE_HALT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">musb_bus_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">usb_hcd</span> <span class="o">*</span><span class="n">hcd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">musb</span>	<span class="o">*</span><span class="n">musb</span> <span class="o">=</span> <span class="n">hcd_to_musb</span><span class="p">(</span><span class="n">hcd</span><span class="p">);</span>
	<span class="n">u8</span>		<span class="n">devctl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_host_active</span><span class="p">(</span><span class="n">musb</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">xceiv</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_SUSPEND</span>:
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OTG_STATE_A_WAIT_VRISE</span>:
		<span class="cm">/* ID could be grounded even if there&#39;s no device</span>
<span class="cm">		 * on the other end of the cable.  NOTE that the</span>
<span class="cm">		 * A_WAIT_VRISE timers are messy with MUSB...</span>
<span class="cm">		 */</span>
		<span class="n">devctl</span> <span class="o">=</span> <span class="n">musb_readb</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">mregs</span><span class="p">,</span> <span class="n">MUSB_DEVCTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">devctl</span> <span class="o">&amp;</span> <span class="n">MUSB_DEVCTL_VBUS</span><span class="p">)</span> <span class="o">==</span> <span class="n">MUSB_DEVCTL_VBUS</span><span class="p">)</span>
			<span class="n">musb</span><span class="o">-&gt;</span><span class="n">xceiv</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">OTG_STATE_A_WAIT_BCON</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">is_active</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARNING</span><span class="p">(</span><span class="s">&quot;trying to suspend as %s while active</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">otg_state_string</span><span class="p">(</span><span class="n">musb</span><span class="o">-&gt;</span><span class="n">xceiv</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">musb_bus_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">usb_hcd</span> <span class="o">*</span><span class="n">hcd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* resuming child port does the work */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">hc_driver</span> <span class="n">musb_hc_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">description</span>		<span class="o">=</span> <span class="s">&quot;musb-hcd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">product_desc</span>		<span class="o">=</span> <span class="s">&quot;MUSB HDRC host driver&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hcd_priv_size</span>		<span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">musb</span><span class="p">),</span>
	<span class="p">.</span><span class="n">flags</span>			<span class="o">=</span> <span class="n">HCD_USB2</span> <span class="o">|</span> <span class="n">HCD_MEMORY</span><span class="p">,</span>

	<span class="cm">/* not using irq handler or reset hooks from usbcore, since</span>
<span class="cm">	 * those must be shared with peripheral code for OTG configs</span>
<span class="cm">	 */</span>

	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="n">musb_h_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="n">musb_h_stop</span><span class="p">,</span>

	<span class="p">.</span><span class="n">get_frame_number</span>	<span class="o">=</span> <span class="n">musb_h_get_frame_number</span><span class="p">,</span>

	<span class="p">.</span><span class="n">urb_enqueue</span>		<span class="o">=</span> <span class="n">musb_urb_enqueue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">urb_dequeue</span>		<span class="o">=</span> <span class="n">musb_urb_dequeue</span><span class="p">,</span>
	<span class="p">.</span><span class="n">endpoint_disable</span>	<span class="o">=</span> <span class="n">musb_h_disable</span><span class="p">,</span>

	<span class="p">.</span><span class="n">hub_status_data</span>	<span class="o">=</span> <span class="n">musb_hub_status_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hub_control</span>		<span class="o">=</span> <span class="n">musb_hub_control</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bus_suspend</span>		<span class="o">=</span> <span class="n">musb_bus_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bus_resume</span>		<span class="o">=</span> <span class="n">musb_bus_resume</span><span class="p">,</span>
	<span class="cm">/* .start_port_reset	= NULL, */</span>
	<span class="cm">/* .hub_irq_enable	= NULL, */</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
