verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v"
verilog work "cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v"
verilog work "cores/adv_debug_sys/Hardware/xilinx_internal_jtag/rtl/verilog/xilinx_internal_jtag.v"
verilog work "cores/ram_wb/ram_wb.v"
verilog work "cores/ram_wb/ram_wb_b3.v"
verilog work "cores/ddr2/ddr2_phy_dq_iob.v"
verilog work "cores/ddr2/ddr2_phy_dqs_iob.v"
verilog work "cores/ddr2/ddr2_phy_dm_iob.v"
verilog work "cores/ddr2/ddr2_phy_calib.v"
verilog work "cores/ddr2/ddr2_usr_wr.v"
verilog work "cores/ddr2/ddr2_usr_rd.v"
verilog work "cores/ddr2/ddr2_usr_addr_fifo.v"
verilog work "cores/ddr2/ddr2_phy_write.v"
verilog work "cores/ddr2/ddr2_phy_io.v"
verilog work "cores/ddr2/ddr2_phy_init.v"
verilog work "cores/ddr2/ddr2_phy_ctl_io.v"
verilog work "cores/ddr2/ddr2_usr_top.v"
verilog work "cores/ddr2/ddr2_phy_top.v"
verilog work "cores/ddr2/ddr2_ctrl.v"
verilog work "cores/uart16550/rtl/verilog/raminfr.v"
verilog work "cores/or1200/or1200_fpu_pre_norm_mul.v"
verilog work "cores/or1200/or1200_fpu_pre_norm_div.v"
verilog work "cores/or1200/or1200_fpu_pre_norm_addsub.v"
verilog work "cores/or1200/or1200_fpu_post_norm_mul.v"
verilog work "cores/or1200/or1200_fpu_post_norm_intfloat_conv.v"
verilog work "cores/or1200/or1200_fpu_post_norm_div.v"
verilog work "cores/or1200/or1200_fpu_post_norm_addsub.v"
verilog work "cores/or1200/or1200_fpu_mul.v"
verilog work "cores/or1200/or1200_fpu_div.v"
verilog work "cores/or1200/or1200_fpu_addsub.v"
verilog work "cores/ddr2/ddr2_mem_if_top.v"
verilog work "cores/uart16550/rtl/verilog/uart_tfifo.v"
verilog work "cores/uart16550/rtl/verilog/uart_rfifo.v"
verilog work "cores/or1200/or1200_spram_32_bw.v"
verilog work "cores/or1200/or1200_spram.v"
verilog work "cores/or1200/or1200_reg2mem.v"
verilog work "cores/or1200/or1200_mem2reg.v"
verilog work "cores/or1200/or1200_gmultp2_32x32.v"
verilog work "cores/or1200/or1200_fpu_intfloat_conv.v"
verilog work "cores/or1200/or1200_fpu_fcmp.v"
verilog work "cores/or1200/or1200_fpu_arith.v"
verilog work "cores/or1200/or1200_dpram.v"
verilog work "cores/or1200/or1200_spram_2048x32.v"
verilog work "cores/ddr2/ddr2_top.v"
verilog work "cores/ddr2/ddr2_infrastructure.v"
verilog work "cores/ddr2/ddr2_idelay_ctrl.v"
verilog work "cores/uart16550/rtl/verilog/uart_transmitter.v"
verilog work "cores/uart16550/rtl/verilog/uart_sync_flops.v"
verilog work "cores/uart16550/rtl/verilog/uart_receiver.v"
verilog work "cores/or1200/or1200_wbmux.v"
verilog work "cores/or1200/or1200_sprs.v"
verilog work "cores/or1200/or1200_rf.v"
verilog work "cores/or1200/or1200_operandmuxes.v"
verilog work "cores/or1200/or1200_mult_mac.v"
verilog work "cores/or1200/or1200_lsu.v"
verilog work "cores/or1200/or1200_immu_tlb.v"
verilog work "cores/or1200/or1200_if.v"
verilog work "cores/or1200/or1200_ic_tag.v"
verilog work "cores/or1200/or1200_ic_ram.v"
verilog work "cores/or1200/or1200_ic_fsm.v"
verilog work "cores/or1200/or1200_genpc.v"
verilog work "cores/or1200/or1200_freeze.v"
verilog work "cores/or1200/or1200_fpu.v"
verilog work "cores/or1200/or1200_except.v"
verilog work "cores/or1200/or1200_dmmu_tlb.v"
verilog work "cores/or1200/or1200_dc_tag.v"
verilog work "cores/or1200/or1200_dc_ram.v"
verilog work "cores/or1200/or1200_dc_fsm.v"
verilog work "cores/or1200/or1200_ctrl.v"
verilog work "cores/or1200/or1200_cfgr.v"
verilog work "cores/or1200/or1200_alu.v"
verilog work "cores/ethmac/eth_txstatem.v"
verilog work "cores/ethmac/eth_txcounters.v"
verilog work "cores/ethmac/eth_transmitcontrol.v"
verilog work "cores/ethmac/xilinx_dist_ram_16x32.v"
verilog work "cores/ethmac/eth_spram_256x32.v"
verilog work "cores/ethmac/eth_shiftreg.v"
verilog work "cores/ethmac/eth_rxstatem.v"
verilog work "cores/ethmac/eth_rxcounters.v"
verilog work "cores/ethmac/eth_rxaddrcheck.v"
verilog work "cores/ethmac/eth_register.v"
verilog work "cores/ethmac/eth_receivecontrol.v"
verilog work "cores/ethmac/eth_random.v"
verilog work "cores/ethmac/eth_outputcontrol.v"
verilog work "cores/ethmac/eth_fifo.v"
verilog work "cores/ethmac/eth_crc.v"
verilog work "cores/ethmac/eth_clockgen.v"
verilog work "cores/ddr2/xilinx_ddr2_if_cache.v"
verilog work "cores/ddr2/ddr2_mig.v"
verilog work "cores/dbg_if/dbg_cpu_registers.v"
verilog work "cores/uart16550/rtl/verilog/uart_wb.v"
verilog work "cores/uart16550/rtl/verilog/uart_regs.v"
verilog work "cores/or1200/or1200_wb_biu.v"
verilog work "cores/or1200/or1200_tt.v"
verilog work "cores/or1200/or1200_sb.v"
verilog work "cores/or1200/or1200_qmem_top.v"
verilog work "cores/or1200/or1200_pm.v"
verilog work "cores/or1200/or1200_pic.v"
verilog work "cores/or1200/or1200_immu_top.v"
verilog work "cores/or1200/or1200_ic_top.v"
verilog work "cores/or1200/or1200_du.v"
verilog work "cores/or1200/or1200_dmmu_top.v"
verilog work "cores/or1200/or1200_dc_top.v"
verilog work "cores/or1200/or1200_cpu.v"
verilog work "cores/ethmac/eth_wishbone.v"
verilog work "cores/ethmac/eth_txethmac.v"
verilog work "cores/ethmac/eth_rxethmac.v"
verilog work "cores/ethmac/eth_registers.v"
verilog work "cores/ethmac/eth_miim.v"
verilog work "cores/ethmac/eth_macstatus.v"
verilog work "cores/ethmac/eth_maccontrol.v"
verilog work "cores/ddr2/xilinx_ddr2_if.v"
verilog work "cores/dbg_if/dbg_wb.v"
verilog work "cores/dbg_if/dbg_crc32_d1.v"
verilog work "cores/dbg_if/dbg_cpu.v"
verilog work "cores/uart16550/rtl/verilog/uart_top.v"
verilog work "cores/or1200/or1200_top.v"
verilog work "cores/jtag_tap/jtag_tap.v"
verilog work "cores/ethmac/ethmac.v"
verilog work "cores/ddr2/xilinx_ddr2.v"
verilog work "cores/dbg_if/dbg_if.v"
verilog work "cores/clkgen/clkgen.v"
verilog work "cores/arbiter/arbiter_ibus.v"
verilog work "cores/arbiter/arbiter_dbus.v"
verilog work "cores/arbiter/arbiter_bytebus.v"
verilog work "cores/top/orpsoc_top.v"
