# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../10_9.ip_user_files/bd/design_2/ipshared/c04c/axi4_lite_register_module.v" \
"../../../../10_9.ip_user_files/bd/design_2/ip/design_2_axi4_lite_register_m_0_0/sim/design_2_axi4_lite_register_m_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_2/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../10_9.srcs/sources_1/bd/design_2/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../10_9.ip_user_files/bd/design_2/ipshared/1e47/image_loader_module.v" \
"../../../../10_9.ip_user_files/bd/design_2/ip/design_2_image_loader_module_0_0/sim/design_2_image_loader_module_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_2/ip/design_2_perceptron_0_0/src/ila_0/sim/ila_0.v" \
"../../../../10_9.ip_user_files/bd/design_2/ipshared/e5d5/perceptron.v" \
"../../../../10_9.ip_user_files/bd/design_2/ip/design_2_perceptron_0_0/sim/design_2_perceptron_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \
"../../../../10_9.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_2/ipshared/8060/axi4_lite_layer_connector.v" \
"../../../../10_9.ip_user_files/bd/design_2/ip/design_2_axi4_lite_layer_conn_0_0/sim/design_2_axi4_lite_layer_conn_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_2/ip/design_2_perceptron_0_1/sim/design_2_perceptron_0_1.v" \
"../../../../10_9.ip_user_files/bd/design_2/sim/design_2.v" \
"../../../../10_9.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" \
"../../../../10_9.srcs/sim_1/new/design_2_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
