{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424662871518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424662871518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 22 19:41:11 2015 " "Processing started: Sun Feb 22 19:41:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424662871518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424662871518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p2 -c p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p2 -c p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424662871518 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1424662871955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.v 0 0 " "Found 0 design units, including 0 entities, in source file opcodes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(17) " "Verilog HDL Expression warning at instrROM.v(17): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(18) " "Verilog HDL Expression warning at instrROM.v(18): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(19) " "Verilog HDL Expression warning at instrROM.v(19): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(20) " "Verilog HDL Expression warning at instrROM.v(20): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(21) " "Verilog HDL Expression warning at instrROM.v(21): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(22) " "Verilog HDL Expression warning at instrROM.v(22): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(23) " "Verilog HDL Expression warning at instrROM.v(23): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(24) " "Verilog HDL Expression warning at instrROM.v(24): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(25) " "Verilog HDL Expression warning at instrROM.v(25): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(26) " "Verilog HDL Expression warning at instrROM.v(26): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872096 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(27) " "Verilog HDL Expression warning at instrROM.v(27): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(28) " "Verilog HDL Expression warning at instrROM.v(28): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(30) " "Verilog HDL Expression warning at instrROM.v(30): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(32) " "Verilog HDL Expression warning at instrROM.v(32): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(33) " "Verilog HDL Expression warning at instrROM.v(33): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(34) " "Verilog HDL Expression warning at instrROM.v(34): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(35) " "Verilog HDL Expression warning at instrROM.v(35): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(36) " "Verilog HDL Expression warning at instrROM.v(36): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(37) " "Verilog HDL Expression warning at instrROM.v(37): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(39) " "Verilog HDL Expression warning at instrROM.v(39): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(41) " "Verilog HDL Expression warning at instrROM.v(41): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(42) " "Verilog HDL Expression warning at instrROM.v(42): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(43) " "Verilog HDL Expression warning at instrROM.v(43): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(44) " "Verilog HDL Expression warning at instrROM.v(44): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(45) " "Verilog HDL Expression warning at instrROM.v(45): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(46) " "Verilog HDL Expression warning at instrROM.v(46): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(48) " "Verilog HDL Expression warning at instrROM.v(48): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(49) " "Verilog HDL Expression warning at instrROM.v(49): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(50) " "Verilog HDL Expression warning at instrROM.v(50): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(51) " "Verilog HDL Expression warning at instrROM.v(51): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(52) " "Verilog HDL Expression warning at instrROM.v(52): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(53) " "Verilog HDL Expression warning at instrROM.v(53): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(55) " "Verilog HDL Expression warning at instrROM.v(55): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(56) " "Verilog HDL Expression warning at instrROM.v(56): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(57) " "Verilog HDL Expression warning at instrROM.v(57): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(58) " "Verilog HDL Expression warning at instrROM.v(58): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(59) " "Verilog HDL Expression warning at instrROM.v(59): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(60) " "Verilog HDL Expression warning at instrROM.v(60): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(62) " "Verilog HDL Expression warning at instrROM.v(62): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(63) " "Verilog HDL Expression warning at instrROM.v(63): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(64) " "Verilog HDL Expression warning at instrROM.v(64): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(65) " "Verilog HDL Expression warning at instrROM.v(65): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(66) " "Verilog HDL Expression warning at instrROM.v(66): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(67) " "Verilog HDL Expression warning at instrROM.v(67): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(68) " "Verilog HDL Expression warning at instrROM.v(68): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(69) " "Verilog HDL Expression warning at instrROM.v(69): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(70) " "Verilog HDL Expression warning at instrROM.v(70): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(71) " "Verilog HDL Expression warning at instrROM.v(71): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(73) " "Verilog HDL Expression warning at instrROM.v(73): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(74) " "Verilog HDL Expression warning at instrROM.v(74): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(75) " "Verilog HDL Expression warning at instrROM.v(75): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(76) " "Verilog HDL Expression warning at instrROM.v(76): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(77) " "Verilog HDL Expression warning at instrROM.v(77): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(78) " "Verilog HDL Expression warning at instrROM.v(78): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(79) " "Verilog HDL Expression warning at instrROM.v(79): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(80) " "Verilog HDL Expression warning at instrROM.v(80): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(81) " "Verilog HDL Expression warning at instrROM.v(81): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(82) " "Verilog HDL Expression warning at instrROM.v(82): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(83) " "Verilog HDL Expression warning at instrROM.v(83): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(87) " "Verilog HDL Expression warning at instrROM.v(87): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(88) " "Verilog HDL Expression warning at instrROM.v(88): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(89) " "Verilog HDL Expression warning at instrROM.v(89): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(90) " "Verilog HDL Expression warning at instrROM.v(90): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(91) " "Verilog HDL Expression warning at instrROM.v(91): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(92) " "Verilog HDL Expression warning at instrROM.v(92): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(93) " "Verilog HDL Expression warning at instrROM.v(93): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(94) " "Verilog HDL Expression warning at instrROM.v(94): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(96) " "Verilog HDL Expression warning at instrROM.v(96): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(97) " "Verilog HDL Expression warning at instrROM.v(97): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(98) " "Verilog HDL Expression warning at instrROM.v(98): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(100) " "Verilog HDL Expression warning at instrROM.v(100): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(101) " "Verilog HDL Expression warning at instrROM.v(101): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(102) " "Verilog HDL Expression warning at instrROM.v(102): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(103) " "Verilog HDL Expression warning at instrROM.v(103): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(104) " "Verilog HDL Expression warning at instrROM.v(104): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(106) " "Verilog HDL Expression warning at instrROM.v(106): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(107) " "Verilog HDL Expression warning at instrROM.v(107): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(108) " "Verilog HDL Expression warning at instrROM.v(108): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(110) " "Verilog HDL Expression warning at instrROM.v(110): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(111) " "Verilog HDL Expression warning at instrROM.v(111): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(112) " "Verilog HDL Expression warning at instrROM.v(112): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(113) " "Verilog HDL Expression warning at instrROM.v(113): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(114) " "Verilog HDL Expression warning at instrROM.v(114): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(115) " "Verilog HDL Expression warning at instrROM.v(115): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(116) " "Verilog HDL Expression warning at instrROM.v(116): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(117) " "Verilog HDL Expression warning at instrROM.v(117): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(118) " "Verilog HDL Expression warning at instrROM.v(118): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(119) " "Verilog HDL Expression warning at instrROM.v(119): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(121) " "Verilog HDL Expression warning at instrROM.v(121): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(122) " "Verilog HDL Expression warning at instrROM.v(122): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(123) " "Verilog HDL Expression warning at instrROM.v(123): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(124) " "Verilog HDL Expression warning at instrROM.v(124): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(125) " "Verilog HDL Expression warning at instrROM.v(125): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(126) " "Verilog HDL Expression warning at instrROM.v(126): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 126 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(127) " "Verilog HDL Expression warning at instrROM.v(127): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(128) " "Verilog HDL Expression warning at instrROM.v(128): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 128 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(129) " "Verilog HDL Expression warning at instrROM.v(129): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(131) " "Verilog HDL Expression warning at instrROM.v(131): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(132) " "Verilog HDL Expression warning at instrROM.v(132): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(133) " "Verilog HDL Expression warning at instrROM.v(133): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(134) " "Verilog HDL Expression warning at instrROM.v(134): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(135) " "Verilog HDL Expression warning at instrROM.v(135): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(137) " "Verilog HDL Expression warning at instrROM.v(137): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(138) " "Verilog HDL Expression warning at instrROM.v(138): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(139) " "Verilog HDL Expression warning at instrROM.v(139): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 139 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(140) " "Verilog HDL Expression warning at instrROM.v(140): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 instrROM.v(141) " "Verilog HDL Expression warning at instrROM.v(141): truncated literal to match 2 bits" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 141 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrrom.v 1 1 " "Found 1 design units, including 1 entities, in source file instrrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit " "Found entity 1: fetchUnit" {  } { { "fetchUnit.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fetchUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872127 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu.v " "Can't analyze file -- file alu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1424662872127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 p2 " "Found entity 1: p2" {  } { { "p2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchunit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit_testbench " "Found entity 1: fetchUnit_testbench" {  } { { "fetchUnit_testbench.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fetchUnit_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmat_alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fmat_alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmat_alu_testbench " "Found entity 1: fmat_alu_testbench" {  } { { "fmat_alu_testbench.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fmat_alu_testbench.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "datamem.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/datamem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872142 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_ADD fmat_alu_testbench.v 2 control.v(2) " "Verilog HDL macro warning at control.v(2): overriding existing definition for macro \"ALU_ADD\", which was defined in \"fmat_alu_testbench.v\", line 2" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_SUB fmat_alu_testbench.v 3 control.v(3) " "Verilog HDL macro warning at control.v(3): overriding existing definition for macro \"ALU_SUB\", which was defined in \"fmat_alu_testbench.v\", line 3" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_AND fmat_alu_testbench.v 4 control.v(4) " "Verilog HDL macro warning at control.v(4): overriding existing definition for macro \"ALU_AND\", which was defined in \"fmat_alu_testbench.v\", line 4" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_OR fmat_alu_testbench.v 5 control.v(5) " "Verilog HDL macro warning at control.v(5): overriding existing definition for macro \"ALU_OR\", which was defined in \"fmat_alu_testbench.v\", line 5" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_NOT fmat_alu_testbench.v 6 control.v(6) " "Verilog HDL macro warning at control.v(6): overriding existing definition for macro \"ALU_NOT\", which was defined in \"fmat_alu_testbench.v\", line 6" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 6 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_LSHIFT fmat_alu_testbench.v 7 control.v(7) " "Verilog HDL macro warning at control.v(7): overriding existing definition for macro \"ALU_LSHIFT\", which was defined in \"fmat_alu_testbench.v\", line 7" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 7 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_RSHIFT fmat_alu_testbench.v 8 control.v(8) " "Verilog HDL macro warning at control.v(8): overriding existing definition for macro \"ALU_RSHIFT\", which was defined in \"fmat_alu_testbench.v\", line 8" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2_1mux.v " "Can't analyze file -- file 2_1mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1424662872158 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4_1mux.v " "Can't analyze file -- file 4_1mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1424662872174 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module mux2_1.v " "Can't analyze file -- file module mux2_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1424662872174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_flag.v 1 1 " "Found 1 design units, including 1 entities, in source file to_flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_flag " "Found entity 1: to_flag" {  } { { "to_flag.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/to_flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424662872189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovrflw_o_alu fmat_alu_testbench.v(76) " "Verilog HDL Implicit Net warning at fmat_alu_testbench.v(76): created implicit net for \"ovrflw_o_alu\"" {  } { { "fmat_alu_testbench.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fmat_alu_testbench.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424662872189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p2 " "Elaborating entity \"p2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424662872267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchUnit fetchUnit:inst " "Elaborating entity \"fetchUnit\" for hierarchy \"fetchUnit:inst\"" {  } { { "p2.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 104 -352 -144 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424662872298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fetchUnit.v(21) " "Verilog HDL assignment warning at fetchUnit.v(21): truncated value with size 32 to match size of target (8)" {  } { { "fetchUnit.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fetchUnit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872298 "|p2|fetchUnit:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst7 " "Elaborating entity \"control\" for hierarchy \"control:inst7\"" {  } { { "p2.bdf" "inst7" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 288 320 592 656 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424662872298 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registers control.v(76) " "Verilog HDL warning at control.v(76): initial value for variable registers should be constant" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 76 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(113) " "Verilog HDL or VHDL warning at the control.v(113): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 113 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(130) " "Verilog HDL or VHDL warning at the control.v(130): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 130 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(140) " "Verilog HDL assignment warning at control.v(140): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(147) " "Verilog HDL assignment warning at control.v(147): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(154) " "Verilog HDL assignment warning at control.v(154): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(161) " "Verilog HDL assignment warning at control.v(161): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(162) " "Verilog HDL assignment warning at control.v(162): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(169) " "Verilog HDL or VHDL warning at the control.v(169): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 169 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(170) " "Verilog HDL or VHDL warning at the control.v(170): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 170 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(173) " "Verilog HDL assignment warning at control.v(173): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(178) " "Verilog HDL or VHDL warning at the control.v(178): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 178 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(179) " "Verilog HDL or VHDL warning at the control.v(179): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 179 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(182) " "Verilog HDL assignment warning at control.v(182): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(187) " "Verilog HDL or VHDL warning at the control.v(187): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 187 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(196) " "Verilog HDL or VHDL warning at the control.v(196): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 196 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(197) " "Verilog HDL or VHDL warning at the control.v(197): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 197 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(200) " "Verilog HDL assignment warning at control.v(200): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(205) " "Verilog HDL or VHDL warning at the control.v(205): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 205 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(206) " "Verilog HDL or VHDL warning at the control.v(206): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 206 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(209) " "Verilog HDL assignment warning at control.v(209): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(214) " "Verilog HDL or VHDL warning at the control.v(214): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 214 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(223) " "Verilog HDL assignment warning at control.v(223): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(224) " "Verilog HDL or VHDL warning at the control.v(224): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 224 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(231) " "Verilog HDL or VHDL warning at the control.v(231): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 231 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(240) " "Verilog HDL or VHDL warning at the control.v(240): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 240 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(248) " "Verilog HDL or VHDL warning at the control.v(248): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 248 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(254) " "Verilog HDL assignment warning at control.v(254): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(263) " "Verilog HDL or VHDL warning at the control.v(263): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 263 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(271) " "Verilog HDL or VHDL warning at the control.v(271): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 271 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(276) " "Verilog HDL or VHDL warning at the control.v(276): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 276 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(286) " "Verilog HDL or VHDL warning at the control.v(286): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 286 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(291) " "Verilog HDL or VHDL warning at the control.v(291): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 291 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "control.v(296) " "Verilog HDL or VHDL warning at the control.v(296): index expression is not wide enough to address all of the elements in the array" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 296 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "destination_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"destination_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"A_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"B_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOpcode_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"aluOpcode_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regfileWriteEnable_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"regfileWriteEnable_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regfileWriteAddr_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"regfileWriteAddr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bypassData_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"bypassData_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEnable_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"writeEnable_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readEnable_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"readEnable_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataAddr_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"dataAddr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeData_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"writeData_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872314 "|p2|control:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "halt_o control.v(112) " "Verilog HDL Always Construct warning at control.v(112): inferring latch(es) for variable \"halt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registers 0 control.v(74) " "Net \"registers\" at control.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "halt_o control.v(112) " "Inferred latch for \"halt_o\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeData_o\[0\] control.v(112) " "Inferred latch for \"writeData_o\[0\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeData_o\[1\] control.v(112) " "Inferred latch for \"writeData_o\[1\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeData_o\[2\] control.v(112) " "Inferred latch for \"writeData_o\[2\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeData_o\[3\] control.v(112) " "Inferred latch for \"writeData_o\[3\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeData_o\[4\] control.v(112) " "Inferred latch for \"writeData_o\[4\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeData_o\[5\] control.v(112) " "Inferred latch for \"writeData_o\[5\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeData_o\[6\] control.v(112) " "Inferred latch for \"writeData_o\[6\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeData_o\[7\] control.v(112) " "Inferred latch for \"writeData_o\[7\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAddr_o\[0\] control.v(112) " "Inferred latch for \"dataAddr_o\[0\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAddr_o\[1\] control.v(112) " "Inferred latch for \"dataAddr_o\[1\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAddr_o\[2\] control.v(112) " "Inferred latch for \"dataAddr_o\[2\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAddr_o\[3\] control.v(112) " "Inferred latch for \"dataAddr_o\[3\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAddr_o\[4\] control.v(112) " "Inferred latch for \"dataAddr_o\[4\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAddr_o\[5\] control.v(112) " "Inferred latch for \"dataAddr_o\[5\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAddr_o\[6\] control.v(112) " "Inferred latch for \"dataAddr_o\[6\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAddr_o\[7\] control.v(112) " "Inferred latch for \"dataAddr_o\[7\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readEnable_o control.v(112) " "Inferred latch for \"readEnable_o\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable_o control.v(112) " "Inferred latch for \"writeEnable_o\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypassData_o\[0\] control.v(112) " "Inferred latch for \"bypassData_o\[0\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypassData_o\[1\] control.v(112) " "Inferred latch for \"bypassData_o\[1\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypassData_o\[2\] control.v(112) " "Inferred latch for \"bypassData_o\[2\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypassData_o\[3\] control.v(112) " "Inferred latch for \"bypassData_o\[3\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypassData_o\[4\] control.v(112) " "Inferred latch for \"bypassData_o\[4\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypassData_o\[5\] control.v(112) " "Inferred latch for \"bypassData_o\[5\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypassData_o\[6\] control.v(112) " "Inferred latch for \"bypassData_o\[6\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bypassData_o\[7\] control.v(112) " "Inferred latch for \"bypassData_o\[7\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regfileWriteAddr_o\[0\] control.v(112) " "Inferred latch for \"regfileWriteAddr_o\[0\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regfileWriteAddr_o\[1\] control.v(112) " "Inferred latch for \"regfileWriteAddr_o\[1\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regfileWriteAddr_o\[2\] control.v(112) " "Inferred latch for \"regfileWriteAddr_o\[2\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regfileWriteAddr_o\[3\] control.v(112) " "Inferred latch for \"regfileWriteAddr_o\[3\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regfileWriteEnable_o control.v(112) " "Inferred latch for \"regfileWriteEnable_o\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOpcode_o\[0\] control.v(112) " "Inferred latch for \"aluOpcode_o\[0\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOpcode_o\[1\] control.v(112) " "Inferred latch for \"aluOpcode_o\[1\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOpcode_o\[2\] control.v(112) " "Inferred latch for \"aluOpcode_o\[2\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOpcode_o\[3\] control.v(112) " "Inferred latch for \"aluOpcode_o\[3\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_o\[0\] control.v(112) " "Inferred latch for \"B_o\[0\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_o\[1\] control.v(112) " "Inferred latch for \"B_o\[1\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_o\[2\] control.v(112) " "Inferred latch for \"B_o\[2\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_o\[3\] control.v(112) " "Inferred latch for \"B_o\[3\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_o\[4\] control.v(112) " "Inferred latch for \"B_o\[4\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_o\[5\] control.v(112) " "Inferred latch for \"B_o\[5\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_o\[6\] control.v(112) " "Inferred latch for \"B_o\[6\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_o\[7\] control.v(112) " "Inferred latch for \"B_o\[7\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_o\[0\] control.v(112) " "Inferred latch for \"A_o\[0\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_o\[1\] control.v(112) " "Inferred latch for \"A_o\[1\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_o\[2\] control.v(112) " "Inferred latch for \"A_o\[2\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_o\[3\] control.v(112) " "Inferred latch for \"A_o\[3\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_o\[4\] control.v(112) " "Inferred latch for \"A_o\[4\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_o\[5\] control.v(112) " "Inferred latch for \"A_o\[5\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_o\[6\] control.v(112) " "Inferred latch for \"A_o\[6\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_o\[7\] control.v(112) " "Inferred latch for \"A_o\[7\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_o\[0\] control.v(112) " "Inferred latch for \"destination_o\[0\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_o\[1\] control.v(112) " "Inferred latch for \"destination_o\[1\]\" at control.v(112)" {  } { { "control.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/control.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872330 "|p2|control:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst5 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst5\"" {  } { { "p2.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 304 -352 -112 640 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424662872361 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(84) " "Verilog HDL Case Statement warning at regfile.v(84): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(85) " "Verilog HDL Case Statement warning at regfile.v(85): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(86) " "Verilog HDL Case Statement warning at regfile.v(86): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 86 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(87) " "Verilog HDL Case Statement warning at regfile.v(87): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 87 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(88) " "Verilog HDL Case Statement warning at regfile.v(88): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(89) " "Verilog HDL Case Statement warning at regfile.v(89): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 89 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(90) " "Verilog HDL Case Statement warning at regfile.v(90): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 90 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(91) " "Verilog HDL Case Statement warning at regfile.v(91): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 91 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(92) " "Verilog HDL Case Statement warning at regfile.v(92): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 92 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(93) " "Verilog HDL Case Statement warning at regfile.v(93): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(94) " "Verilog HDL Case Statement warning at regfile.v(94): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 94 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(95) " "Verilog HDL Case Statement warning at regfile.v(95): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 95 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(96) " "Verilog HDL Case Statement warning at regfile.v(96): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 96 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(97) " "Verilog HDL Case Statement warning at regfile.v(97): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 97 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "regfile.v(98) " "Verilog HDL Case Statement warning at regfile.v(98): case item expression never matches the case expression" {  } { { "regfile.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/regfile.v" 98 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1424662872361 "|p2|regfile:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "fmat_alu.v 1 1 " "Using design file fmat_alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fmat_alu " "Found entity 1: fmat_alu" {  } { { "fmat_alu.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fmat_alu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424662872376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1424662872376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmat_alu fmat_alu:inst13 " "Elaborating entity \"fmat_alu\" for hierarchy \"fmat_alu:inst13\"" {  } { { "p2.bdf" "inst13" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 352 816 1024 464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424662872376 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ovrflw_o fmat_alu.v(24) " "Verilog HDL Always Construct warning at fmat_alu.v(24): inferring latch(es) for variable \"ovrflw_o\", which holds its previous value in one or more paths through the always construct" {  } { { "fmat_alu.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fmat_alu.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872376 "|p2|fmat_alu:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ovrflw_o fmat_alu.v(24) " "Inferred latch for \"ovrflw_o\" at fmat_alu.v(24)" {  } { { "fmat_alu.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/fmat_alu.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872392 "|p2|fmat_alu:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:inst12 " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:inst12\"" {  } { { "p2.bdf" "inst12" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 288 1168 1352 432 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424662872392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_with_init single_port_ram_with_init:inst6 " "Elaborating entity \"single_port_ram_with_init\" for hierarchy \"single_port_ram_with_init:inst6\"" {  } { { "p2.bdf" "inst6" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 480 816 1048 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424662872408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst9 " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst9\"" {  } { { "p2.bdf" "inst9" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 104 -16 168 184 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424662872408 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(17) " "Verilog HDL Case Statement warning at instrROM.v(17): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 17 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(18) " "Verilog HDL Case Statement warning at instrROM.v(18): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 18 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(19) " "Verilog HDL Case Statement warning at instrROM.v(19): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(20) " "Verilog HDL Case Statement warning at instrROM.v(20): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 20 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(21) " "Verilog HDL Case Statement warning at instrROM.v(21): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(22) " "Verilog HDL Case Statement warning at instrROM.v(22): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(23) " "Verilog HDL Case Statement warning at instrROM.v(23): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(24) " "Verilog HDL Case Statement warning at instrROM.v(24): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(25) " "Verilog HDL Case Statement warning at instrROM.v(25): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(26) " "Verilog HDL Case Statement warning at instrROM.v(26): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(27) " "Verilog HDL Case Statement warning at instrROM.v(27): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 27 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(28) " "Verilog HDL Case Statement warning at instrROM.v(28): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 28 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(30) " "Verilog HDL Case Statement warning at instrROM.v(30): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 30 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(32) " "Verilog HDL Case Statement warning at instrROM.v(32): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(33) " "Verilog HDL Case Statement warning at instrROM.v(33): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 33 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(34) " "Verilog HDL Case Statement warning at instrROM.v(34): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(35) " "Verilog HDL Case Statement warning at instrROM.v(35): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(36) " "Verilog HDL Case Statement warning at instrROM.v(36): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 36 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(37) " "Verilog HDL Case Statement warning at instrROM.v(37): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(39) " "Verilog HDL Case Statement warning at instrROM.v(39): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 39 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(41) " "Verilog HDL Case Statement warning at instrROM.v(41): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 41 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(42) " "Verilog HDL Case Statement warning at instrROM.v(42): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 42 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(43) " "Verilog HDL Case Statement warning at instrROM.v(43): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 43 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(44) " "Verilog HDL Case Statement warning at instrROM.v(44): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 44 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872408 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(45) " "Verilog HDL Case Statement warning at instrROM.v(45): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 45 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(46) " "Verilog HDL Case Statement warning at instrROM.v(46): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 46 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(48) " "Verilog HDL Case Statement warning at instrROM.v(48): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 48 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(49) " "Verilog HDL Case Statement warning at instrROM.v(49): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 49 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(50) " "Verilog HDL Case Statement warning at instrROM.v(50): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 50 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(51) " "Verilog HDL Case Statement warning at instrROM.v(51): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 51 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(52) " "Verilog HDL Case Statement warning at instrROM.v(52): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 52 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(53) " "Verilog HDL Case Statement warning at instrROM.v(53): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(55) " "Verilog HDL Case Statement warning at instrROM.v(55): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 55 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(56) " "Verilog HDL Case Statement warning at instrROM.v(56): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 56 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(57) " "Verilog HDL Case Statement warning at instrROM.v(57): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 57 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(58) " "Verilog HDL Case Statement warning at instrROM.v(58): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 58 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(59) " "Verilog HDL Case Statement warning at instrROM.v(59): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(60) " "Verilog HDL Case Statement warning at instrROM.v(60): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 60 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(62) " "Verilog HDL Case Statement warning at instrROM.v(62): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 62 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(63) " "Verilog HDL Case Statement warning at instrROM.v(63): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(64) " "Verilog HDL Case Statement warning at instrROM.v(64): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 64 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(65) " "Verilog HDL Case Statement warning at instrROM.v(65): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(66) " "Verilog HDL Case Statement warning at instrROM.v(66): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 66 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(67) " "Verilog HDL Case Statement warning at instrROM.v(67): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 67 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(68) " "Verilog HDL Case Statement warning at instrROM.v(68): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 68 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(69) " "Verilog HDL Case Statement warning at instrROM.v(69): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 69 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(70) " "Verilog HDL Case Statement warning at instrROM.v(70): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 70 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(71) " "Verilog HDL Case Statement warning at instrROM.v(71): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 71 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(73) " "Verilog HDL Case Statement warning at instrROM.v(73): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 73 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(74) " "Verilog HDL Case Statement warning at instrROM.v(74): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 74 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(75) " "Verilog HDL Case Statement warning at instrROM.v(75): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 75 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(76) " "Verilog HDL Case Statement warning at instrROM.v(76): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 76 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(77) " "Verilog HDL Case Statement warning at instrROM.v(77): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 77 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(78) " "Verilog HDL Case Statement warning at instrROM.v(78): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 78 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(79) " "Verilog HDL Case Statement warning at instrROM.v(79): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 79 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(80) " "Verilog HDL Case Statement warning at instrROM.v(80): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 80 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(81) " "Verilog HDL Case Statement warning at instrROM.v(81): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 81 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(82) " "Verilog HDL Case Statement warning at instrROM.v(82): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 82 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(83) " "Verilog HDL Case Statement warning at instrROM.v(83): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 83 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(87) " "Verilog HDL Case Statement warning at instrROM.v(87): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 87 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(88) " "Verilog HDL Case Statement warning at instrROM.v(88): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 88 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(89) " "Verilog HDL Case Statement warning at instrROM.v(89): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 89 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(90) " "Verilog HDL Case Statement warning at instrROM.v(90): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 90 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(91) " "Verilog HDL Case Statement warning at instrROM.v(91): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 91 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(92) " "Verilog HDL Case Statement warning at instrROM.v(92): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 92 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(93) " "Verilog HDL Case Statement warning at instrROM.v(93): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 93 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(94) " "Verilog HDL Case Statement warning at instrROM.v(94): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 94 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(96) " "Verilog HDL Case Statement warning at instrROM.v(96): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 96 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(97) " "Verilog HDL Case Statement warning at instrROM.v(97): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 97 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(98) " "Verilog HDL Case Statement warning at instrROM.v(98): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 98 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(100) " "Verilog HDL Case Statement warning at instrROM.v(100): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 100 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(101) " "Verilog HDL Case Statement warning at instrROM.v(101): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(102) " "Verilog HDL Case Statement warning at instrROM.v(102): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 102 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(103) " "Verilog HDL Case Statement warning at instrROM.v(103): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 103 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(104) " "Verilog HDL Case Statement warning at instrROM.v(104): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 104 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(106) " "Verilog HDL Case Statement warning at instrROM.v(106): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 106 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(107) " "Verilog HDL Case Statement warning at instrROM.v(107): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 107 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(108) " "Verilog HDL Case Statement warning at instrROM.v(108): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 108 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(110) " "Verilog HDL Case Statement warning at instrROM.v(110): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 110 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(111) " "Verilog HDL Case Statement warning at instrROM.v(111): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 111 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(112) " "Verilog HDL Case Statement warning at instrROM.v(112): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 112 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(113) " "Verilog HDL Case Statement warning at instrROM.v(113): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 113 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(114) " "Verilog HDL Case Statement warning at instrROM.v(114): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 114 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(115) " "Verilog HDL Case Statement warning at instrROM.v(115): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 115 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(116) " "Verilog HDL Case Statement warning at instrROM.v(116): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 116 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(117) " "Verilog HDL Case Statement warning at instrROM.v(117): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 117 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(118) " "Verilog HDL Case Statement warning at instrROM.v(118): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(119) " "Verilog HDL Case Statement warning at instrROM.v(119): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 119 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(121) " "Verilog HDL Case Statement warning at instrROM.v(121): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 121 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(122) " "Verilog HDL Case Statement warning at instrROM.v(122): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 122 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(123) " "Verilog HDL Case Statement warning at instrROM.v(123): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 123 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(124) " "Verilog HDL Case Statement warning at instrROM.v(124): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 124 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(125) " "Verilog HDL Case Statement warning at instrROM.v(125): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 125 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(126) " "Verilog HDL Case Statement warning at instrROM.v(126): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 126 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(127) " "Verilog HDL Case Statement warning at instrROM.v(127): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 127 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(128) " "Verilog HDL Case Statement warning at instrROM.v(128): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 128 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(129) " "Verilog HDL Case Statement warning at instrROM.v(129): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(131) " "Verilog HDL Case Statement warning at instrROM.v(131): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 131 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(132) " "Verilog HDL Case Statement warning at instrROM.v(132): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 132 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(133) " "Verilog HDL Case Statement warning at instrROM.v(133): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 133 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(134) " "Verilog HDL Case Statement warning at instrROM.v(134): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 134 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(135) " "Verilog HDL Case Statement warning at instrROM.v(135): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 135 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(137) " "Verilog HDL Case Statement warning at instrROM.v(137): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 137 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(138) " "Verilog HDL Case Statement warning at instrROM.v(138): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(139) " "Verilog HDL Case Statement warning at instrROM.v(139): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 139 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(140) " "Verilog HDL Case Statement warning at instrROM.v(140): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 140 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instrROM.v(141) " "Verilog HDL Case Statement warning at instrROM.v(141): case item expression covers a value already covered by a previous case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instrROM.v(11) " "Verilog HDL Case Statement warning at instrROM.v(11): incomplete case statement has no default case item" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instr_o instrROM.v(11) " "Verilog HDL Always Construct warning at instrROM.v(11): inferring latch(es) for variable \"instr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[0\] instrROM.v(11) " "Inferred latch for \"instr_o\[0\]\" at instrROM.v(11)" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[1\] instrROM.v(11) " "Inferred latch for \"instr_o\[1\]\" at instrROM.v(11)" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[2\] instrROM.v(11) " "Inferred latch for \"instr_o\[2\]\" at instrROM.v(11)" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[3\] instrROM.v(11) " "Inferred latch for \"instr_o\[3\]\" at instrROM.v(11)" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[4\] instrROM.v(11) " "Inferred latch for \"instr_o\[4\]\" at instrROM.v(11)" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[5\] instrROM.v(11) " "Inferred latch for \"instr_o\[5\]\" at instrROM.v(11)" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[6\] instrROM.v(11) " "Inferred latch for \"instr_o\[6\]\" at instrROM.v(11)" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[7\] instrROM.v(11) " "Inferred latch for \"instr_o\[7\]\" at instrROM.v(11)" {  } { { "instrROM.v" "" { Text "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/instrROM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1424662872423 "|p2|inst_rom:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_flag to_flag:inst3 " "Elaborating entity \"to_flag\" for hierarchy \"to_flag:inst3\"" {  } { { "p2.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 632 752 936 712 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424662872423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424662874467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424662874467 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "p2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/8-BIT-FMAT/Verilog/modules/p2.bdf" { { 128 -656 -488 144 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424662874529 "|p2|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1424662874529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424662874529 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424662874529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424662874529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 296 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424662874576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 22 19:41:14 2015 " "Processing ended: Sun Feb 22 19:41:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424662874576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424662874576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424662874576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424662874576 ""}
