module wideexpr_00119(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($signed(1'sb0))<<(s3);
  assign y1 = -(-(s0));
  assign y2 = {3{(4'b0001)<<<((u2)|({((ctrl[2]?s3:s0))==(s2),(6'b111010)>>>((ctrl[7]?4'sb0111:4'sb0100)),|((s0)<<<(s1))}))}};
  assign y3 = 5'sb01110;
  assign y4 = 6'sb010011;
  assign y5 = -($signed(3'sb011));
  assign y6 = ($signed(6'sb101011))^~($signed(((ctrl[3]?{u1,3'sb000,s5,1'sb1}:s3))|(5'b00101)));
  assign y7 = (($signed((ctrl[4]?s5:$unsigned((s4)>>(s7)))))|(-(((ctrl[4]?-(s1):(s7)>>>(u1)))!=(s7))))-((4'sb1011)<<<((((ctrl[2]?$signed(2'b00):-(3'sb001)))<<(({1{5'sb00000}})>>(u7)))<<<(({2{(ctrl[7]?s2:3'sb100)}})>>>((u6)^~(s2)))));
endmodule
