#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun  6 16:30:08 2021
# Process ID: 2520
# Current directory: D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13084 D:\ESCOM\2020A\ARQUITECTURA\ProyectoFinal\Procesador_Burbuja\Procesador_Burbuja.xpr
# Log file: D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/vivado.log
# Journal file: D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.xpr
INFO: [Project 1-313] Project file moved from 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 902.340 ; gain = 261.871
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'sim2'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
Generating merged BMM file for the design top 'sim2'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'sim2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Componentes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Componentes'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Condicion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Condicion'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DecoInstruc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DecoInstruc'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DemuxCodOpera.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DemuxCodOpera'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/DemuxS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DemuxS'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/MicrocodFuncion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodFuncion'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/MicrocodOperacion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'microcodOperacion'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux16'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/Nivel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nivel'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/RegistroEstado.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegistroEstado'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alux'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/archivoReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'archivoRegx'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/bs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'barrelShifter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demultiplexor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/extdir.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ExtensorDirec'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/extsig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ExtensorSigno'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/memdatos.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoriaDatos'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/memoProg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemProg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/multiplexor2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/pilax.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pila'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Procesador'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registro'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.srcs/sources_1/imports/Burbuja Final/sim2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim2'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.sim/sim_1/behav/xsim'
"xelab -wto aba628605c824b8090b7328880270268 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim2_behav xil_defaultlib.sim2 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aba628605c824b8090b7328880270268 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim2_behav xil_defaultlib.sim2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.main
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Condicion [condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.DecoInstruc [decoinstruc_default]
Compiling architecture behavioral of entity xil_defaultlib.DemuxCodOpera [demuxcodopera_default]
Compiling architecture behavioral of entity xil_defaultlib.DemuxS [demuxs_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodFuncion [microcodfuncion_default]
Compiling architecture behavioral of entity xil_defaultlib.microcodOperacion [microcodoperacion_default]
Compiling architecture behavioral of entity xil_defaultlib.Nivel [nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistroEstado [registroestado_default]
Compiling architecture behavioral of entity xil_defaultlib.Componentes [componentes_default]
Compiling architecture funcion of entity xil_defaultlib.MemProg [memprog_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.barrelShifter [barrelshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.demultiplexor [demultiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegx [archivoregx_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4 [mux4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux16 [mux16_default]
Compiling architecture arquitectura of entity xil_defaultlib.ExtensorSigno [extensorsigno_default]
Compiling architecture arquitectura of entity xil_defaultlib.ExtensorDirec [extensordirec_default]
Compiling architecture arquitectura of entity xil_defaultlib.alux [alux_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaDatos [\MemoriaDatos(m=11)\]
Compiling architecture behavioral of entity xil_defaultlib.Procesador [procesador_default]
Compiling architecture behavior of entity xil_defaultlib.sim2
Built simulation snapshot sim2_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.sim/sim_1/behav/xsim/xsim.dir/sim2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.sim/sim_1/behav/xsim/xsim.dir/sim2_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun  6 16:31:35 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  6 16:31:35 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 929.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/2020A/ARQUITECTURA/ProyectoFinal/Procesador_Burbuja/Procesador_Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim2_behav -key {Behavioral:sim_1:Functional:sim2} -tclbatch {sim2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 929.363 ; gain = 13.273
run all
