// Seed: 4050631131
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  assign id_1 = 1;
  logic id_4;
  logic id_5 = id_3;
  assign id_0 = id_5;
  integer id_6 = 1;
  initial SystemTFIdentifier(1);
  assign id_1 = 1'h0;
  assign id_5 = 1'b0;
  assign id_4 = 1;
endmodule
`default_nettype id_4 `timescale 1 ps / 1 ps
