# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Leftshift_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/Leftshift/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:15 on Feb 14,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/Leftshift/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# -- Compiling entity Full_Adder
# -- Compiling architecture bhv of Full_Adder
# End time: 15:42:16 on Feb 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/Leftshift/leftshift.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:16 on Feb 14,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/Leftshift/leftshift.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity leftshift
# -- Compiling architecture struct of leftshift
# End time: 15:42:16 on Feb 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.leftshift(struct)
# vsim work.leftshift(struct) 
# Start time: 15:42:40 on Feb 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gates
# Loading work.leftshift(struct)
add wave -position insertpoint  \
sim:/leftshift/X \
sim:/leftshift/Y \
sim:/leftshift/Z
force -freeze sim:/leftshift/X 10101010 0
force -freeze sim:/leftshift/Y 00000011 0
run
run
force -freeze sim:/leftshift/X 10101010 0
force -freeze sim:/leftshift/Y 00000111 0
run
force -freeze sim:/leftshift/X 10101011 0
run
# End time: 15:45:53 on Feb 14,2019, Elapsed time: 0:03:13
# Errors: 0, Warnings: 0
