circuit MaxModule : @[:@2.0]
  module Comparator : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_a : SInt<32> @[:@6.4]
    input io_b : SInt<32> @[:@6.4]
    output io_output : SInt<32> @[:@6.4]
  
    node _T_11 = geq(io_a, io_b) @[Comparator.scala 12:13:@8.4]
    node _GEN_0 = mux(_T_11, io_a, io_b) @[Comparator.scala 12:22:@9.4]
    io_output <= _GEN_0 @[Comparator.scala 13:15:@10.6 Comparator.scala 15:15:@13.6]

  module MaxModule : @[:@55.2]
    input clock : Clock @[:@56.4]
    input reset : UInt<1> @[:@57.4]
    input io_input_0_0 : SInt<32> @[:@58.4]
    input io_input_0_1 : SInt<32> @[:@58.4]
    input io_input_1_0 : SInt<32> @[:@58.4]
    input io_input_1_1 : SInt<32> @[:@58.4]
    output io_output : SInt<32> @[:@58.4]
    input io_en : UInt<1> @[:@58.4]
    output io_valid : UInt<1> @[:@58.4]
  
    inst comparators_0 of Comparator @[MaxModule.scala 15:61:@64.4]
    inst comparators_1 of Comparator @[MaxModule.scala 15:61:@67.4]
    inst comparators_2 of Comparator @[MaxModule.scala 15:61:@70.4]
    inst comparators_3 of Comparator @[MaxModule.scala 15:61:@73.4]
    node _GEN_0 = mux(io_en, comparators_3.io_output, asSInt(UInt<1>("h0"))) @[MaxModule.scala 22:15:@88.4]
    node _GEN_1 = mux(io_en, io_en, io_en) @[MaxModule.scala 22:15:@88.4]
    node wires_0 = io_input_0_0 @[MaxModule.scala 14:53:@60.4 MaxModule.scala 18:32:@76.4]
    node wires_1 = io_input_0_1 @[MaxModule.scala 14:53:@61.4 MaxModule.scala 18:32:@77.4]
    node wires_2 = io_input_1_0 @[MaxModule.scala 14:53:@62.4 MaxModule.scala 18:32:@78.4]
    node wires_3 = io_input_1_1 @[MaxModule.scala 14:53:@63.4 MaxModule.scala 18:32:@79.4]
    io_output <= _GEN_0 @[MaxModule.scala 23:15:@89.6 MaxModule.scala 26:15:@93.6]
    io_valid <= _GEN_1 @[MaxModule.scala 24:14:@90.6 MaxModule.scala 27:14:@94.6]
    comparators_0.clock <= clock @[:@65.4]
    comparators_0.reset <= reset @[:@66.4]
    comparators_0.io_a <= wires_0 @[MaxModule.scala 36:27:@84.4]
    comparators_0.io_b <= asSInt(UInt<32>("h0")) @[MaxModule.scala 31:25:@80.4]
    comparators_1.clock <= clock @[:@68.4]
    comparators_1.reset <= reset @[:@69.4]
    comparators_1.io_a <= wires_1 @[MaxModule.scala 36:27:@85.4]
    comparators_1.io_b <= comparators_0.io_output @[MaxModule.scala 33:31:@81.4]
    comparators_2.clock <= clock @[:@71.4]
    comparators_2.reset <= reset @[:@72.4]
    comparators_2.io_a <= wires_2 @[MaxModule.scala 36:27:@86.4]
    comparators_2.io_b <= comparators_1.io_output @[MaxModule.scala 33:31:@82.4]
    comparators_3.clock <= clock @[:@74.4]
    comparators_3.reset <= reset @[:@75.4]
    comparators_3.io_a <= wires_3 @[MaxModule.scala 36:27:@87.4]
    comparators_3.io_b <= comparators_2.io_output @[MaxModule.scala 33:31:@83.4]
