GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v'
Undeclared symbol 'ref_clk_o', assumed default net type 'wire'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":13)
Undeclared symbol 'clk_test', assumed default net type 'wire'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":14)
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\freq_cnt_calc.v'
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\div.v'
WARN  (EX3628) : Redeclaration of ANSI port 'clk_div' is not allowed("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\div.v":8)
Analyzing Verilog file 'C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\spi_slave.v'
Compiling module 'TOP'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":1)
Compiling module 'Gowin_rPLL'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Gowin_OSC'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\gowin_osc\gowin_osc.v":10)
Compiling module 'freq_cnt_calc'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\freq_cnt_calc.v":1)
WARN  (EX3670) : Actual bit length 34 differs from formal bit length 28 for port 'cnt_clk_stand_reg'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":15)
WARN  (EX3670) : Actual bit length 34 differs from formal bit length 28 for port 'cnt_clk_test_reg'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":15)
Compiling module 'clk_div'("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\div.v":1)
NOTE  (EX0101) : Current top module is "TOP"
WARN  (EX0211) : The output port "miso" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":6)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sys_clk is unused("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":2)
WARN  (CV0016) : Input sys_rst_n is unused("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":3)
WARN  (CV0016) : Input spi_clk is unused("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":4)
WARN  (CV0016) : Input spi_mosi is unused("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Gowin_OSC" instantiated to "OSC_2_5M" is swept in optimizing("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":14)
WARN  (NL0002) : The module "clk_div" instantiated to "new_clk" is swept in optimizing("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":16)
WARN  (NL0002) : The module "freq_cnt_calc" instantiated to "new_freq_cnt" is swept in optimizing("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":15)
WARN  (NL0002) : The module "Gowin_rPLL" instantiated to "ref_OSC" is swept in optimizing("C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\TOP.v":13)
[95%] Generate netlist file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\gwsynthesis\9K_FREQ.vg" completed
[100%] Generate report file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\gwsynthesis\9K_FREQ_syn.rpt.html" completed
GowinSynthesis finish
