# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project I2C_verify
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.top -voptargs=+acc
# vsim work.top -voptargs="+acc" 
# Start time: 09:43:11 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\sim\driver.sv(52): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                 6560
# DEBUG i2c_slave; stop condition detected at 	                 6880
# DEBUG i2c_slave; start condition detected at 	                 7200
# DEBUG i2c_slave; stop condition detected at 	                10150
# DEBUG i2c_slave; start condition detected at 	                10560
# DEBUG i2c_slave; start condition detected at 	                13760
# DEBUG i2c_slave; stop condition detected at 	                14080
# DEBUG i2c_slave; start condition detected at 	                14400
# DEBUG i2c_slave; start condition detected at 	                17600
# DEBUG i2c_slave; stop condition detected at 	                17920
# DEBUG i2c_slave; start condition detected at 	                18240
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(24)
#    Time: 20760 ns  Iteration: 2  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 24
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/apb/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                 6560
# DEBUG i2c_slave; stop condition detected at 	                 6880
# DEBUG i2c_slave; start condition detected at 	                 7200
# DEBUG i2c_slave; stop condition detected at 	                10150
# DEBUG i2c_slave; start condition detected at 	                10560
# DEBUG i2c_slave; start condition detected at 	                13760
# DEBUG i2c_slave; stop condition detected at 	                14080
# DEBUG i2c_slave; start condition detected at 	                14400
# DEBUG i2c_slave; start condition detected at 	                17600
# DEBUG i2c_slave; stop condition detected at 	                17920
# DEBUG i2c_slave; start condition detected at 	                18240
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(24)
#    Time: 20760 ns  Iteration: 2  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 24
quit -sim
# End time: 09:45:41 on Apr 02,2024, Elapsed time: 0:02:30
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.top -voptargs=+acc
# vsim work.top -voptargs="+acc" 
# Start time: 09:46:09 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                10150
# DEBUG i2c_slave; start condition detected at 	                10560
# DEBUG i2c_slave; start condition detected at 	                13760
# DEBUG i2c_slave; stop condition detected at 	                14080
# DEBUG i2c_slave; start condition detected at 	                14400
# DEBUG i2c_slave; start condition detected at 	                17600
# DEBUG i2c_slave; stop condition detected at 	                17920
# DEBUG i2c_slave; start condition detected at 	                18240
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(24)
#    Time: 20760 ns  Iteration: 2  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 24
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                10150
# DEBUG i2c_slave; start condition detected at 	                10560
# DEBUG i2c_slave; start condition detected at 	                13760
# DEBUG i2c_slave; stop condition detected at 	                14080
# DEBUG i2c_slave; start condition detected at 	                14400
# DEBUG i2c_slave; start condition detected at 	                17600
# DEBUG i2c_slave; stop condition detected at 	                17920
# DEBUG i2c_slave; start condition detected at 	                18240
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(24)
#    Time: 20760 ns  Iteration: 2  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 24
quit -sim
# End time: 09:49:49 on Apr 02,2024, Elapsed time: 0:03:40
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Load canceled
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 09:50:03 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                10150
# DEBUG i2c_slave; start condition detected at 	                10600
# DEBUG i2c_slave; command byte received (write) at 	                13602
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(27)
#    Time: 20820 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 27
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 09:55:20 on Apr 02,2024, Elapsed time: 0:05:17
# Errors: 0, Warnings: 1
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 09:55:32 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                10150
# DEBUG i2c_slave; start condition detected at 	                10600
# DEBUG i2c_slave; command byte received (write) at 	                13602
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(27)
#    Time: 20820 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 27
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/apb/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                10150
# DEBUG i2c_slave; start condition detected at 	                10600
# DEBUG i2c_slave; command byte received (write) at 	                13602
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(27)
#    Time: 20820 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 27
coverage report -html -htmldir covhtmlreport -details -assert -directive -cvg -code bcefst -threshL 50 -threshH 90
# Report created in covhtmlreport/index.html
quit -sim
# End time: 10:07:38 on Apr 02,2024, Elapsed time: 0:12:06
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of read_tb.v was successful.
# Compile of writer_tb.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 10:08:13 on Apr 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'write_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/slave File: C:/Users/PC/Documents/Chung_training/code/sim/i2c_slave_model.v
# Error loading design
# End time: 10:08:14 on Apr 02,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
project open D:/Questamsim_project/apb_fifo_i2c/apb_fifo_i2c
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project apb_fifo_i2c
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 10:09:24 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/write_tb/dut/apb/*
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; stop condition detected at                27120
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v(270)
#    Time: 40490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v line 270
quit -sim
# End time: 10:10:04 on Apr 02,2024, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:12:49 on Apr 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'sda_in' not found in module 'top_level' (8th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'scl_in' not found in module 'top_level' (9th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'sda_out' not found in module 'top_level' (13th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'scl_out' not found in module 'top_level' (14th connection).
# Optimization failed
# Error loading design
# End time: 10:12:50 on Apr 02,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:13:34 on Apr 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'sda_in' not found in module 'top_level' (8th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'scl_in' not found in module 'top_level' (9th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'sda_out' not found in module 'top_level' (13th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'scl_out' not found in module 'top_level' (14th connection).
# Optimization failed
# Error loading design
# End time: 10:13:35 on Apr 02,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:16:15 on Apr 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'sda_in' not found in module 'top_level' (8th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'scl_in' not found in module 'top_level' (9th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'sda_out' not found in module 'top_level' (13th connection).
# ** Error (suppressible): C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(19): (vopt-2912) Port 'scl_out' not found in module 'top_level' (14th connection).
# Optimization failed
# Error loading design
# End time: 10:16:15 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:16:48 on Apr 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(354)
#    Time: 8840 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 354
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(354)
#    Time: 8840 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 354
quit -sim
# End time: 10:20:59 on Apr 02,2024, Elapsed time: 0:04:11
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:21:08 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(354)
#    Time: 8840 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 354
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(354)
#    Time: 8840 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 354
quit -sim
# End time: 10:30:38 on Apr 02,2024, Elapsed time: 0:09:30
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:30:47 on Apr 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(354)
#    Time: 8840 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 354
quit -sim
# End time: 10:44:02 on Apr 02,2024, Elapsed time: 0:13:15
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:44:09 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
add wave -position insertpoint sim:/read_tb/dut/apb/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(354)
#    Time: 8840 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 354
quit -sim
# End time: 10:46:08 on Apr 02,2024, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:46:17 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
add wave -position insertpoint sim:/read_tb/dut/apb/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(354)
#    Time: 8840 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 354
quit -sim
# End time: 10:58:42 on Apr 02,2024, Elapsed time: 0:12:25
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 10:58:48 on Apr 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(354)
#    Time: 8840 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 354
# Break key hit
quit -sim
# End time: 11:01:30 on Apr 02,2024, Elapsed time: 0:02:42
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 11:01:37 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=xx, ack=1
# DEBUG i2c_slave; stop condition detected at                 6960
# DEBUG i2c_slave; start condition detected at                 7280
# DEBUG i2c_slave; command byte received (write) at                10282
# DEBUG i2c_slave; address received. adr=xx, ack=1
# DEBUG i2c_slave; stop condition detected at                13680
# DEBUG i2c_slave; start condition detected at                14000
# DEBUG i2c_slave; command byte received (write) at                17002
# DEBUG i2c_slave; address received. adr=xx, ack=1
# DEBUG i2c_slave; stop condition detected at                20400
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (write) at                23722
# DEBUG i2c_slave; address received. adr=xx, ack=1
# DEBUG i2c_slave; stop condition detected at                27120
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(355)
#    Time: 31080 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 355
quit -sim
# End time: 11:04:49 on Apr 02,2024, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 11:04:57 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/write_tb/dut/apb/*
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; data block write 01 to address 08
# DEBUG i2c_slave; data block write 01 to address 09
# DEBUG i2c_slave; data block write 01 to address 0a
# DEBUG i2c_slave; data block write 01 to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v(270)
#    Time: 40490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v line 270
quit -sim
vsim -voptargs=+acc work.read_tb
# End time: 11:05:29 on Apr 02,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.read_tb 
# Start time: 11:05:29 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (read) at                 3562
# DEBUG i2c_slave; data block read xx from address xx (1)
# DEBUG i2c_slave; memcheck [0]=xx, [1]=xx, [2]=xx
# DEBUG i2c_slave; data block read xx from address xx (2)
# DEBUG i2c_slave; data block read xx from address xx (2)
# DEBUG i2c_slave; data block read xx from address xx (2)
# DEBUG i2c_slave; data block read xx from address xx (2)
# DEBUG i2c_slave; data block read xx from address xx (2)
# DEBUG i2c_slave; data block read xx from address xx (2)
# DEBUG i2c_slave; data block read xx from address xx (2)
# DEBUG i2c_slave; data block read xx from address xx (2)
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(355)
#    Time: 31080 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 355
quit -sim
# End time: 11:19:33 on Apr 02,2024, Elapsed time: 0:14:04
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 11:19:46 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; data block write 01 to address 08
# DEBUG i2c_slave; stop condition detected at                30590
# DEBUG i2c_slave; start condition detected at                31120
# DEBUG i2c_slave; command byte received (read) at                34122
# DEBUG i2c_slave; data block read xx from address 09 (1)
# DEBUG i2c_slave; memcheck [0]=xx, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 0a (2)
# DEBUG i2c_slave; stop condition detected at                37200
# DEBUG i2c_slave; stop condition detected at                40080
# DEBUG i2c_slave; stop condition detected at                42960
# DEBUG i2c_slave; stop condition detected at                45840
# DEBUG i2c_slave; stop condition detected at                48720
# DEBUG i2c_slave; stop condition detected at                51600
# DEBUG i2c_slave; stop condition detected at                54480
# DEBUG i2c_slave; stop condition detected at                57680
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(255)
#    Time: 60770 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 255
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint  \
sim:/read_tb/sda_en_tb \
sim:/read_tb/sda_in
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; data block write 01 to address 08
# DEBUG i2c_slave; stop condition detected at                30590
# DEBUG i2c_slave; start condition detected at                31120
# DEBUG i2c_slave; command byte received (read) at                34122
# DEBUG i2c_slave; data block read xx from address 09 (1)
# DEBUG i2c_slave; memcheck [0]=xx, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 0a (2)
# DEBUG i2c_slave; stop condition detected at                37200
# DEBUG i2c_slave; stop condition detected at                40080
# DEBUG i2c_slave; stop condition detected at                42960
# DEBUG i2c_slave; stop condition detected at                45840
# DEBUG i2c_slave; stop condition detected at                48720
# DEBUG i2c_slave; stop condition detected at                51600
# DEBUG i2c_slave; stop condition detected at                54480
# DEBUG i2c_slave; stop condition detected at                57680
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(255)
#    Time: 60770 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 255
quit -sim
# End time: 11:53:22 on Apr 02,2024, Elapsed time: 0:33:36
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v failed with 2 errors.
# 11 compiles, 1 failed with 2 errors.
# Load canceled
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 11:54:22 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/write_tb/dut/apb/*
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; data block write 01 to address 08
# DEBUG i2c_slave; data block write 01 to address 09
# DEBUG i2c_slave; data block write 01 to address 0a
# DEBUG i2c_slave; data block write 01 to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v(270)
#    Time: 40490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v line 270
quit -sim
# End time: 11:54:54 on Apr 02,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 11:55:28 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; data block write 01 to address 08
# DEBUG i2c_slave; stop condition detected at                30590
# DEBUG i2c_slave; start condition detected at                31120
# DEBUG i2c_slave; command byte received (read) at                34122
# DEBUG i2c_slave; data block read xx from address 09 (1)
# DEBUG i2c_slave; memcheck [0]=xx, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 0a (2)
# DEBUG i2c_slave; stop condition detected at                37200
# DEBUG i2c_slave; stop condition detected at                40080
# DEBUG i2c_slave; stop condition detected at                42960
# DEBUG i2c_slave; stop condition detected at                45840
# DEBUG i2c_slave; stop condition detected at                48720
# DEBUG i2c_slave; stop condition detected at                51600
# DEBUG i2c_slave; stop condition detected at                54480
# DEBUG i2c_slave; stop condition detected at                57680
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(255)
#    Time: 60770 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 255
add wave -position insertpoint  \
sim:/read_tb/dut/slave/mem
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; data block write 01 to address 08
# DEBUG i2c_slave; stop condition detected at                30590
# DEBUG i2c_slave; start condition detected at                31120
# DEBUG i2c_slave; command byte received (read) at                34122
# DEBUG i2c_slave; data block read xx from address 09 (1)
# DEBUG i2c_slave; memcheck [0]=xx, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 0a (2)
# DEBUG i2c_slave; stop condition detected at                37200
# DEBUG i2c_slave; stop condition detected at                40080
# DEBUG i2c_slave; stop condition detected at                42960
# DEBUG i2c_slave; stop condition detected at                45840
# DEBUG i2c_slave; stop condition detected at                48720
# DEBUG i2c_slave; stop condition detected at                51600
# DEBUG i2c_slave; stop condition detected at                54480
# DEBUG i2c_slave; stop condition detected at                57680
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(255)
#    Time: 60770 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 255
quit -sim
# End time: 13:45:37 on Apr 02,2024, Elapsed time: 1:50:09
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 13:45:45 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write xx to address 04
# DEBUG i2c_slave; data block write xx to address 05
# DEBUG i2c_slave; data block write xx to address 06
# DEBUG i2c_slave; data block write xx to address 07
# DEBUG i2c_slave; stop condition detected at                30470
# DEBUG i2c_slave; start condition detected at                30920
# DEBUG i2c_slave; command byte received (read) at                33922
# DEBUG i2c_slave; data block read xx from address 08 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 09 (2)
# DEBUG i2c_slave; stop condition detected at                37000
# DEBUG i2c_slave; stop condition detected at                39880
# DEBUG i2c_slave; stop condition detected at                42760
# DEBUG i2c_slave; stop condition detected at                45640
# DEBUG i2c_slave; stop condition detected at                48520
# DEBUG i2c_slave; stop condition detected at                51400
# DEBUG i2c_slave; stop condition detected at                54280
# DEBUG i2c_slave; stop condition detected at                57480
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(255)
#    Time: 60650 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 255
quit -sim
# End time: 13:47:42 on Apr 02,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 13:59:33 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write xx to address 04
# DEBUG i2c_slave; data block write xx to address 05
# DEBUG i2c_slave; data block write xx to address 06
# DEBUG i2c_slave; data block write xx to address 07
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(167)
#    Time: 30370 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 167
quit -sim
# End time: 14:01:52 on Apr 02,2024, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:02:06 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/clock_gen/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(178)
#    Time: 20400 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 178
quit -sim
# End time: 14:02:49 on Apr 02,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:02:57 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write xx to address 04
# DEBUG i2c_slave; stop condition detected at                21360
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(179)
#    Time: 30400 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 179
quit -sim
# End time: 14:16:23 on Apr 02,2024, Elapsed time: 0:13:26
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:16:32 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; stop condition detected at                18480
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(179)
#    Time: 30400 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 179
quit -sim
# End time: 14:22:57 on Apr 02,2024, Elapsed time: 0:06:25
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:23:03 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; stop condition detected at                18480
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(179)
#    Time: 30400 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 179
quit -sim
# End time: 14:24:08 on Apr 02,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:24:17 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; stop condition detected at                18480
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(167)
#    Time: 20370 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 167
quit -sim
# End time: 14:27:33 on Apr 02,2024, Elapsed time: 0:03:16
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:27:39 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; stop condition detected at                18480
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read xx from address 04 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; stop condition detected at                26800
# DEBUG i2c_slave; stop condition detected at                29680
# DEBUG i2c_slave; stop condition detected at                32560
# DEBUG i2c_slave; stop condition detected at                35440
# DEBUG i2c_slave; stop condition detected at                38320
# DEBUG i2c_slave; stop condition detected at                41200
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41520 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# End time: 14:33:04 on Apr 02,2024, Elapsed time: 0:05:25
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:33:08 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; stop condition detected at                18480
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read xx from address 04 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; stop condition detected at                26800
# DEBUG i2c_slave; stop condition detected at                29680
# DEBUG i2c_slave; stop condition detected at                32560
# DEBUG i2c_slave; stop condition detected at                35440
# DEBUG i2c_slave; stop condition detected at                38320
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41520 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# End time: 14:35:01 on Apr 02,2024, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:35:08 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; stop condition detected at                18480
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read xx from address 04 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; stop condition detected at                26800
# DEBUG i2c_slave; stop condition detected at                29680
# DEBUG i2c_slave; stop condition detected at                32560
# DEBUG i2c_slave; stop condition detected at                35440
# DEBUG i2c_slave; stop condition detected at                38320
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41520 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
# End time: 14:38:15 on Apr 02,2024, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:38:27 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at                15600
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read xx from address 03 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; stop condition detected at                26800
# DEBUG i2c_slave; stop condition detected at                29680
# DEBUG i2c_slave; stop condition detected at                32560
# DEBUG i2c_slave; stop condition detected at                35440
# DEBUG i2c_slave; stop condition detected at                38320
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
# Load canceled
# End time: 14:39:56 on Apr 02,2024, Elapsed time: 0:01:29
# Errors: 1, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 14:40:08 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; stop condition detected at                15600
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read xx from address 04 (1)
# DEBUG i2c_slave; memcheck [0]=xx, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; stop condition detected at                26800
# DEBUG i2c_slave; stop condition detected at                29680
# DEBUG i2c_slave; stop condition detected at                32560
# DEBUG i2c_slave; stop condition detected at                35440
# DEBUG i2c_slave; stop condition detected at                38320
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# End time: 15:00:27 on Apr 02,2024, Elapsed time: 0:20:19
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 15:00:33 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at                15600
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read xx from address 03 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; stop condition detected at                26800
# DEBUG i2c_slave; stop condition detected at                29680
# DEBUG i2c_slave; stop condition detected at                32560
# DEBUG i2c_slave; stop condition detected at                35440
# DEBUG i2c_slave; stop condition detected at                38320
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# End time: 15:02:29 on Apr 02,2024, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 15:02:39 on Apr 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at                15600
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read xx from address 03 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; stop condition detected at                26800
# DEBUG i2c_slave; stop condition detected at                29680
# DEBUG i2c_slave; stop condition detected at                32560
# DEBUG i2c_slave; stop condition detected at                35440
# DEBUG i2c_slave; stop condition detected at                38320
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# End time: 15:13:49 on Apr 02,2024, Elapsed time: 0:11:10
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 15:13:55 on Apr 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at                15600
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read xx from address 03 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; stop condition detected at                26800
# DEBUG i2c_slave; stop condition detected at                29680
# DEBUG i2c_slave; stop condition detected at                32560
# DEBUG i2c_slave; stop condition detected at                35440
# DEBUG i2c_slave; stop condition detected at                38320
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# End time: 15:14:32 on Apr 02,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# Compile of i2c_slave_model.v was successful.
# 11 compiles, 0 failed with no errors.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# Compile of i2c_slave_model.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 15:15:38 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'read_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /read_tb/dut/slave File: C:/Users/PC/Documents/Chung_training/code/sim/i2c_slave_model.v
# Error loading design
# End time: 15:15:39 on Apr 02,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# Compile of i2c_slave_model.v was successful.
# 11 compiles, 0 failed with no errors.
# Load canceled
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# Compile of i2c_slave_model.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 15:16:58 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'read_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /read_tb/dut/slave File: C:/Users/PC/Documents/Chung_training/code/rtl/RTL/i2c_slave_model.v
# Error loading design
# End time: 15:16:59 on Apr 02,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Load canceled
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# Compile of i2c_slave_model.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 15:17:23 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  560
# DEBUG i2c_slave; command byte received (write) at 	                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at 	                15600
# DEBUG i2c_slave; start condition detected at 	                20720
# DEBUG i2c_slave; command byte received (read) at 	                23722
# DEBUG i2c_slave; data block read 01 from address 00 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read 02 from address 01 (2)
# DEBUG i2c_slave; stop condition detected at 	                26800
# DEBUG i2c_slave; stop condition detected at 	                29680
# DEBUG i2c_slave; stop condition detected at 	                32560
# DEBUG i2c_slave; stop condition detected at 	                35440
# DEBUG i2c_slave; stop condition detected at 	                38320
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# End time: 15:32:12 on Apr 02,2024, Elapsed time: 0:14:49
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# Compile of i2c_slave_model.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 15:32:18 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  560
# DEBUG i2c_slave; command byte received (write) at 	                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at 	                15600
# DEBUG i2c_slave; start condition detected at 	                20720
# DEBUG i2c_slave; command byte received (read) at 	                23722
# DEBUG i2c_slave; data block read 01 from address 00 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read 02 from address 01 (2)
# DEBUG i2c_slave; data block read 03 from address 02 (2)
# DEBUG i2c_slave; data block read xx from address 03 (2)
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; data block read xx from address 06 (2)
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  560
# DEBUG i2c_slave; command byte received (write) at 	                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at 	                15600
# DEBUG i2c_slave; start condition detected at 	                20720
# DEBUG i2c_slave; command byte received (read) at 	                23722
# DEBUG i2c_slave; data block read 01 from address 00 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read 02 from address 01 (2)
# DEBUG i2c_slave; data block read 03 from address 02 (2)
# DEBUG i2c_slave; data block read xx from address 03 (2)
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; data block read xx from address 06 (2)
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/converter/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  560
# DEBUG i2c_slave; command byte received (write) at 	                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at 	                15600
# DEBUG i2c_slave; start condition detected at 	                20720
# DEBUG i2c_slave; command byte received (read) at 	                23722
# DEBUG i2c_slave; data block read 01 from address 00 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read 02 from address 01 (2)
# DEBUG i2c_slave; data block read 03 from address 02 (2)
# DEBUG i2c_slave; data block read xx from address 03 (2)
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; data block read xx from address 06 (2)
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
quit -sim
# End time: 16:14:00 on Apr 02,2024, Elapsed time: 0:41:42
# Errors: 0, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# Compile of i2c_slave_model.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.read_tb
# vsim -voptargs="+acc" work.read_tb 
# Start time: 16:14:07 on Apr 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/apb/*
add wave -position insertpoint sim:/read_tb/dut/i2c/*
add wave -position insertpoint sim:/read_tb/dut/slave/*
add wave -position insertpoint sim:/read_tb/dut/converter/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  560
# DEBUG i2c_slave; command byte received (write) at 	                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at 	                15600
# DEBUG i2c_slave; start condition detected at 	                20720
# DEBUG i2c_slave; command byte received (read) at 	                23722
# DEBUG i2c_slave; data block read 01 from address 00 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read 02 from address 01 (2)
# DEBUG i2c_slave; data block read 03 from address 02 (2)
# DEBUG i2c_slave; data block read xx from address 03 (2)
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; data block read xx from address 06 (2)
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
