

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue Sep 27 21:30:42 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Version 2.40
    16                           ; Generated 17/11/2021 GMT
    17                           ; 
    18                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   007F12                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for main@F3203
    56   007F12  3F                 	db	63
    57   007F13  06                 	db	6
    58   007F14  5B                 	db	91
    59   007F15  4F                 	db	79
    60   007F16  66                 	db	102
    61   007F17  6D                 	db	109
    62   007F18  7D                 	db	125
    63   007F19  07                 	db	7
    64   007F1A  7F                 	db	127
    65   007F1B  6F                 	db	111
    66   000000                     _PORTCbits	set	3970
    67   000000                     _LATB	set	3978
    68   000000                     _TRISB	set	3987
    69   000000                     _ADCON1	set	4033
    70   000000                     _TRISCbits	set	3988
    71   000000                     _LATC	set	3979
    72                           
    73                           ; #config settings
    74                           
    75                           	psect	cinit
    76   007F1C                     __pcinit:
    77                           	callstack 0
    78   007F1C                     start_initialization:
    79                           	callstack 0
    80   007F1C                     __initialization:
    81                           	callstack 0
    82                           
    83                           ; Initialize objects allocated to COMRAM (10 bytes)
    84                           ; load TBLPTR registers with __pidataCOMRAM
    85   007F1C  0E12               	movlw	low __pidataCOMRAM
    86   007F1E  6EF6               	movwf	tblptrl,c
    87   007F20  0E7F               	movlw	high __pidataCOMRAM
    88   007F22  6EF7               	movwf	tblptrh,c
    89   007F24  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    90   007F26  6EF8               	movwf	tblptru,c
    91   007F28  EE00  F00D         	lfsr	0,__pdataCOMRAM
    92   007F2C  EE10 F00A          	lfsr	1,10
    93   007F30                     copy_data0:
    94   007F30  0009               	tblrd		*+
    95   007F32  CFF5 FFEE          	movff	tablat,postinc0
    96   007F36  50E5               	movf	postdec1,w,c
    97   007F38  50E1               	movf	fsr1l,w,c
    98   007F3A  E1FA               	bnz	copy_data0
    99   007F3C                     end_of_initialization:
   100                           	callstack 0
   101   007F3C                     __end_of__initialization:
   102                           	callstack 0
   103   007F3C  0100               	movlb	0
   104   007F3E  EFA1  F03F         	goto	_main	;jump to C main() function
   105                           
   106                           	psect	dataCOMRAM
   107   00000D                     __pdataCOMRAM:
   108                           	callstack 0
   109   00000D                     main@F3203:
   110                           	callstack 0
   111   00000D                     	ds	10
   112                           
   113                           	psect	cstackCOMRAM
   114   000001                     __pcstackCOMRAM:
   115                           	callstack 0
   116   000001                     ??_main:
   117                           
   118                           ; 1 bytes @ 0x0
   119   000001                     	ds	1
   120   000002                     main@numero:
   121                           	callstack 0
   122                           
   123                           ; 10 bytes @ 0x1
   124   000002                     	ds	10
   125   00000C                     main@valor:
   126                           	callstack 0
   127                           
   128                           ; 1 bytes @ 0xB
   129   00000C                     	ds	1
   130                           
   131 ;;
   132 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   133 ;;
   134 ;; *************** function _main *****************
   135 ;; Defined at:
   136 ;;		line 69 in file "7Segmentos.c"
   137 ;; Parameters:    Size  Location     Type
   138 ;;		None
   139 ;; Auto vars:     Size  Location     Type
   140 ;;  numero         10    1[COMRAM] unsigned char [10]
   141 ;;  valor           1   11[COMRAM] unsigned char 
   142 ;; Return value:  Size  Location     Type
   143 ;;                  1    wreg      void 
   144 ;; Registers used:
   145 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0
   146 ;; Tracked objects:
   147 ;;		On entry : 0/0
   148 ;;		On exit  : 0/0
   149 ;;		Unchanged: 0/0
   150 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   151 ;;      Params:         0       0       0       0       0       0       0       0       0
   152 ;;      Locals:        11       0       0       0       0       0       0       0       0
   153 ;;      Temps:          1       0       0       0       0       0       0       0       0
   154 ;;      Totals:        12       0       0       0       0       0       0       0       0
   155 ;;Total ram usage:       12 bytes
   156 ;; This function calls:
   157 ;;		Nothing
   158 ;; This function is called by:
   159 ;;		Startup code after reset
   160 ;; This function uses a non-reentrant model
   161 ;;
   162                           
   163                           	psect	text0
   164   007F42                     __ptext0:
   165                           	callstack 0
   166   007F42                     _main:
   167                           	callstack 31
   168   007F42  0E0F               	movlw	15
   169   007F44  6EC1               	movwf	193,c	;volatile
   170   007F46  0E00               	movlw	0
   171   007F48  6E93               	movwf	147,c	;volatile
   172   007F4A  8094               	bsf	148,0,c	;volatile
   173   007F4C  8294               	bsf	148,1,c	;volatile
   174   007F4E  0E00               	movlw	0
   175   007F50  6E8A               	movwf	138,c	;volatile
   176   007F52  0E00               	movlw	0
   177   007F54  6E8B               	movwf	139,c	;volatile
   178   007F56  0E00               	movlw	0
   179   007F58  6E0C               	movwf	main@valor^0,c
   180   007F5A  EE20  F00D         	lfsr	2,main@F3203
   181   007F5E  EE10  F002         	lfsr	1,main@numero
   182   007F62  0E09               	movlw	9
   183   007F64                     u11:
   184   007F64  CFDB FFE3          	movff	plusw2,plusw1
   185   007F68  06E8               	decf	wreg,f,c
   186   007F6A  E2FC               	bc	u11
   187   007F6C                     l718:
   188   007F6C  A082               	btfss	130,0,c	;volatile
   189   007F6E  EFBB  F03F         	goto	u21
   190   007F72  EFBD  F03F         	goto	u20
   191   007F76                     u21:
   192   007F76  EFD5  F03F         	goto	l728
   193   007F7A                     u20:
   194   007F7A                     l23:
   195   007F7A  B082               	btfsc	130,0,c	;volatile
   196   007F7C  EFC2  F03F         	goto	u31
   197   007F80  EFC4  F03F         	goto	u30
   198   007F84                     u31:
   199   007F84  EFBD  F03F         	goto	l23
   200   007F88                     u30:
   201   007F88  0E0D               	movlw	13
   202   007F8A  6E01               	movwf	??_main^0,c
   203   007F8C  0EFC               	movlw	252
   204   007F8E                     u87:
   205   007F8E  2EE8               	decfsz	wreg,f,c
   206   007F90  D7FE               	bra	u87
   207   007F92  2E01               	decfsz	??_main^0,f,c
   208   007F94  D7FC               	bra	u87
   209   007F96  0E09               	movlw	9
   210   007F98  600C               	cpfslt	main@valor^0,c
   211   007F9A  EFD1  F03F         	goto	u41
   212   007F9E  EFD3  F03F         	goto	u40
   213   007FA2                     u41:
   214   007FA2  EFD5  F03F         	goto	l728
   215   007FA6                     u40:
   216   007FA6  280C               	incf	main@valor^0,w,c
   217   007FA8  6E0C               	movwf	main@valor^0,c
   218   007FAA                     l728:
   219   007FAA  A282               	btfss	130,1,c	;volatile
   220   007FAC  EFDA  F03F         	goto	u51
   221   007FB0  EFDC  F03F         	goto	u50
   222   007FB4                     u51:
   223   007FB4  EFF4  F03F         	goto	l738
   224   007FB8                     u50:
   225   007FB8                     l28:
   226   007FB8  B282               	btfsc	130,1,c	;volatile
   227   007FBA  EFE1  F03F         	goto	u61
   228   007FBE  EFE3  F03F         	goto	u60
   229   007FC2                     u61:
   230   007FC2  EFDC  F03F         	goto	l28
   231   007FC6                     u60:
   232   007FC6  0E0D               	movlw	13
   233   007FC8  6E01               	movwf	??_main^0,c
   234   007FCA  0EFC               	movlw	252
   235   007FCC                     u97:
   236   007FCC  2EE8               	decfsz	wreg,f,c
   237   007FCE  D7FE               	bra	u97
   238   007FD0  2E01               	decfsz	??_main^0,f,c
   239   007FD2  D7FC               	bra	u97
   240   007FD4  500C               	movf	main@valor^0,w,c
   241   007FD6  B4D8               	btfsc	status,2,c
   242   007FD8  EFF0  F03F         	goto	u71
   243   007FDC  EFF2  F03F         	goto	u70
   244   007FE0                     u71:
   245   007FE0  EFF4  F03F         	goto	l738
   246   007FE4                     u70:
   247   007FE4  040C               	decf	main@valor^0,w,c
   248   007FE6  6E0C               	movwf	main@valor^0,c
   249   007FE8                     l738:
   250   007FE8  0E02               	movlw	low main@numero
   251   007FEA  240C               	addwf	main@valor^0,w,c
   252   007FEC  6ED9               	movwf	fsr2l,c
   253   007FEE  6ADA               	clrf	fsr2h,c
   254   007FF0  0E00               	movlw	high main@numero
   255   007FF2  22DA               	addwfc	fsr2h,f,c
   256   007FF4  50DF               	movf	indf2,w,c
   257   007FF6  6E8A               	movwf	138,c	;volatile
   258   007FF8  EFB6  F03F         	goto	l718
   259   007FFC  EF00  F000         	goto	start
   260   008000                     __end_of_main:
   261                           	callstack 0
   262   000000                     
   263                           	psect	rparam
   264   000000                     
   265                           	psect	idloc
   266                           
   267                           ;Config register IDLOC0 @ 0x200000
   268                           ;	unspecified, using default values
   269   200000                     	org	2097152
   270   200000  FF                 	db	255
   271                           
   272                           ;Config register IDLOC1 @ 0x200001
   273                           ;	unspecified, using default values
   274   200001                     	org	2097153
   275   200001  FF                 	db	255
   276                           
   277                           ;Config register IDLOC2 @ 0x200002
   278                           ;	unspecified, using default values
   279   200002                     	org	2097154
   280   200002  FF                 	db	255
   281                           
   282                           ;Config register IDLOC3 @ 0x200003
   283                           ;	unspecified, using default values
   284   200003                     	org	2097155
   285   200003  FF                 	db	255
   286                           
   287                           ;Config register IDLOC4 @ 0x200004
   288                           ;	unspecified, using default values
   289   200004                     	org	2097156
   290   200004  FF                 	db	255
   291                           
   292                           ;Config register IDLOC5 @ 0x200005
   293                           ;	unspecified, using default values
   294   200005                     	org	2097157
   295   200005  FF                 	db	255
   296                           
   297                           ;Config register IDLOC6 @ 0x200006
   298                           ;	unspecified, using default values
   299   200006                     	org	2097158
   300   200006  FF                 	db	255
   301                           
   302                           ;Config register IDLOC7 @ 0x200007
   303                           ;	unspecified, using default values
   304   200007                     	org	2097159
   305   200007  FF                 	db	255
   306                           
   307                           	psect	config
   308                           
   309                           ;Config register CONFIG1L @ 0x300000
   310                           ;	PLL Prescaler Selection bits
   311                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   312                           ;	System Clock Postscaler Selection bits
   313                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   314                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   315                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   316   300000                     	org	3145728
   317   300000  00                 	db	0
   318                           
   319                           ;Config register CONFIG1H @ 0x300001
   320                           ;	Oscillator Selection bits
   321                           ;	FOSC = HS, HS oscillator (HS)
   322                           ;	Fail-Safe Clock Monitor Enable bit
   323                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   324                           ;	Internal/External Oscillator Switchover bit
   325                           ;	IESO = ON, Oscillator Switchover mode enabled
   326   300001                     	org	3145729
   327   300001  8C                 	db	140
   328                           
   329                           ;Config register CONFIG2L @ 0x300002
   330                           ;	Power-up Timer Enable bit
   331                           ;	PWRT = OFF, PWRT disabled
   332                           ;	Brown-out Reset Enable bits
   333                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   334                           ;	Brown-out Reset Voltage bits
   335                           ;	BORV = 3, Minimum setting 2.05V
   336                           ;	USB Voltage Regulator Enable bit
   337                           ;	VREGEN = OFF, USB voltage regulator disabled
   338   300002                     	org	3145730
   339   300002  1F                 	db	31
   340                           
   341                           ;Config register CONFIG2H @ 0x300003
   342                           ;	Watchdog Timer Enable bit
   343                           ;	WDT = ON, WDT enabled
   344                           ;	Watchdog Timer Postscale Select bits
   345                           ;	WDTPS = 32768, 1:32768
   346   300003                     	org	3145731
   347   300003  1F                 	db	31
   348                           
   349                           ; Padding undefined space
   350   300004                     	org	3145732
   351   300004  FF                 	db	255
   352                           
   353                           ;Config register CONFIG3H @ 0x300005
   354                           ;	CCP2 MUX bit
   355                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   356                           ;	PORTB A/D Enable bit
   357                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   358                           ;	Low-Power Timer 1 Oscillator Enable bit
   359                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   360                           ;	MCLR Pin Enable bit
   361                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   362   300005                     	org	3145733
   363   300005  83                 	db	131
   364                           
   365                           ;Config register CONFIG4L @ 0x300006
   366                           ;	Stack Full/Underflow Reset Enable bit
   367                           ;	STVREN = ON, Stack full/underflow will cause Reset
   368                           ;	Single-Supply ICSP Enable bit
   369                           ;	LVP = ON, Single-Supply ICSP enabled
   370                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   371                           ;	ICPRT = OFF, ICPORT disabled
   372                           ;	Extended Instruction Set Enable bit
   373                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   374                           ;	Background Debugger Enable bit
   375                           ;	DEBUG = 0x1, unprogrammed default
   376   300006                     	org	3145734
   377   300006  85                 	db	133
   378                           
   379                           ; Padding undefined space
   380   300007                     	org	3145735
   381   300007  FF                 	db	255
   382                           
   383                           ;Config register CONFIG5L @ 0x300008
   384                           ;	Code Protection bit
   385                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   386                           ;	Code Protection bit
   387                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   388                           ;	Code Protection bit
   389                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   390                           ;	Code Protection bit
   391                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   392   300008                     	org	3145736
   393   300008  0F                 	db	15
   394                           
   395                           ;Config register CONFIG5H @ 0x300009
   396                           ;	Boot Block Code Protection bit
   397                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   398                           ;	Data EEPROM Code Protection bit
   399                           ;	CPD = OFF, Data EEPROM is not code-protected
   400   300009                     	org	3145737
   401   300009  C0                 	db	192
   402                           
   403                           ;Config register CONFIG6L @ 0x30000A
   404                           ;	Write Protection bit
   405                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   406                           ;	Write Protection bit
   407                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   408                           ;	Write Protection bit
   409                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   410                           ;	Write Protection bit
   411                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   412   30000A                     	org	3145738
   413   30000A  0F                 	db	15
   414                           
   415                           ;Config register CONFIG6H @ 0x30000B
   416                           ;	Configuration Register Write Protection bit
   417                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   418                           ;	Boot Block Write Protection bit
   419                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   420                           ;	Data EEPROM Write Protection bit
   421                           ;	WRTD = OFF, Data EEPROM is not write-protected
   422   30000B                     	org	3145739
   423   30000B  E0                 	db	224
   424                           
   425                           ;Config register CONFIG7L @ 0x30000C
   426                           ;	Table Read Protection bit
   427                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   428                           ;	Table Read Protection bit
   429                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   430                           ;	Table Read Protection bit
   431                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   432                           ;	Table Read Protection bit
   433                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   434   30000C                     	org	3145740
   435   30000C  0F                 	db	15
   436                           
   437                           ;Config register CONFIG7H @ 0x30000D
   438                           ;	Boot Block Table Read Protection bit
   439                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   440   30000D                     	org	3145741
   441   30000D  40                 	db	64
   442                           tosu	equ	0xFFF
   443                           tosh	equ	0xFFE
   444                           tosl	equ	0xFFD
   445                           stkptr	equ	0xFFC
   446                           pclatu	equ	0xFFB
   447                           pclath	equ	0xFFA
   448                           pcl	equ	0xFF9
   449                           tblptru	equ	0xFF8
   450                           tblptrh	equ	0xFF7
   451                           tblptrl	equ	0xFF6
   452                           tablat	equ	0xFF5
   453                           prodh	equ	0xFF4
   454                           prodl	equ	0xFF3
   455                           indf0	equ	0xFEF
   456                           postinc0	equ	0xFEE
   457                           postdec0	equ	0xFED
   458                           preinc0	equ	0xFEC
   459                           plusw0	equ	0xFEB
   460                           fsr0h	equ	0xFEA
   461                           fsr0l	equ	0xFE9
   462                           wreg	equ	0xFE8
   463                           indf1	equ	0xFE7
   464                           postinc1	equ	0xFE6
   465                           postdec1	equ	0xFE5
   466                           preinc1	equ	0xFE4
   467                           plusw1	equ	0xFE3
   468                           fsr1h	equ	0xFE2
   469                           fsr1l	equ	0xFE1
   470                           bsr	equ	0xFE0
   471                           indf2	equ	0xFDF
   472                           postinc2	equ	0xFDE
   473                           postdec2	equ	0xFDD
   474                           preinc2	equ	0xFDC
   475                           plusw2	equ	0xFDB
   476                           fsr2h	equ	0xFDA
   477                           fsr2l	equ	0xFD9
   478                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        10
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95     12      22
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                12    12      0      90
                                              0 COMRAM    12    12      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      26        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      C      16       1       23.2%
BITBIGSFRh          3E      0       0      21        0.0%
BITBIGSFRlh         2C      0       0      22        0.0%
BITBIGSFRllll       22      0       0      25        0.0%
BITBIGSFRlllh        7      0       0      24        0.0%
BITBIGSFRllh         7      0       0      23        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      16       3        0.0%
DATA                 0      0      16       4        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue Sep 27 21:30:42 2022

                     l23 7F7A                       l28 7FB8                       u11 7F64  
                     u20 7F7A                       u21 7F76                       u30 7F88  
                     u31 7F84                       u40 7FA6                       u41 7FA2  
                     u50 7FB8                       u51 7FB4                       u60 7FC6  
                     u61 7FC2                       u70 7FE4                       u71 7FE0  
                     u87 7F8E                       u97 7FCC                      l710 7F42  
                    l712 7F4A                      l722 7F88                      l714 7F4C  
                    l732 7FC6                      l724 7F96                      l716 7F5A  
                    l734 7FD4                      l726 7FA6                      l718 7F6C  
                    l736 7FE4                      l728 7FAA                      l738 7FE8  
                    wreg 000FE8                     _LATB 000F8A                     _LATC 000F8B  
                   _main 7F42                     indf2 000FDF                     fsr1l 000FE1  
                   fsr2l 000FD9                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _TRISB 000F93                    tablat 000FF5  
                  plusw1 000FE3                    plusw2 000FDB                    status 000FD8  
        __initialization 7F1C             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _ADCON1 000FC1                   isa$std 000001  
           __pdataCOMRAM 000D                   tblptrh 000FF7                   tblptrl 000FF6  
                 tblptru 000FF8               __accesstop 0060  __end_of__initialization 7F3C  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F1C                  __ramtop 0800  
                __ptext0 7F42     end_of_initialization 7F3C                  postdec1 000FE5  
                postinc0 000FEE                _PORTCbits 000F82                _TRISCbits 000F94  
             main@numero 0002            __pidataCOMRAM 7F12      start_initialization 7F1C  
              main@F3203 000D                main@valor 000C                copy_data0 7F30  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
