$date
	Wed Apr 23 16:50:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module max $end
$var wire 1 ! clk $end
$var wire 32 " din [31:0] $end
$var wire 1 # din_valid $end
$var wire 32 $ max_out [31:0] $end
$var wire 1 % rst $end
$var wire 1 & start $end
$var wire 1 ' fifo_full $end
$var wire 1 ( fifo_empty $end
$var wire 32 ) fifo_data_out [31:0] $end
$var parameter 32 * DW $end
$var parameter 32 + N $end
$var reg 2 , current_state [1:0] $end
$var reg 1 - done $end
$var reg 1 . fifo_rd_en $end
$var reg 5 / load_counter [4:0] $end
$var reg 2 0 next_state [1:0] $end
$var reg 32 1 q_max [31:0] $end
$scope module fifo_inst $end
$var wire 1 ! clk $end
$var wire 32 2 data_in [31:0] $end
$var wire 1 . read_en $end
$var wire 1 % rst $end
$var wire 1 # write_en $end
$var wire 1 ' full $end
$var wire 1 ( empty $end
$var parameter 32 3 DW $end
$var parameter 32 4 N $end
$var parameter 32 5 PTR_W $end
$var reg 32 6 data_out [31:0] $end
$var reg 5 7 read_ptr [4:0] $end
$var reg 5 8 write_ptr [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 5
b100000 4
b100000 3
b100000 +
b100000 *
$end
#0
$dumpvars
b0 8
b0 7
bx 6
bz 2
b10000000000000000000000000000000 1
b0 0
b0 /
0.
0-
b0 ,
bx )
1(
0'
z&
1%
b10000000000000000000000000000000 $
z#
bz "
1!
$end
#5
0!
#10
1!
#15
0!
#20
1!
0%
#25
0!
#30
0&
0#
1!
#35
0!
#40
b1 0
1&
1!
#45
0!
#50
1#
b1 "
b1 2
0&
b1 0
b1 ,
1!
#55
0!
#60
b11 "
b11 2
0(
b1 8
b1 /
1!
#65
0!
#70
b100 "
b100 2
b10 8
b10 /
1!
#75
0!
#80
b10 "
b10 2
b11 8
b11 /
1!
#85
0!
#90
b10 0
0#
b100 8
b100 /
1!
#95
0!
#100
1.
b10 ,
1!
#105
0!
#110
b1 7
b1 )
b1 6
1!
#115
0!
#120
b10 7
b11 )
b11 6
b1 $
b1 1
1!
#125
0!
#130
b11 7
b100 )
b100 6
b11 $
b11 1
1!
#135
0!
#140
b11 0
0.
1(
b100 7
b10 )
b10 6
b100 $
b100 1
1!
#145
0!
#150
b0 0
1-
b11 ,
1!
#155
0!
#160
0-
b0 ,
1!
#161
