Classic Timing Analyzer report for DE2Bot
Sat Jul 21 14:39:38 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack      ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                  ; To                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A        ; None                              ; 36.270 ns                                      ; KEY[0]                                                                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                    ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A        ; None                              ; 13.126 ns                                      ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                        ; HEX5[4]                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A        ; None                              ; 15.600 ns                                      ; KEY[0]                                                                                                                                                ; WATCH_ST                                                                                            ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A        ; None                              ; 1.525 ns                                       ; SW[7]                                                                                                                                                 ; DIG_IN:inst5|B_DI[7]                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; -20.426 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10                                                     ; ODOMETRY:inst53|TOFFST[15]                                                                          ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 2650         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -7.192 ns  ; 25.00 MHz ( period = 40.000 ns )  ; 18.39 MHz ( period = 54.384 ns )               ; VEL_CONTROL:inst51|POSITION_INT[1]                                                                                                                    ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                    ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 1664         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.544 ns   ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                                                                                                       ; VEL_CONTROL:inst51|MOTOR_PHASE                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.389 ns  ; 14.73 MHz ( period = 67.901 ns )  ; 221.63 MHz ( period = 4.512 ns )               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A        ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]                                                                                                                              ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A        ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]                                                                                                        ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]                                                      ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -2.096 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 56           ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -1.722 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                                                    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 37           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns   ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.529 ns   ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                                             ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;            ;                                   ;                                                ;                                                                                                                                                       ;                                                                                                     ;                                              ;                                              ; 4407         ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                  ; To                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.389 ns                               ; 221.63 MHz ( period = 4.512 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.261 ns                ;
; 63.389 ns                               ; 221.63 MHz ( period = 4.512 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.261 ns                ;
; 63.389 ns                               ; 221.63 MHz ( period = 4.512 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.261 ns                ;
; 63.389 ns                               ; 221.63 MHz ( period = 4.512 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.261 ns                ;
; 63.389 ns                               ; 221.63 MHz ( period = 4.512 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.261 ns                ;
; 63.417 ns                               ; 223.02 MHz ( period = 4.484 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.231 ns                ;
; 63.417 ns                               ; 223.02 MHz ( period = 4.484 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.231 ns                ;
; 63.417 ns                               ; 223.02 MHz ( period = 4.484 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.231 ns                ;
; 63.417 ns                               ; 223.02 MHz ( period = 4.484 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.231 ns                ;
; 63.417 ns                               ; 223.02 MHz ( period = 4.484 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.231 ns                ;
; 63.434 ns                               ; 223.86 MHz ( period = 4.467 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.214 ns                ;
; 63.434 ns                               ; 223.86 MHz ( period = 4.467 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.214 ns                ;
; 63.434 ns                               ; 223.86 MHz ( period = 4.467 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.214 ns                ;
; 63.434 ns                               ; 223.86 MHz ( period = 4.467 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.214 ns                ;
; 63.434 ns                               ; 223.86 MHz ( period = 4.467 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.214 ns                ;
; 63.439 ns                               ; 224.11 MHz ( period = 4.462 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.211 ns                ;
; 63.439 ns                               ; 224.11 MHz ( period = 4.462 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.211 ns                ;
; 63.439 ns                               ; 224.11 MHz ( period = 4.462 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.211 ns                ;
; 63.439 ns                               ; 224.11 MHz ( period = 4.462 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.211 ns                ;
; 63.439 ns                               ; 224.11 MHz ( period = 4.462 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.211 ns                ;
; 63.455 ns                               ; 224.92 MHz ( period = 4.446 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.193 ns                ;
; 63.455 ns                               ; 224.92 MHz ( period = 4.446 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.193 ns                ;
; 63.455 ns                               ; 224.92 MHz ( period = 4.446 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.193 ns                ;
; 63.455 ns                               ; 224.92 MHz ( period = 4.446 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.193 ns                ;
; 63.455 ns                               ; 224.92 MHz ( period = 4.446 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.193 ns                ;
; 63.481 ns                               ; 226.24 MHz ( period = 4.420 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.202 ns                ;
; 63.481 ns                               ; 226.24 MHz ( period = 4.420 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.202 ns                ;
; 63.481 ns                               ; 226.24 MHz ( period = 4.420 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.202 ns                ;
; 63.481 ns                               ; 226.24 MHz ( period = 4.420 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.202 ns                ;
; 63.485 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.198 ns                ;
; 63.485 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.198 ns                ;
; 63.485 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.198 ns                ;
; 63.485 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.198 ns                ;
; 63.577 ns                               ; 231.27 MHz ( period = 4.324 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.073 ns                ;
; 63.577 ns                               ; 231.27 MHz ( period = 4.324 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.073 ns                ;
; 63.577 ns                               ; 231.27 MHz ( period = 4.324 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.073 ns                ;
; 63.577 ns                               ; 231.27 MHz ( period = 4.324 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.073 ns                ;
; 63.577 ns                               ; 231.27 MHz ( period = 4.324 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.650 ns                 ; 4.073 ns                ;
; 63.592 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.056 ns                ;
; 63.592 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.056 ns                ;
; 63.592 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.056 ns                ;
; 63.592 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.056 ns                ;
; 63.592 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 4.056 ns                ;
; 63.636 ns                               ; 234.47 MHz ( period = 4.265 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.047 ns                ;
; 63.636 ns                               ; 234.47 MHz ( period = 4.265 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.047 ns                ;
; 63.636 ns                               ; 234.47 MHz ( period = 4.265 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.047 ns                ;
; 63.636 ns                               ; 234.47 MHz ( period = 4.265 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.047 ns                ;
; 63.667 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 3.981 ns                ;
; 63.667 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 3.981 ns                ;
; 63.667 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 3.981 ns                ;
; 63.667 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 3.981 ns                ;
; 63.667 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.648 ns                 ; 3.981 ns                ;
; 63.703 ns                               ; 238.21 MHz ( period = 4.198 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.982 ns                ;
; 63.703 ns                               ; 238.21 MHz ( period = 4.198 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.982 ns                ;
; 63.703 ns                               ; 238.21 MHz ( period = 4.198 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.982 ns                ;
; 63.707 ns                               ; 238.44 MHz ( period = 4.194 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.978 ns                ;
; 63.707 ns                               ; 238.44 MHz ( period = 4.194 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.978 ns                ;
; 63.707 ns                               ; 238.44 MHz ( period = 4.194 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.978 ns                ;
; 63.733 ns                               ; 239.92 MHz ( period = 4.168 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.950 ns                ;
; 63.733 ns                               ; 239.92 MHz ( period = 4.168 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.950 ns                ;
; 63.733 ns                               ; 239.92 MHz ( period = 4.168 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.950 ns                ;
; 63.733 ns                               ; 239.92 MHz ( period = 4.168 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.950 ns                ;
; 63.858 ns                               ; 247.34 MHz ( period = 4.043 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.827 ns                ;
; 63.858 ns                               ; 247.34 MHz ( period = 4.043 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.827 ns                ;
; 63.858 ns                               ; 247.34 MHz ( period = 4.043 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.827 ns                ;
; 63.955 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.730 ns                ;
; 63.955 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.730 ns                ;
; 63.955 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.730 ns                ;
; 63.976 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.707 ns                ;
; 63.980 ns                               ; 255.04 MHz ( period = 3.921 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.703 ns                ;
; 64.131 ns                               ; 265.25 MHz ( period = 3.770 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.552 ns                ;
; 64.202 ns                               ; 270.34 MHz ( period = 3.699 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.485 ns                ;
; 64.202 ns                               ; 270.34 MHz ( period = 3.699 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.485 ns                ;
; 64.202 ns                               ; 270.34 MHz ( period = 3.699 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.485 ns                ;
; 64.202 ns                               ; 270.34 MHz ( period = 3.699 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.485 ns                ;
; 64.226 ns                               ; 272.11 MHz ( period = 3.675 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.673 ns                 ; 3.447 ns                ;
; 64.228 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.455 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.422 ns                ;
; 64.273 ns                               ; 275.63 MHz ( period = 3.628 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.673 ns                 ; 3.400 ns                ;
; 64.294 ns                               ; 277.24 MHz ( period = 3.607 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.389 ns                ;
; 64.298 ns                               ; 277.55 MHz ( period = 3.603 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.385 ns                ;
; 64.315 ns                               ; 278.86 MHz ( period = 3.586 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.372 ns                ;
; 64.320 ns                               ; 279.25 MHz ( period = 3.581 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.367 ns                ;
; 64.325 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.358 ns                ;
; 64.329 ns                               ; 279.96 MHz ( period = 3.572 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.354 ns                ;
; 64.424 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.265 ns                ;
; 64.424 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.265 ns                ;
; 64.424 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.265 ns                ;
; 64.449 ns                               ; 289.69 MHz ( period = 3.452 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.234 ns                ;
; 64.479 ns                               ; 292.23 MHz ( period = 3.422 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.208 ns                ;
; 64.479 ns                               ; 292.23 MHz ( period = 3.422 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.208 ns                ;
; 64.479 ns                               ; 292.23 MHz ( period = 3.422 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.208 ns                ;
; 64.479 ns                               ; 292.23 MHz ( period = 3.422 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.208 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.203 ns                ;
; 64.490 ns                               ; 293.17 MHz ( period = 3.411 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.195 ns                ;
; 64.490 ns                               ; 293.17 MHz ( period = 3.411 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.195 ns                ;
; 64.490 ns                               ; 293.17 MHz ( period = 3.411 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.195 ns                ;
; 64.490 ns                               ; 293.17 MHz ( period = 3.411 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.195 ns                ;
; 64.495 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.190 ns                ;
; 64.495 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.190 ns                ;
; 64.495 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.190 ns                ;
; 64.495 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.190 ns                ;
; 64.495 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.190 ns                ;
; 64.495 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.190 ns                ;
; 64.495 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.190 ns                ;
; 64.495 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.190 ns                ;
; 64.508 ns                               ; 294.72 MHz ( period = 3.393 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.673 ns                 ; 3.165 ns                ;
; 64.511 ns                               ; 294.99 MHz ( period = 3.390 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.673 ns                 ; 3.162 ns                ;
; 64.524 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.673 ns                 ; 3.149 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.143 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.143 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.143 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.143 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.143 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.143 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.143 ns                ;
; 64.542 ns                               ; 297.71 MHz ( period = 3.359 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.143 ns                ;
; 64.546 ns                               ; 298.06 MHz ( period = 3.355 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.137 ns                ;
; 64.546 ns                               ; 298.06 MHz ( period = 3.355 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.140 ns                ;
; 64.565 ns                               ; 299.76 MHz ( period = 3.336 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.125 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.121 ns                ;
; 64.577 ns                               ; 300.84 MHz ( period = 3.324 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.106 ns                ;
; 64.593 ns                               ; 302.30 MHz ( period = 3.308 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.093 ns                ;
; 64.594 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.093 ns                ;
; 64.599 ns                               ; 302.85 MHz ( period = 3.302 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.088 ns                ;
; 64.622 ns                               ; 304.97 MHz ( period = 3.279 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.064 ns                ;
; 64.622 ns                               ; 304.97 MHz ( period = 3.279 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.064 ns                ;
; 64.622 ns                               ; 304.97 MHz ( period = 3.279 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.064 ns                ;
; 64.622 ns                               ; 304.97 MHz ( period = 3.279 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.064 ns                ;
; 64.666 ns                               ; 309.12 MHz ( period = 3.235 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.020 ns                ;
; 64.678 ns                               ; 310.27 MHz ( period = 3.223 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.673 ns                 ; 2.995 ns                ;
; 64.692 ns                               ; 311.62 MHz ( period = 3.209 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.991 ns                ;
; 64.696 ns                               ; 312.01 MHz ( period = 3.205 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.987 ns                ;
; 64.698 ns                               ; 312.21 MHz ( period = 3.203 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.673 ns                 ; 2.975 ns                ;
; 64.701 ns                               ; 312.50 MHz ( period = 3.200 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.988 ns                ;
; 64.701 ns                               ; 312.50 MHz ( period = 3.200 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.988 ns                ;
; 64.701 ns                               ; 312.50 MHz ( period = 3.200 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.988 ns                ;
; 64.712 ns                               ; 313.58 MHz ( period = 3.189 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.975 ns                ;
; 64.712 ns                               ; 313.58 MHz ( period = 3.189 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.975 ns                ;
; 64.712 ns                               ; 313.58 MHz ( period = 3.189 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.975 ns                ;
; 64.713 ns                               ; 313.68 MHz ( period = 3.188 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.973 ns                ;
; 64.730 ns                               ; 315.36 MHz ( period = 3.171 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.957 ns                ;
; 64.735 ns                               ; 315.86 MHz ( period = 3.166 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.952 ns                ;
; 64.767 ns                               ; 319.08 MHz ( period = 3.134 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.919 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.908 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.908 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.908 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.908 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.908 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.908 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.908 ns                ;
; 64.777 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.908 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.787 ns                               ; 321.13 MHz ( period = 3.114 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.675 ns                 ; 2.888 ns                ;
; 64.789 ns                               ; 321.34 MHz ( period = 3.112 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.673 ns                 ; 2.884 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.892 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.892 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.892 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.892 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.892 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.892 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.892 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.892 ns                ;
; 64.814 ns                               ; 323.94 MHz ( period = 3.087 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.872 ns                ;
; 64.828 ns                               ; 325.41 MHz ( period = 3.073 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.858 ns                ;
; 64.831 ns                               ; 325.73 MHz ( period = 3.070 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.855 ns                ;
; 64.844 ns                               ; 327.12 MHz ( period = 3.057 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.844 ns                ;
; 64.844 ns                               ; 327.12 MHz ( period = 3.057 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.844 ns                ;
; 64.844 ns                               ; 327.12 MHz ( period = 3.057 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.844 ns                ;
; 64.844 ns                               ; 327.12 MHz ( period = 3.057 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.842 ns                ;
; 64.844 ns                               ; 327.12 MHz ( period = 3.057 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 2.846 ns                ;
; 64.847 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.836 ns                ;
; 64.848 ns                               ; 327.55 MHz ( period = 3.053 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 2.842 ns                ;
; 64.850 ns                               ; 327.76 MHz ( period = 3.051 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.836 ns                ;
; 64.897 ns                               ; 332.89 MHz ( period = 3.004 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.789 ns                ;
; 64.944 ns                               ; 338.18 MHz ( period = 2.957 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.739 ns                ;
; 64.947 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.738 ns                ;
; 64.947 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.738 ns                ;
; 64.947 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.738 ns                ;
; 64.947 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.738 ns                ;
; 64.947 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.738 ns                ;
; 64.947 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.738 ns                ;
; 64.947 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.738 ns                ;
; 64.947 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.738 ns                ;
; 64.948 ns                               ; 338.64 MHz ( period = 2.953 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.738 ns                ;
; 64.951 ns                               ; 338.98 MHz ( period = 2.950 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.735 ns                ;
; 64.964 ns                               ; 340.48 MHz ( period = 2.937 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.722 ns                ;
; 64.967 ns                               ; 340.83 MHz ( period = 2.934 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.718 ns                ;
; 64.967 ns                               ; 340.83 MHz ( period = 2.934 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.718 ns                ;
; 64.967 ns                               ; 340.83 MHz ( period = 2.934 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.718 ns                ;
; 64.967 ns                               ; 340.83 MHz ( period = 2.934 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.718 ns                ;
; 64.967 ns                               ; 340.83 MHz ( period = 2.934 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.718 ns                ;
; 64.967 ns                               ; 340.83 MHz ( period = 2.934 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.718 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                       ;                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                               ; To                         ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.331 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.426 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.336 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.189 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.284 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.194 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 41.118 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.213 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 41.123 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.958 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -20.053 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.963 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.887 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.982 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.892 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.816 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.911 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.821 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.876 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.764 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.854 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.737 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.734 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a5~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.888 ns                 ; 40.622 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.905 ns                 ; 40.630 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.725 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a3~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.910 ns                 ; 40.635 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg10  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg9   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg8   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg7   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg6   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg5   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg4   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg3   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg2   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg1   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.712 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a1~porta_address_reg0   ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.883 ns                 ; 40.595 ns               ;
; -19.666 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a11~porta_address_reg10 ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.885 ns                 ; 40.551 ns               ;
; -19.666 ns                              ; None                                                ; COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a11~porta_address_reg9  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.885 ns                 ; 40.551 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                    ;                            ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -7.192 ns                               ; 18.39 MHz ( period = 54.384 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.969 ns               ;
; -7.170 ns                               ; 18.40 MHz ( period = 54.340 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.945 ns               ;
; -7.148 ns                               ; 18.42 MHz ( period = 54.296 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.925 ns               ;
; -7.147 ns                               ; 18.42 MHz ( period = 54.294 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.922 ns               ;
; -7.146 ns                               ; 18.42 MHz ( period = 54.292 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.923 ns               ;
; -7.145 ns                               ; 18.42 MHz ( period = 54.290 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.920 ns               ;
; -7.140 ns                               ; 18.42 MHz ( period = 54.280 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.915 ns               ;
; -7.125 ns                               ; 18.43 MHz ( period = 54.250 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.902 ns               ;
; -7.103 ns                               ; 18.45 MHz ( period = 54.206 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.878 ns               ;
; -7.081 ns                               ; 18.46 MHz ( period = 54.162 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.858 ns               ;
; -7.080 ns                               ; 18.46 MHz ( period = 54.160 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.855 ns               ;
; -7.079 ns                               ; 18.46 MHz ( period = 54.158 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.856 ns               ;
; -7.078 ns                               ; 18.47 MHz ( period = 54.156 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.853 ns               ;
; -7.077 ns                               ; 18.47 MHz ( period = 54.154 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.855 ns               ;
; -7.073 ns                               ; 18.47 MHz ( period = 54.146 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.848 ns               ;
; -7.055 ns                               ; 18.48 MHz ( period = 54.110 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.831 ns               ;
; -7.033 ns                               ; 18.50 MHz ( period = 54.066 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.811 ns               ;
; -7.032 ns                               ; 18.50 MHz ( period = 54.064 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.808 ns               ;
; -7.031 ns                               ; 18.50 MHz ( period = 54.062 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.809 ns               ;
; -7.030 ns                               ; 18.50 MHz ( period = 54.060 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.806 ns               ;
; -7.025 ns                               ; 18.50 MHz ( period = 54.050 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.801 ns               ;
; -6.986 ns                               ; 18.53 MHz ( period = 53.972 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.763 ns               ;
; -6.981 ns                               ; 18.53 MHz ( period = 53.962 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.758 ns               ;
; -6.962 ns                               ; 18.54 MHz ( period = 53.924 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.737 ns               ;
; -6.959 ns                               ; 18.55 MHz ( period = 53.918 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.734 ns               ;
; -6.937 ns                               ; 18.56 MHz ( period = 53.874 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.714 ns               ;
; -6.936 ns                               ; 18.56 MHz ( period = 53.872 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.711 ns               ;
; -6.935 ns                               ; 18.56 MHz ( period = 53.870 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.712 ns               ;
; -6.934 ns                               ; 18.56 MHz ( period = 53.868 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.709 ns               ;
; -6.929 ns                               ; 18.57 MHz ( period = 53.858 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.704 ns               ;
; -6.919 ns                               ; 18.57 MHz ( period = 53.838 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.696 ns               ;
; -6.895 ns                               ; 18.59 MHz ( period = 53.790 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.670 ns               ;
; -6.871 ns                               ; 18.61 MHz ( period = 53.742 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.649 ns               ;
; -6.864 ns                               ; 18.61 MHz ( period = 53.728 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.644 ns               ;
; -6.864 ns                               ; 18.61 MHz ( period = 53.728 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.644 ns               ;
; -6.858 ns                               ; 18.62 MHz ( period = 53.716 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.636 ns               ;
; -6.850 ns                               ; 18.62 MHz ( period = 53.700 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.630 ns               ;
; -6.850 ns                               ; 18.62 MHz ( period = 53.700 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.630 ns               ;
; -6.847 ns                               ; 18.62 MHz ( period = 53.694 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.623 ns               ;
; -6.836 ns                               ; 18.63 MHz ( period = 53.672 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.612 ns               ;
; -6.827 ns                               ; 18.64 MHz ( period = 53.654 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.604 ns               ;
; -6.814 ns                               ; 18.65 MHz ( period = 53.628 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.592 ns               ;
; -6.813 ns                               ; 18.65 MHz ( period = 53.626 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.589 ns               ;
; -6.812 ns                               ; 18.65 MHz ( period = 53.624 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.590 ns               ;
; -6.811 ns                               ; 18.65 MHz ( period = 53.622 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.587 ns               ;
; -6.806 ns                               ; 18.65 MHz ( period = 53.612 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.582 ns               ;
; -6.805 ns                               ; 18.65 MHz ( period = 53.610 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.580 ns               ;
; -6.797 ns                               ; 18.66 MHz ( period = 53.594 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.577 ns               ;
; -6.797 ns                               ; 18.66 MHz ( period = 53.594 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.577 ns               ;
; -6.783 ns                               ; 18.67 MHz ( period = 53.566 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.563 ns               ;
; -6.783 ns                               ; 18.67 MHz ( period = 53.566 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.563 ns               ;
; -6.783 ns                               ; 18.67 MHz ( period = 53.566 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.560 ns               ;
; -6.782 ns                               ; 18.67 MHz ( period = 53.564 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.557 ns               ;
; -6.781 ns                               ; 18.67 MHz ( period = 53.562 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.558 ns               ;
; -6.780 ns                               ; 18.67 MHz ( period = 53.560 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.555 ns               ;
; -6.775 ns                               ; 18.67 MHz ( period = 53.550 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.552 ns               ;
; -6.775 ns                               ; 18.67 MHz ( period = 53.550 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.550 ns               ;
; -6.765 ns                               ; 18.68 MHz ( period = 53.530 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.542 ns               ;
; -6.751 ns                               ; 18.69 MHz ( period = 53.502 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.526 ns               ;
; -6.750 ns                               ; 18.69 MHz ( period = 53.500 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.528 ns               ;
; -6.749 ns                               ; 18.69 MHz ( period = 53.498 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.530 ns               ;
; -6.749 ns                               ; 18.69 MHz ( period = 53.498 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.530 ns               ;
; -6.743 ns                               ; 18.70 MHz ( period = 53.486 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.518 ns               ;
; -6.735 ns                               ; 18.70 MHz ( period = 53.470 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.516 ns               ;
; -6.735 ns                               ; 18.70 MHz ( period = 53.470 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.516 ns               ;
; -6.728 ns                               ; 18.71 MHz ( period = 53.456 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.504 ns               ;
; -6.721 ns                               ; 18.71 MHz ( period = 53.442 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.498 ns               ;
; -6.720 ns                               ; 18.71 MHz ( period = 53.440 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.495 ns               ;
; -6.719 ns                               ; 18.71 MHz ( period = 53.438 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.496 ns               ;
; -6.718 ns                               ; 18.71 MHz ( period = 53.436 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.493 ns               ;
; -6.713 ns                               ; 18.72 MHz ( period = 53.426 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.488 ns               ;
; -6.706 ns                               ; 18.72 MHz ( period = 53.412 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.484 ns               ;
; -6.705 ns                               ; 18.72 MHz ( period = 53.410 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.481 ns               ;
; -6.704 ns                               ; 18.72 MHz ( period = 53.408 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.482 ns               ;
; -6.703 ns                               ; 18.72 MHz ( period = 53.406 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.479 ns               ;
; -6.698 ns                               ; 18.73 MHz ( period = 53.396 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.474 ns               ;
; -6.653 ns                               ; 18.76 MHz ( period = 53.306 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.433 ns               ;
; -6.653 ns                               ; 18.76 MHz ( period = 53.306 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.433 ns               ;
; -6.652 ns                               ; 18.76 MHz ( period = 53.304 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.430 ns               ;
; -6.639 ns                               ; 18.77 MHz ( period = 53.278 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.419 ns               ;
; -6.639 ns                               ; 18.77 MHz ( period = 53.278 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.419 ns               ;
; -6.628 ns                               ; 18.78 MHz ( period = 53.256 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.404 ns               ;
; -6.621 ns                               ; 18.78 MHz ( period = 53.242 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.398 ns               ;
; -6.610 ns                               ; 18.79 MHz ( period = 53.220 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.382 ns               ;
; -6.597 ns                               ; 18.80 MHz ( period = 53.194 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.372 ns               ;
; -6.578 ns                               ; 18.81 MHz ( period = 53.156 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.349 ns               ;
; -6.577 ns                               ; 18.81 MHz ( period = 53.154 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.345 ns               ;
; -6.577 ns                               ; 18.81 MHz ( period = 53.154 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.345 ns               ;
; -6.574 ns                               ; 18.82 MHz ( period = 53.148 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.758 ns                 ; 26.332 ns               ;
; -6.560 ns                               ; 18.83 MHz ( period = 53.120 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.324 ns               ;
; -6.559 ns                               ; 18.83 MHz ( period = 53.118 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.336 ns               ;
; -6.559 ns                               ; 18.83 MHz ( period = 53.118 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.323 ns               ;
; -6.557 ns                               ; 18.83 MHz ( period = 53.114 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.321 ns               ;
; -6.554 ns                               ; 18.83 MHz ( period = 53.108 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.318 ns               ;
; -6.553 ns                               ; 18.83 MHz ( period = 53.106 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.317 ns               ;
; -6.553 ns                               ; 18.83 MHz ( period = 53.106 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.317 ns               ;
; -6.544 ns                               ; 18.84 MHz ( period = 53.088 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.322 ns               ;
; -6.543 ns                               ; 18.84 MHz ( period = 53.086 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.315 ns               ;
; -6.535 ns                               ; 18.84 MHz ( period = 53.070 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.303 ns               ;
; -6.535 ns                               ; 18.84 MHz ( period = 53.070 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.310 ns               ;
; -6.530 ns                               ; 18.85 MHz ( period = 53.060 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.311 ns               ;
; -6.530 ns                               ; 18.85 MHz ( period = 53.060 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.311 ns               ;
; -6.522 ns                               ; 18.85 MHz ( period = 53.044 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.299 ns               ;
; -6.520 ns                               ; 18.85 MHz ( period = 53.040 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.296 ns               ;
; -6.519 ns                               ; 18.85 MHz ( period = 53.038 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.287 ns               ;
; -6.516 ns                               ; 18.86 MHz ( period = 53.032 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.297 ns               ;
; -6.516 ns                               ; 18.86 MHz ( period = 53.032 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.297 ns               ;
; -6.511 ns                               ; 18.86 MHz ( period = 53.022 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.282 ns               ;
; -6.508 ns                               ; 18.86 MHz ( period = 53.016 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.276 ns               ;
; -6.508 ns                               ; 18.86 MHz ( period = 53.016 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.276 ns               ;
; -6.500 ns                               ; 18.87 MHz ( period = 53.000 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.275 ns               ;
; -6.499 ns                               ; 18.87 MHz ( period = 52.998 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.279 ns               ;
; -6.499 ns                               ; 18.87 MHz ( period = 52.998 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.279 ns               ;
; -6.495 ns                               ; 18.87 MHz ( period = 52.990 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.268 ns               ;
; -6.493 ns                               ; 18.87 MHz ( period = 52.986 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.261 ns               ;
; -6.493 ns                               ; 18.87 MHz ( period = 52.986 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.257 ns               ;
; -6.492 ns                               ; 18.87 MHz ( period = 52.984 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.256 ns               ;
; -6.490 ns                               ; 18.88 MHz ( period = 52.980 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.254 ns               ;
; -6.488 ns                               ; 18.88 MHz ( period = 52.976 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.264 ns               ;
; -6.488 ns                               ; 18.88 MHz ( period = 52.976 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.264 ns               ;
; -6.487 ns                               ; 18.88 MHz ( period = 52.974 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.251 ns               ;
; -6.486 ns                               ; 18.88 MHz ( period = 52.972 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.250 ns               ;
; -6.486 ns                               ; 18.88 MHz ( period = 52.972 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.250 ns               ;
; -6.485 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.265 ns               ;
; -6.485 ns                               ; 18.88 MHz ( period = 52.970 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.265 ns               ;
; -6.478 ns                               ; 18.88 MHz ( period = 52.956 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.255 ns               ;
; -6.477 ns                               ; 18.88 MHz ( period = 52.954 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.252 ns               ;
; -6.476 ns                               ; 18.89 MHz ( period = 52.952 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.253 ns               ;
; -6.475 ns                               ; 18.89 MHz ( period = 52.950 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.250 ns               ;
; -6.470 ns                               ; 18.89 MHz ( period = 52.940 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.245 ns               ;
; -6.463 ns                               ; 18.89 MHz ( period = 52.926 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.235 ns               ;
; -6.452 ns                               ; 18.90 MHz ( period = 52.904 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.230 ns               ;
; -6.445 ns                               ; 18.91 MHz ( period = 52.890 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 26.210 ns               ;
; -6.444 ns                               ; 18.91 MHz ( period = 52.888 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 26.209 ns               ;
; -6.442 ns                               ; 18.91 MHz ( period = 52.884 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 26.207 ns               ;
; -6.439 ns                               ; 18.91 MHz ( period = 52.878 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 26.204 ns               ;
; -6.438 ns                               ; 18.91 MHz ( period = 52.876 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 26.203 ns               ;
; -6.438 ns                               ; 18.91 MHz ( period = 52.876 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 26.203 ns               ;
; -6.437 ns                               ; 18.91 MHz ( period = 52.874 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.217 ns               ;
; -6.437 ns                               ; 18.91 MHz ( period = 52.874 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.217 ns               ;
; -6.430 ns                               ; 18.92 MHz ( period = 52.860 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.206 ns               ;
; -6.423 ns                               ; 18.92 MHz ( period = 52.846 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.203 ns               ;
; -6.423 ns                               ; 18.92 MHz ( period = 52.846 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.203 ns               ;
; -6.422 ns                               ; 18.92 MHz ( period = 52.844 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.203 ns               ;
; -6.422 ns                               ; 18.92 MHz ( period = 52.844 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.203 ns               ;
; -6.421 ns                               ; 18.92 MHz ( period = 52.842 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.197 ns               ;
; -6.421 ns                               ; 18.92 MHz ( period = 52.842 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.197 ns               ;
; -6.408 ns                               ; 18.93 MHz ( period = 52.816 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.189 ns               ;
; -6.408 ns                               ; 18.93 MHz ( period = 52.816 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.189 ns               ;
; -6.408 ns                               ; 18.93 MHz ( period = 52.816 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.186 ns               ;
; -6.407 ns                               ; 18.93 MHz ( period = 52.814 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.183 ns               ;
; -6.406 ns                               ; 18.94 MHz ( period = 52.812 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.184 ns               ;
; -6.405 ns                               ; 18.94 MHz ( period = 52.810 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.181 ns               ;
; -6.400 ns                               ; 18.94 MHz ( period = 52.800 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.176 ns               ;
; -6.399 ns                               ; 18.94 MHz ( period = 52.798 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.171 ns               ;
; -6.399 ns                               ; 18.94 MHz ( period = 52.798 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.163 ns               ;
; -6.393 ns                               ; 18.94 MHz ( period = 52.786 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.157 ns               ;
; -6.380 ns                               ; 18.95 MHz ( period = 52.760 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.157 ns               ;
; -6.373 ns                               ; 18.96 MHz ( period = 52.746 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.150 ns               ;
; -6.373 ns                               ; 18.96 MHz ( period = 52.746 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.150 ns               ;
; -6.367 ns                               ; 18.96 MHz ( period = 52.734 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.138 ns               ;
; -6.358 ns                               ; 18.97 MHz ( period = 52.716 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.133 ns               ;
; -6.349 ns                               ; 18.98 MHz ( period = 52.698 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.113 ns               ;
; -6.348 ns                               ; 18.98 MHz ( period = 52.696 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.112 ns               ;
; -6.346 ns                               ; 18.98 MHz ( period = 52.692 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.110 ns               ;
; -6.343 ns                               ; 18.98 MHz ( period = 52.686 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.107 ns               ;
; -6.342 ns                               ; 18.98 MHz ( period = 52.684 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.106 ns               ;
; -6.342 ns                               ; 18.98 MHz ( period = 52.684 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.106 ns               ;
; -6.336 ns                               ; 18.99 MHz ( period = 52.672 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.113 ns               ;
; -6.335 ns                               ; 18.99 MHz ( period = 52.670 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.110 ns               ;
; -6.334 ns                               ; 18.99 MHz ( period = 52.668 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.111 ns               ;
; -6.333 ns                               ; 18.99 MHz ( period = 52.666 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.108 ns               ;
; -6.332 ns                               ; 18.99 MHz ( period = 52.664 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.096 ns               ;
; -6.328 ns                               ; 18.99 MHz ( period = 52.656 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.103 ns               ;
; -6.326 ns                               ; 18.99 MHz ( period = 52.652 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.764 ns                 ; 26.090 ns               ;
; -6.316 ns                               ; 19.00 MHz ( period = 52.632 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.093 ns               ;
; -6.305 ns                               ; 19.01 MHz ( period = 52.610 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 26.072 ns               ;
; -6.305 ns                               ; 19.01 MHz ( period = 52.610 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 26.072 ns               ;
; -6.302 ns                               ; 19.01 MHz ( period = 52.604 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 26.059 ns               ;
; -6.292 ns                               ; 19.02 MHz ( period = 52.584 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.775 ns                 ; 26.067 ns               ;
; -6.284 ns                               ; 19.02 MHz ( period = 52.568 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 26.049 ns               ;
; -6.278 ns                               ; 19.03 MHz ( period = 52.556 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 26.043 ns               ;
; -6.277 ns                               ; 19.03 MHz ( period = 52.554 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.053 ns               ;
; -6.277 ns                               ; 19.03 MHz ( period = 52.554 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.053 ns               ;
; -6.276 ns                               ; 19.03 MHz ( period = 52.552 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.773 ns                 ; 26.049 ns               ;
; -6.270 ns                               ; 19.03 MHz ( period = 52.540 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 26.037 ns               ;
; -6.270 ns                               ; 19.03 MHz ( period = 52.540 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 26.037 ns               ;
; -6.267 ns                               ; 19.04 MHz ( period = 52.534 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.757 ns                 ; 26.024 ns               ;
; -6.263 ns                               ; 19.04 MHz ( period = 52.526 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 26.030 ns               ;
; -6.259 ns                               ; 19.04 MHz ( period = 52.518 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.037 ns               ;
; -6.247 ns                               ; 19.05 MHz ( period = 52.494 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 26.014 ns               ;
; -6.246 ns                               ; 19.05 MHz ( period = 52.492 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.024 ns               ;
; -6.245 ns                               ; 19.05 MHz ( period = 52.490 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.017 ns               ;
; -6.244 ns                               ; 19.05 MHz ( period = 52.488 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.772 ns                 ; 26.016 ns               ;
; -6.237 ns                               ; 19.06 MHz ( period = 52.474 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.013 ns               ;
; -6.236 ns                               ; 19.06 MHz ( period = 52.472 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 26.003 ns               ;
; -6.236 ns                               ; 19.06 MHz ( period = 52.472 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 26.003 ns               ;
; -6.228 ns                               ; 19.06 MHz ( period = 52.456 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.767 ns                 ; 25.995 ns               ;
; -6.226 ns                               ; 19.07 MHz ( period = 52.452 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 25.991 ns               ;
; -6.225 ns                               ; 19.07 MHz ( period = 52.450 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.765 ns                 ; 25.990 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.544 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.395 ns                  ; 5.851 ns                ;
; 0.553 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.408 ns                  ; 5.855 ns                ;
; 0.567 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.395 ns                  ; 5.828 ns                ;
; 0.583 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.396 ns                  ; 5.813 ns                ;
; 0.596 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.392 ns                  ; 5.796 ns                ;
; 0.635 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.766 ns                ;
; 0.639 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.392 ns                  ; 5.753 ns                ;
; 0.733 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.396 ns                  ; 5.663 ns                ;
; 0.747 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.395 ns                  ; 5.648 ns                ;
; 0.812 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.392 ns                  ; 5.580 ns                ;
; 0.836 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.391 ns                  ; 5.555 ns                ;
; 0.851 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.395 ns                  ; 5.544 ns                ;
; 0.858 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.400 ns                  ; 5.542 ns                ;
; 0.864 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.537 ns                ;
; 0.864 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.391 ns                  ; 5.527 ns                ;
; 0.897 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.504 ns                ;
; 0.904 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.392 ns                  ; 5.488 ns                ;
; 1.026 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.408 ns                  ; 5.382 ns                ;
; 1.036 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.365 ns                ;
; 1.038 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.391 ns                  ; 5.353 ns                ;
; 1.069 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.332 ns                ;
; 1.071 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.330 ns                ;
; 1.140 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.391 ns                  ; 5.251 ns                ;
; 1.168 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.407 ns                  ; 5.239 ns                ;
; 1.173 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.228 ns                ;
; 1.242 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.159 ns                ;
; 1.344 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 5.057 ns                ;
; 1.450 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.408 ns                  ; 4.958 ns                ;
; 1.517 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.408 ns                  ; 4.891 ns                ;
; 1.553 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.401 ns                  ; 4.848 ns                ;
; 1.605 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.397 ns                  ; 4.792 ns                ;
; 1.628 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.384 ns                  ; 4.756 ns                ;
; 1.676 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.408 ns                  ; 4.732 ns                ;
; 1.825 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.408 ns                  ; 4.583 ns                ;
; 1.909 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.397 ns                  ; 4.488 ns                ;
; 1.974 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.391 ns                  ; 4.417 ns                ;
; 1.986 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.397 ns                  ; 4.411 ns                ;
; 2.046 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.383 ns                  ; 4.337 ns                ;
; 2.071 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.391 ns                  ; 4.320 ns                ;
; 2.112 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.383 ns                  ; 4.271 ns                ;
; 2.157 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.383 ns                  ; 4.226 ns                ;
; 2.225 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.408 ns                  ; 4.183 ns                ;
; 2.253 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.383 ns                  ; 4.130 ns                ;
; 2.335 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.397 ns                  ; 4.062 ns                ;
; 2.429 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.383 ns                  ; 3.954 ns                ;
; 2.434 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.391 ns                  ; 3.957 ns                ;
; 2.449 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.384 ns                  ; 3.935 ns                ;
; 2.562 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.397 ns                  ; 3.835 ns                ;
; 2.768 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.383 ns                  ; 3.615 ns                ;
; 3.007 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.383 ns                  ; 3.376 ns                ;
; 3.113 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.408 ns                  ; 3.295 ns                ;
; 3.437 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.383 ns                  ; 2.946 ns                ;
; 6.641 ns                                ; 297.71 MHz ( period = 3.359 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 3.144 ns                ;
; 6.665 ns                                ; 299.85 MHz ( period = 3.335 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 3.120 ns                ;
; 6.778 ns                                ; 310.37 MHz ( period = 3.222 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 3.007 ns                ;
; 6.889 ns                                ; 321.44 MHz ( period = 3.111 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.896 ns                ;
; 6.962 ns                                ; 329.16 MHz ( period = 3.038 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.823 ns                ;
; 6.970 ns                                ; 330.03 MHz ( period = 3.030 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.815 ns                ;
; 6.994 ns                                ; 332.67 MHz ( period = 3.006 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.791 ns                ;
; 7.037 ns                                ; 337.50 MHz ( period = 2.963 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.748 ns                ;
; 7.073 ns                                ; 341.65 MHz ( period = 2.927 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.712 ns                ;
; 7.103 ns                                ; 345.18 MHz ( period = 2.897 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.682 ns                ;
; 7.170 ns                                ; 353.36 MHz ( period = 2.830 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.615 ns                ;
; 7.179 ns                                ; 354.48 MHz ( period = 2.821 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.606 ns                ;
; 7.197 ns                                ; 356.76 MHz ( period = 2.803 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.588 ns                ;
; 7.206 ns                                ; 357.91 MHz ( period = 2.794 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.579 ns                ;
; 7.243 ns                                ; 362.71 MHz ( period = 2.757 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.542 ns                ;
; 7.318 ns                                ; 372.86 MHz ( period = 2.682 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.467 ns                ;
; 7.323 ns                                ; 373.55 MHz ( period = 2.677 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.462 ns                ;
; 7.396 ns                                ; 384.02 MHz ( period = 2.604 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.389 ns                ;
; 7.407 ns                                ; 385.65 MHz ( period = 2.593 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.378 ns                ;
; 7.422 ns                                ; 387.90 MHz ( period = 2.578 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.363 ns                ;
; 7.433 ns                                ; 389.56 MHz ( period = 2.567 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.352 ns                ;
; 7.500 ns                                ; 400.00 MHz ( period = 2.500 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.285 ns                ;
; 7.522 ns                                ; 403.55 MHz ( period = 2.478 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.263 ns                ;
; 7.732 ns                                ; 440.92 MHz ( period = 2.268 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.054 ns                ;
; 7.775 ns                                ; 449.44 MHz ( period = 2.225 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.011 ns                ;
; 7.803 ns                                ; 455.17 MHz ( period = 2.197 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.983 ns                ;
; 7.818 ns                                ; 458.30 MHz ( period = 2.182 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.968 ns                ;
; 7.846 ns                                ; 464.25 MHz ( period = 2.154 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.940 ns                ;
; 7.851 ns                                ; 465.33 MHz ( period = 2.149 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.935 ns                ;
; 7.874 ns                                ; 470.37 MHz ( period = 2.126 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.912 ns                ;
; 7.874 ns                                ; 470.37 MHz ( period = 2.126 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.912 ns                ;
; 7.886 ns                                ; 473.04 MHz ( period = 2.114 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.900 ns                ;
; 7.889 ns                                ; 473.71 MHz ( period = 2.111 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.897 ns                ;
; 7.917 ns                                ; 480.08 MHz ( period = 2.083 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.869 ns                ;
; 7.922 ns                                ; 481.23 MHz ( period = 2.078 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.864 ns                ;
; 7.945 ns                                ; 486.62 MHz ( period = 2.055 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.841 ns                ;
; 7.945 ns                                ; 486.62 MHz ( period = 2.055 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.841 ns                ;
; 7.946 ns                                ; 486.85 MHz ( period = 2.054 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.840 ns                ;
; 7.957 ns                                ; 489.48 MHz ( period = 2.043 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.829 ns                ;
; 7.960 ns                                ; 490.20 MHz ( period = 2.040 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.826 ns                ;
; 7.988 ns                                ; 497.02 MHz ( period = 2.012 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 1.797 ns                ;
; 7.988 ns                                ; 497.02 MHz ( period = 2.012 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.798 ns                ;
; 7.989 ns                                ; 497.27 MHz ( period = 2.011 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.797 ns                ;
; 7.993 ns                                ; 498.26 MHz ( period = 2.007 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.793 ns                ;
; 8.016 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.770 ns                ;
; 8.016 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.770 ns                ;
; 8.017 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.769 ns                ;
; 8.028 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.758 ns                ;
; 8.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.755 ns                ;
; 8.059 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.727 ns                ;
; 8.060 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.726 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.722 ns                ;
; 8.087 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.699 ns                ;
; 8.087 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.699 ns                ;
; 8.088 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.698 ns                ;
; 8.099 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.687 ns                ;
; 8.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.684 ns                ;
; 8.120 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.666 ns                ;
; 8.130 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.656 ns                ;
; 8.131 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.655 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.135 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.651 ns                ;
; 8.158 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.628 ns                ;
; 8.158 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.628 ns                ;
; 8.159 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.627 ns                ;
; 8.170 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.616 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.201 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.585 ns                ;
; 8.202 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.584 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.206 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.580 ns                ;
; 8.229 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.557 ns                ;
; 8.230 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.556 ns                ;
; 8.231 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.555 ns                ;
; 8.241 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.545 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.272 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.514 ns                ;
; 8.273 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.513 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.277 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.509 ns                ;
; 8.300 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.486 ns                ;
; 8.301 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.485 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.312 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.474 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.317 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.469 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.344 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.442 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.353 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.433 ns                ;
; 8.372 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.414 ns                ;
; 8.372 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.414 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.383 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.403 ns                ;
; 8.388 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.398 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.415 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.371 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.431 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.355 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.459 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.327 ns                ;
; 8.459 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.327 ns                ;
; 8.474 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.312 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.486 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.300 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.502 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.284 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.530 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.256 ns                ;
; 8.530 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.256 ns                ;
; 8.531 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.255 ns                ;
; 8.542 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.244 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.138 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.924 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.669 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.680 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.444 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.379 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[0]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.810 ns                ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.597 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.023 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.716 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.663 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.541 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.535 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.552 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.552 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.552 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.569 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.572 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.573 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.573 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.576 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.592 ns                 ;
; 0.597 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.613 ns                 ;
; 0.608 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.624 ns                 ;
; 0.608 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.624 ns                 ;
; 0.611 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.627 ns                 ;
; 0.611 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.627 ns                 ;
; 0.654 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.656 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.658 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.066 ns                   ; 0.726 ns                 ;
; 0.661 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.670 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.672 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.677 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.685 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.692 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.708 ns                 ;
; 0.695 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.711 ns                 ;
; 0.696 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.703 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.720 ns                 ;
; 0.724 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.739 ns                 ;
; 0.776 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.792 ns                 ;
; 0.788 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.798 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.807 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.819 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.822 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.825 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.827 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.842 ns                 ;
; 0.829 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.838 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.841 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.862 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.847 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.862 ns                 ;
; 0.849 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.856 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.861 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.864 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.864 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.866 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.878 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.894 ns                 ;
; 0.881 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.897 ns                 ;
; 0.881 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.897 ns                 ;
; 0.899 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.936 ns                 ;
; 0.899 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.936 ns                 ;
; 0.902 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.939 ns                 ;
; 0.904 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.941 ns                 ;
; 0.906 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.943 ns                 ;
; 0.910 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.947 ns                 ;
; 0.912 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.949 ns                 ;
; 0.914 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.951 ns                 ;
; 0.920 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.937 ns                 ;
; 0.927 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 0.992 ns                 ;
; 0.933 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.949 ns                 ;
; 0.935 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 0.982 ns                 ;
; 0.936 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.954 ns                 ;
; 0.940 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.065 ns                   ; 1.005 ns                 ;
; 0.945 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 0.992 ns                 ;
; 0.947 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 0.994 ns                 ;
; 0.950 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.966 ns                 ;
; 0.955 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.002 ns                 ;
; 0.958 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.973 ns                 ;
; 0.972 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.989 ns                 ;
; 0.979 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.993 ns                 ;
; 0.979 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.994 ns                 ;
; 0.981 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.996 ns                 ;
; 0.986 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.003 ns                 ;
; 0.988 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.004 ns                 ;
; 0.998 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.014 ns                 ;
; 1.008 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.029 ns                 ;
; 1.019 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.037 ns                 ;
; 1.023 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.041 ns                 ;
; 1.023 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.039 ns                 ;
; 1.026 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.042 ns                 ;
; 1.038 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.057 ns                 ;
; 1.043 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.062 ns                 ;
; 1.047 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.064 ns                 ;
; 1.055 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.071 ns                 ;
; 1.055 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.071 ns                 ;
; 1.056 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.071 ns                 ;
; 1.062 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.078 ns                 ;
; 1.071 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.077 ns                 ;
; 1.072 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.089 ns                 ;
; 1.074 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.090 ns                 ;
; 1.075 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.091 ns                 ;
; 1.082 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.096 ns                 ;
; 1.084 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.090 ns                 ;
; 1.085 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.103 ns                 ;
; 1.085 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.101 ns                 ;
; 1.086 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.092 ns                 ;
; 1.089 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.105 ns                 ;
; 1.094 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.110 ns                 ;
; 1.097 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.103 ns                 ;
; 1.099 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.114 ns                 ;
; 1.099 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 1.126 ns                 ;
; 1.101 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.120 ns                 ;
; 1.116 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.122 ns                 ;
; 1.133 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.151 ns                 ;
; 1.133 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.151 ns                 ;
; 1.133 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.151 ns                 ;
; 1.133 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.151 ns                 ;
; 1.133 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.151 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.096 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.475 ns                   ; 1.379 ns                 ;
; -1.748 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 1.741 ns                 ;
; -1.685 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.475 ns                   ; 1.790 ns                 ;
; -1.638 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 1.851 ns                 ;
; -1.619 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.475 ns                   ; 1.856 ns                 ;
; -1.552 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 1.937 ns                 ;
; -1.265 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.224 ns                 ;
; -1.237 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.252 ns                 ;
; -1.185 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.304 ns                 ;
; -1.157 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.332 ns                 ;
; -1.077 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.412 ns                 ;
; -1.064 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.425 ns                 ;
; -1.052 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.437 ns                 ;
; -1.016 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.488 ns                   ; 2.472 ns                 ;
; -1.000 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.489 ns                 ;
; -1.000 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.489 ns                 ;
; -0.995 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.494 ns                 ;
; -0.980 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.509 ns                 ;
; -0.938 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.551 ns                 ;
; -0.829 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.660 ns                 ;
; -0.829 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.660 ns                 ;
; -0.770 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.488 ns                   ; 2.718 ns                 ;
; -0.763 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.726 ns                 ;
; -0.751 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.738 ns                 ;
; -0.750 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.739 ns                 ;
; -0.737 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.752 ns                 ;
; -0.722 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.719 ns                   ; 2.997 ns                 ;
; -0.671 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.818 ns                 ;
; -0.661 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.828 ns                 ;
; -0.636 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.853 ns                 ;
; -0.618 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.028 ns                   ; 3.410 ns                 ;
; -0.569 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.920 ns                 ;
; -0.544 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.945 ns                 ;
; -0.503 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 2.986 ns                 ;
; -0.478 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.011 ns                 ;
; -0.473 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.016 ns                 ;
; -0.460 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.029 ns                 ;
; -0.391 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.098 ns                 ;
; -0.381 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.108 ns                 ;
; -0.368 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.121 ns                 ;
; -0.347 ns                               ; SCOMP:inst8|IR[1]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.599 ns                   ; 4.252 ns                 ;
; -0.315 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.174 ns                 ;
; -0.302 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.187 ns                 ;
; -0.299 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.190 ns                 ;
; -0.292 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; LEDS:inst58|BLED[0]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.522 ns                   ; 2.230 ns                 ;
; -0.271 ns                               ; ODOMETRY:inst53|YPOS[12]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.008 ns                 ;
; -0.233 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.489 ns                   ; 3.256 ns                 ;
; -0.223 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.719 ns                   ; 3.496 ns                 ;
; -0.204 ns                               ; SCOMP:inst8|IR[4]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.599 ns                   ; 4.395 ns                 ;
; -0.192 ns                               ; SCOMP:inst8|IR[3]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.599 ns                   ; 4.407 ns                 ;
; -0.119 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.028 ns                   ; 3.909 ns                 ;
; -0.098 ns                               ; DIG_IN:inst5|B_DI[0]                                                                                                                                       ; LEDS:inst58|BLED[0]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.563 ns                   ; 2.465 ns                 ;
; -0.056 ns                               ; ODOMETRY:inst53|YPOS[13]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.229 ns                 ;
; -0.049 ns                               ; SCOMP:inst8|IR[0]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.599 ns                   ; 4.550 ns                 ;
; -0.030 ns                               ; ODOMETRY:inst53|YPOS[26]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[15]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.255 ns                 ;
; -0.029 ns                               ; SCOMP:inst8|IR[0]                                                                                                                                          ; DAC_BEEP:inst35|step[1]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.630 ns                   ; 4.601 ns                 ;
; 0.011 ns                                ; SCOMP:inst8|IR[0]                                                                                                                                          ; DAC_BEEP:inst35|step[5]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.500 ns                   ; 4.511 ns                 ;
; 0.039 ns                                ; SCOMP:inst8|IR[1]                                                                                                                                          ; DAC_BEEP:inst35|step[1]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.630 ns                   ; 4.669 ns                 ;
; 0.041 ns                                ; ODOMETRY:inst53|YPOS[17]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.326 ns                 ;
; 0.042 ns                                ; SCOMP:inst8|IR[6]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.599 ns                   ; 4.641 ns                 ;
; 0.047 ns                                ; SCOMP:inst8|IR[6]                                                                                                                                          ; DAC_BEEP:inst35|step[1]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.630 ns                   ; 4.677 ns                 ;
; 0.071 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; DAC_BEEP:inst35|step[1]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.630 ns                   ; 4.701 ns                 ;
; 0.079 ns                                ; SCOMP:inst8|IR[1]                                                                                                                                          ; DAC_BEEP:inst35|step[5]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.500 ns                   ; 4.579 ns                 ;
; 0.115 ns                                ; ODOMETRY:inst53|YPOS[12]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.394 ns                 ;
; 0.116 ns                                ; ODOMETRY:inst53|YPOS[11]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.395 ns                 ;
; 0.150 ns                                ; DIG_IN:inst41|B_DI[0]                                                                                                                                      ; LEDS:inst58|BLED[0]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.429 ns                   ; 2.579 ns                 ;
; 0.186 ns                                ; ODOMETRY:inst53|YPOS[12]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.465 ns                 ;
; 0.187 ns                                ; ODOMETRY:inst53|YPOS[11]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.466 ns                 ;
; 0.208 ns                                ; SCOMP:inst8|IR[6]                                                                                                                                          ; DAC_BEEP:inst35|step[6]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.630 ns                   ; 4.838 ns                 ;
; 0.224 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.599 ns                   ; 4.823 ns                 ;
; 0.230 ns                                ; ODOMETRY:inst53|YPOS[25]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[14]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.515 ns                 ;
; 0.230 ns                                ; ODOMETRY:inst53|YPOS[14]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.515 ns                 ;
; 0.235 ns                                ; SCOMP:inst8|IR[6]                                                                                                                                          ; DAC_BEEP:inst35|step[5]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.500 ns                   ; 4.735 ns                 ;
; 0.239 ns                                ; ODOMETRY:inst53|YPOS[22]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[11]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.524 ns                 ;
; 0.257 ns                                ; ODOMETRY:inst53|YPOS[12]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.536 ns                 ;
; 0.258 ns                                ; ODOMETRY:inst53|YPOS[11]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.537 ns                 ;
; 0.268 ns                                ; ODOMETRY:inst53|YPOS[19]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.553 ns                 ;
; 0.313 ns                                ; SONAR:inst54|SONAR_RESULT[12][6]                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.893 ns                   ; 2.206 ns                 ;
; 0.327 ns                                ; ODOMETRY:inst53|XPOS[19]                                                                                                                                   ; ODOMETRY:inst53|XOFFST[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.015 ns                   ; 1.342 ns                 ;
; 0.327 ns                                ; ODOMETRY:inst53|YPOS[13]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.612 ns                 ;
; 0.328 ns                                ; ODOMETRY:inst53|YPOS[12]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.607 ns                 ;
; 0.329 ns                                ; ODOMETRY:inst53|YPOS[11]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.608 ns                 ;
; 0.332 ns                                ; ODOMETRY:inst53|XPOS[11]                                                                                                                                   ; ODOMETRY:inst53|XOFFST[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.009 ns                   ; 1.341 ns                 ;
; 0.356 ns                                ; ODOMETRY:inst53|XPOS[17]                                                                                                                                   ; ODOMETRY:inst53|XOFFST[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.015 ns                   ; 1.371 ns                 ;
; 0.357 ns                                ; SCOMP:inst8|IR[4]                                                                                                                                          ; DAC_BEEP:inst35|step[1]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.630 ns                   ; 4.987 ns                 ;
; 0.363 ns                                ; ODOMETRY:inst53|YPOS[24]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[13]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.648 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[2]                                                                                                                                         ; SCOMP:inst8|IIE[2]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[1]                                                                                                                                         ; SCOMP:inst8|IIE[1]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[0]                                                                                                                                         ; SCOMP:inst8|IIE[0]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[3]                                                                                                                                         ; SCOMP:inst8|IIE[3]                                                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|GIE                                                                                                                                            ; SCOMP:inst8|GIE                                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|MW                                                                                                                                             ; SCOMP:inst8|MW                                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.398 ns                                ; ODOMETRY:inst53|YPOS[13]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.683 ns                 ;
; 0.399 ns                                ; ODOMETRY:inst53|YPOS[12]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.678 ns                 ;
; 0.400 ns                                ; ODOMETRY:inst53|YPOS[11]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.679 ns                 ;
; 0.429 ns                                ; ODOMETRY:inst53|YPOS[17]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.714 ns                 ;
; 0.466 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                  ; LEDS:inst58|BLED[0]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.621 ns                   ; 3.087 ns                 ;
; 0.469 ns                                ; ODOMETRY:inst53|YPOS[13]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.754 ns                 ;
; 0.470 ns                                ; ODOMETRY:inst53|YPOS[12]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.749 ns                 ;
; 0.471 ns                                ; ODOMETRY:inst53|YPOS[11]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.750 ns                 ;
; 0.475 ns                                ; SCOMP:inst8|IR[5]                                                                                                                                          ; DAC_BEEP:inst35|timer[2]~latch                                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.599 ns                   ; 5.074 ns                 ;
; 0.497 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; DAC_BEEP:inst35|step[5]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.500 ns                   ; 4.997 ns                 ;
; 0.512 ns                                ; SCOMP:inst8|IO_CYCLE                                                                                                                                       ; DAC_BEEP:inst35|step[1]~latch                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.630 ns                   ; 5.142 ns                 ;
; 0.513 ns                                ; ODOMETRY:inst53|YPOS[23]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[12]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.798 ns                 ;
; 0.515 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[6] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[1]                  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|parity9                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; SCOMP:inst8|PC_STACK[9][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[5]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[6]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[4]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; SCOMP:inst8|PC_SAVED[7]                                                                                                                                    ; SCOMP:inst8|PC[7]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; SCOMP:inst8|PC[4]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; SCOMP:inst8|PC_STACK[8][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[2]                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.528 ns                                ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; SCOMP:inst8|PC_STACK[1][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC_STACK[9][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC_STACK[1][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[0][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC[2]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_STACK[4][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC[6]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_SAVED[1]                                                                                                                                    ; SCOMP:inst8|PC[1]                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC[0]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst8|PC_STACK[5][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst8|PC[9]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[7][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[3][2]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[3][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[3][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[3][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC_STACK[1][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC_STACK[3][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC_STACK[0][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC[1]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; ODOMETRY:inst53|YPOS[16]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.820 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[5][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[6][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[5][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC_STACK[3][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC_STACK[0][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC[5]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; ODOMETRY:inst53|XPOS[14]                                                                                                                                   ; ODOMETRY:inst53|XOFFST[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.015 ns                   ; 1.552 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC_STACK[6][0]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC_STACK[1][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[0][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst8|PC[7]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[1]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|sub_parity12a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|parity11                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[3][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[1][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|INT_REQ_SYNC[3]                                                                                                                                ; SCOMP:inst8|INT_ACK[3]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|INT_REQ_SYNC[3]                                                                                                                                ; SCOMP:inst8|GIE                                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[8][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[8][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[6][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[2][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; ODOMETRY:inst53|YPOS[13]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.825 ns                 ;
; 0.541 ns                                ; SCOMP:inst8|PC_STACK[6][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst8|PC_STACK[0][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst8|PC_STACK[0][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; SCOMP:inst8|PC_STACK[8][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; ODOMETRY:inst53|YPOS[11]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.279 ns                   ; 1.821 ns                 ;
; 0.543 ns                                ; ODOMETRY:inst53|YPOS[21]                                                                                                                                   ; ODOMETRY:inst53|YOFFST[10]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.285 ns                   ; 1.828 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[0]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.558 ns                                ; SCOMP:inst8|IR[13]                                                                                                                                         ; SCOMP:inst8|STATE.EX_LOAD                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.722 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.589 ns                   ; 0.867 ns                 ;
; -1.626 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.584 ns                   ; 0.958 ns                 ;
; -1.065 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.298 ns                   ; 2.233 ns                 ;
; -1.065 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.298 ns                   ; 2.233 ns                 ;
; -1.065 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.298 ns                   ; 2.233 ns                 ;
; -1.065 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.298 ns                   ; 2.233 ns                 ;
; -1.065 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.298 ns                   ; 2.233 ns                 ;
; -1.065 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.298 ns                   ; 2.233 ns                 ;
; -1.065 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.298 ns                   ; 2.233 ns                 ;
; -1.065 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.298 ns                   ; 2.233 ns                 ;
; -1.016 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.168 ns                   ; 1.152 ns                 ;
; -0.994 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.168 ns                   ; 1.174 ns                 ;
; -0.981 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.168 ns                   ; 1.187 ns                 ;
; -0.810 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.168 ns                   ; 1.358 ns                 ;
; -0.807 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.168 ns                   ; 1.361 ns                 ;
; -0.636 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.305 ns                   ; 2.669 ns                 ;
; -0.636 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.305 ns                   ; 2.669 ns                 ;
; -0.636 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.305 ns                   ; 2.669 ns                 ;
; -0.636 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.305 ns                   ; 2.669 ns                 ;
; -0.636 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.305 ns                   ; 2.669 ns                 ;
; -0.636 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.305 ns                   ; 2.669 ns                 ;
; -0.636 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.305 ns                   ; 2.669 ns                 ;
; -0.636 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.305 ns                   ; 2.669 ns                 ;
; -0.582 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.168 ns                   ; 1.586 ns                 ;
; -0.476 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.168 ns                   ; 1.692 ns                 ;
; -0.471 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.168 ns                   ; 1.697 ns                 ;
; -0.325 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.057 ns                 ;
; -0.289 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.962 ns                   ; 0.673 ns                 ;
; -0.254 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.128 ns                 ;
; -0.247 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.922 ns                   ; 0.675 ns                 ;
; -0.183 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.199 ns                 ;
; -0.182 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.200 ns                 ;
; -0.112 ns                               ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.270 ns                 ;
; -0.064 ns                               ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.318 ns                 ;
; -0.061 ns                               ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.idle                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.155 ns                   ; 1.094 ns                 ;
; -0.059 ns                               ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.155 ns                   ; 1.096 ns                 ;
; -0.055 ns                               ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|prev_busy                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.155 ns                   ; 1.100 ns                 ;
; 0.007 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.389 ns                 ;
; 0.058 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.440 ns                 ;
; 0.078 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.460 ns                 ;
; 0.079 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.461 ns                 ;
; 0.083 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.460 ns                 ;
; 0.101 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.478 ns                 ;
; 0.129 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.511 ns                 ;
; 0.149 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.531 ns                 ;
; 0.150 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.527 ns                 ;
; 0.168 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.545 ns                 ;
; 0.172 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1p                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.398 ns                   ; 1.570 ns                 ;
; 0.197 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.457 ns                   ; 1.654 ns                 ;
; 0.200 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.582 ns                 ;
; 0.201 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.583 ns                 ;
; 0.221 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.598 ns                 ;
; 0.239 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.616 ns                 ;
; 0.253 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.491 ns                 ;
; 0.271 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.653 ns                 ;
; 0.272 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.649 ns                 ;
; 0.292 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.669 ns                 ;
; 0.293 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.098 ns                   ; 1.391 ns                 ;
; 0.295 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.677 ns                 ;
; 0.295 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.677 ns                 ;
; 0.295 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.677 ns                 ;
; 0.310 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.687 ns                 ;
; 0.339 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst52|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.716 ns                 ;
; 0.339 ns                                ; SCOMP:inst8|IR[0]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.721 ns                 ;
; 0.352 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.729 ns                 ;
; 0.370 ns                                ; SCOMP:inst8|IR[6]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.747 ns                 ;
; 0.378 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.616 ns                 ;
; 0.382 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.347 ns                   ; 0.729 ns                 ;
; 0.387 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                              ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.536 ns                 ;
; 0.388 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.537 ns                 ;
; 0.388 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.537 ns                 ;
; 0.389 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.538 ns                 ;
; 0.390 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.539 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.540 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[2]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[6]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[6]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[6]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[6]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.540 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst52|I_WARN_INT                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.540 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|PING_DONE                                                                                                          ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.540 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                                                                                                           ; TIMER:inst20|COUNT[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.392 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.541 ns                 ;
; 0.392 ns                                ; IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]                       ; IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.541 ns                 ;
; 0.392 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.541 ns                 ;
; 0.396 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.545 ns                 ;
; 0.397 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.546 ns                 ;
; 0.398 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.547 ns                 ;
; 0.398 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.547 ns                 ;
; 0.400 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                              ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.549 ns                 ;
; 0.404 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.553 ns                 ;
; 0.405 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.554 ns                 ;
; 0.406 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                             ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.149 ns                   ; 0.555 ns                 ;
; 0.410 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst52|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.787 ns                 ;
; 0.410 ns                                ; SCOMP:inst8|IR[0]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.792 ns                 ;
; 0.436 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.098 ns                   ; 1.534 ns                 ;
; 0.449 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.831 ns                 ;
; 0.481 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                        ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.858 ns                 ;
; 0.481 ns                                ; SCOMP:inst8|IR[0]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.863 ns                 ;
; 0.482 ns                                ; SCOMP:inst8|IR[0]                                                                                                               ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.377 ns                   ; 3.859 ns                 ;
; 0.482 ns                                ; SCOMP:inst8|IR[0]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.864 ns                 ;
; 0.495 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.347 ns                   ; 0.842 ns                 ;
; 0.515 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100Hz                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.520 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst10|lpm_ff:lpm_ff_component|dffs[22]                                        ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst11|lpm_ff:lpm_ff_component|dffs[22]                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.382 ns                   ; 3.902 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst10|lpm_ff:lpm_ff_component|dffs[25]                                        ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst11|lpm_ff:lpm_ff_component|dffs[25]                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; ACC_CLK_GEN:inst60|count_400Khz[4]                                                                                              ; ACC_CLK_GEN:inst60|count_400Khz[4]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst10|lpm_ff:lpm_ff_component|dffs[24]                                        ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst11|lpm_ff:lpm_ff_component|dffs[24]                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst10|lpm_ff:lpm_ff_component|dffs[23]                                        ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_dff_oe0:inst11|lpm_ff:lpm_ff_component|dffs[23]                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.525 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; TIMER:inst20|COUNT[15]                                                                                                          ; TIMER:inst20|COUNT[15]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst10|lpm_ff:lpm_ff_component|dffs[24]                                        ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_dff_oe0:inst11|lpm_ff:lpm_ff_component|dffs[24]                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; IR_RCVR:inst44|ir_lpm_counter0:inst16|lpm_counter:lpm_counter_component|cntr_7ji:auto_generated|safe_q[14]                      ; IR_RCVR:inst44|ir_lpm_counter0:inst16|lpm_counter:lpm_counter_component|cntr_7ji:auto_generated|safe_q[14]                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.347 ns                   ; 0.874 ns                 ;
; 0.527 ns                                ; IR_RCVR:inst44|ir_lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_7ji:auto_generated|safe_q[14]                      ; IR_RCVR:inst44|ir_lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_7ji:auto_generated|safe_q[14]                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.529 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.814 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.842 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.853 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 1.031 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.047 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.197 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.214 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.229 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.228 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.239 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.240 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.268 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.284 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.300 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.311 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.327 ns                 ;
; 1.311 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.327 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.339 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.355 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.355 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.371 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.382 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.398 ns                 ;
; 1.387 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.403 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.398 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.398 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.417 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.433 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.426 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.442 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.438 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.453 ns                 ;
; 1.453 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.469 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.458 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.474 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.469 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.485 ns                 ;
; 1.470 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.493 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.497 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.513 ns                 ;
; 1.498 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.518 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.533 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.527 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.542 ns                 ;
; 1.529 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.545 ns                 ;
; 1.539 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.555 ns                 ;
; 1.540 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.556 ns                 ;
; 1.541 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.564 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.580 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.568 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.584 ns                 ;
; 1.569 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.585 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.600 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.616 ns                 ;
; 1.611 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.627 ns                 ;
; 1.612 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.612 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.635 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.651 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.639 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.640 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.656 ns                 ;
; 1.645 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.660 ns                 ;
; 1.650 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.666 ns                 ;
; 1.668 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.684 ns                 ;
; 1.671 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.687 ns                 ;
; 1.682 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.698 ns                 ;
; 1.683 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.683 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.706 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.710 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.711 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.727 ns                 ;
; 1.716 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.731 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.742 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.757 ns                 ;
; 1.742 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.758 ns                 ;
; 1.753 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.769 ns                 ;
; 1.754 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.754 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.777 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.793 ns                 ;
; 1.781 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.797 ns                 ;
; 1.782 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.798 ns                 ;
; 1.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.826 ns                 ;
; 1.813 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.829 ns                 ;
; 1.824 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.840 ns                 ;
; 1.825 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.841 ns                 ;
; 1.825 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.841 ns                 ;
; 1.848 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.864 ns                 ;
; 1.853 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.869 ns                 ;
; 1.881 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.897 ns                 ;
; 1.884 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.900 ns                 ;
; 1.896 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.912 ns                 ;
; 1.896 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.912 ns                 ;
; 1.919 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.935 ns                 ;
; 1.924 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.940 ns                 ;
; 1.928 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.943 ns                 ;
; 1.952 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.968 ns                 ;
; 1.967 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.983 ns                 ;
; 1.990 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.005 ns                 ;
; 1.995 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.011 ns                 ;
; 2.010 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.025 ns                 ;
; 2.023 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.038 ns                 ;
; 2.028 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.043 ns                 ;
; 2.038 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.054 ns                 ;
; 2.048 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.063 ns                 ;
; 2.087 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.102 ns                 ;
; 2.105 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.120 ns                 ;
; 2.135 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.150 ns                 ;
; 2.160 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.175 ns                 ;
; 2.201 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.216 ns                 ;
; 2.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.278 ns                 ;
; 2.272 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.287 ns                 ;
; 2.279 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.294 ns                 ;
; 2.390 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.405 ns                 ;
; 2.446 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.461 ns                 ;
; 2.470 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.485 ns                 ;
; 5.879 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.379 ns                  ; 2.500 ns                 ;
; 5.937 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.387 ns                  ; 2.550 ns                 ;
; 5.941 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.379 ns                  ; 2.562 ns                 ;
; 6.051 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.379 ns                  ; 2.672 ns                 ;
; 6.176 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.387 ns                  ; 2.789 ns                 ;
; 6.227 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.362 ns                  ; 2.865 ns                 ;
; 6.360 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.386 ns                  ; 2.974 ns                 ;
; 6.367 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.387 ns                  ; 2.980 ns                 ;
; 6.367 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.387 ns                  ; 2.980 ns                 ;
; 6.402 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.387 ns                  ; 3.015 ns                 ;
; 6.565 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.373 ns                  ; 3.192 ns                 ;
; 6.602 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.386 ns                  ; 3.216 ns                 ;
; 6.677 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.369 ns                  ; 3.308 ns                 ;
; 6.709 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.373 ns                  ; 3.336 ns                 ;
; 6.717 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.387 ns                  ; 3.330 ns                 ;
; 6.757 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.373 ns                  ; 3.384 ns                 ;
; 6.772 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.373 ns                  ; 3.399 ns                 ;
; 6.886 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.369 ns                  ; 3.517 ns                 ;
; 6.892 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.362 ns                  ; 3.530 ns                 ;
; 6.910 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.387 ns                  ; 3.523 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                 ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+------------------------------------+-----------+
; N/A                                     ; None                                                ; 36.270 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.248 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.226 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.225 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.224 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.223 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.218 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.064 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.040 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.942 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[7]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.942 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[6]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.928 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[5]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.928 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[4]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.688 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[2]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.656 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[0]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.638 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.637 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.635 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.632 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.631 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.631 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.566 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[1]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.566 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[3]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.477 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.471 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.145 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.145 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.142 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.103 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.087 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.076 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.076 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.061 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.714 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.623 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.623 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.622 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.621 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.620 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.620 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.618 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.618 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.614 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.614 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.611 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.603 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.587 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.583 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.574 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.574 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.340 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[31]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 31.276 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[31]   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 25.157 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[30] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 25.056 ns  ; KEY[0] ; VEL_CONTROL:inst51|I_WARN_INT      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.730 ns  ; KEY[0] ; VEL_CONTROL:inst52|I_WARN_INT      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.516 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[2]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.286 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[0]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.156 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[9]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.155 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[6]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.154 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[8]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.129 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[13] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.128 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[12] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.126 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[10] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.125 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[3]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.124 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[14] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.122 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[11] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.118 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[7]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.118 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[5]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.091 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[29] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.088 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[28] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.085 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[27] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.981 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[25] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.981 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[22] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.981 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[16] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.980 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[19] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.980 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[15] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.978 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[17] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.976 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[24] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.976 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[23] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.976 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[21] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.976 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[20] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.974 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[26] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.974 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[18] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.905 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[1]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.626 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[31] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.549 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[5]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.410 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[4]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.177 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[30] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.532 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[15] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.508 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[2]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.412 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[1]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.372 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[16] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.224 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[14] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.221 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[7]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.219 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[12] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.218 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[11] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.216 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[6]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.116 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[4]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.116 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[8]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.116 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[13] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.115 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[9]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.112 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[10] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.993 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[28] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.992 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[29] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.910 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[22] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.909 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[21] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.908 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[27] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.906 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[26] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.904 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[19] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.902 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[17] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.900 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[18] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.899 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[25] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.864 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[23] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.864 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[24] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.864 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[20] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.058 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[3]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 21.056 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[0]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 20.729 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[31] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[2]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[1]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[0]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[3]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[4]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[5]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[6]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[7]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[8]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[9]           ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.762 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[10]          ; AUD_DACLR ;
; N/A                                     ; None                                                ; 12.945 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[30]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.553 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[29]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.430 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[28]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.264 ns  ; KEY[0] ; SCOMP:inst8|IR[1]                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.264 ns  ; KEY[0] ; SCOMP:inst8|IR[0]                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.929 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[27]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.893 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[31]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.685 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[26]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.678 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[14]           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.648 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[25]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.586 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[24]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.517 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][8]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.517 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][10]        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.517 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][7]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.493 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[16]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.441 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[11]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.404 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[6]            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.404 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[13]           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.404 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[10]           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.399 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[3]            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.399 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[11]           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.396 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[21]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.380 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[4]            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.338 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[9]            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.327 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][9]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.315 ns  ; KEY[0] ; SCOMP:inst8|PC[0]                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.315 ns  ; KEY[0] ; SCOMP:inst8|PC[1]                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.315 ns  ; KEY[0] ; SCOMP:inst8|PC[2]                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.315 ns  ; KEY[0] ; SCOMP:inst8|PC[5]                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.285 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[13]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.256 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.256 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][5]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.254 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][1]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.254 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][3]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.243 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][0]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.239 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][4]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.231 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[23]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.164 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[22]     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.150 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[0]            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.150 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[8]            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[0][4]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[0][9]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[1][4]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[1][9]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[2][4]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[2][9]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[3][9]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[4][0]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[4][9]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[5][0]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[5][9]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[6][0]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[7][0]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.144 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[8][0]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.140 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[1]            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.140 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[5]            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[0][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[1][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[2][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[3][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[4][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[4][5]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[5][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[5][5]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[6][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[6][5]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[7][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[7][5]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[8][6]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.137 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[8][5]         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.136 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[0][3]         ; CLOCK_50  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                    ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                            ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 13.126 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]  ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.086 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]  ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.699 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]  ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.694 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]  ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.519 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]  ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.197 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]  ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.149 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]  ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.054 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[3]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.024 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]  ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.018 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]  ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.005 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]  ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.947 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]  ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.929 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[0]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.921 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[2]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.877 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]  ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.872 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[6]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.837 ns  ; LEDS:inst58|BLED[0]                             ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.835 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[5]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.831 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]  ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.707 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]  ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.702 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[6]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.696 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]  ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.646 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]  ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.634 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]  ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.624 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]  ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.617 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]  ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.610 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]  ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.608 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[7]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.598 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]  ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.597 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]  ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.591 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]  ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.582 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]  ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.576 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]  ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.571 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]  ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.568 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]  ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.561 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]  ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.556 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]  ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.556 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]  ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.550 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]  ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.534 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]  ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.532 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]  ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.530 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]  ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.523 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]  ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.518 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]  ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.505 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]  ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.502 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]  ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.487 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]  ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.471 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[7]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.466 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]  ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.428 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]  ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.423 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]  ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.419 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]  ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.419 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]  ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.406 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]  ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.402 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]  ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.399 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]  ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.386 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]  ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.384 ns  ; LEDS:inst59|BLED[0]                             ; LEDG[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.379 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]  ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.378 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[0]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.373 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]  ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.371 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]  ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.369 ns  ; LEDS:inst59|BLED[1]                             ; LEDG[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.367 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]  ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.367 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]  ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.367 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]  ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.365 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]  ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.346 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]  ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.337 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]  ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.337 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]  ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.332 ns  ; LEDS:inst59|BLED[6]                             ; LEDG[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.326 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]  ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.322 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]  ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.319 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]  ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.308 ns  ; LEDS:inst59|BLED[3]                             ; LEDG[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.304 ns  ; LEDS:inst58|BLED[7]                             ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.304 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]  ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.289 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]  ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.284 ns  ; LEDS:inst59|BLED[7]                             ; LEDG[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.284 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[3]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.276 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]  ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.267 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]  ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.266 ns  ; oneshot_i2c:inst18|i2c_master:inst|scl_ena      ; SCL_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.259 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]  ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.259 ns  ; SAFETY_ENABLE:inst4|inst1                       ; WATCH_ST ; SW[17]     ;
; N/A                                     ; None                                                ; 11.258 ns  ; LEDS:inst58|BLED[2]                             ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.248 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]  ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.246 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]  ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.246 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[5]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.245 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]  ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.241 ns  ; LEDS:inst58|BLED[6]                             ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.241 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]  ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.236 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]  ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.232 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]  ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.230 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]  ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.227 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]  ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.227 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]  ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.219 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]  ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.214 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]  ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.206 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]  ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.177 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]  ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.175 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]  ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.149 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[2]              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.144 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[4]~_emulated    ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.143 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]  ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.135 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]  ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.130 ns  ; SAFETY_ENABLE:inst4|inst                        ; WATCH_ST ; SW[17]     ;
; N/A                                     ; None                                                ; 11.122 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]  ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.109 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]  ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.103 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]  ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.102 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]  ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.095 ns  ; LEDS:inst59|BLED[5]                             ; LEDG[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.095 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]  ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.094 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated    ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.085 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]  ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.081 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]  ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.079 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]  ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.079 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]  ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.076 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]  ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.072 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]  ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.071 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]  ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.068 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]  ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.065 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]  ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.062 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]  ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.050 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]  ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.045 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]  ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.043 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]  ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.037 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]  ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.027 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]  ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.019 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]  ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.011 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]  ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.008 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|scl_clk~en ; SCL_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.008 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]  ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.004 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]  ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.001 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]  ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.994 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]  ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.977 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]  ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.974 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]  ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.973 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]  ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.969 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]  ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.964 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]  ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.961 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]  ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.960 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]  ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.959 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]  ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.946 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]  ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.945 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]  ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.945 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]  ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.943 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]  ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.942 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]  ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.935 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]  ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.934 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]  ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.924 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]  ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.924 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]  ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.922 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]  ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.920 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]  ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.909 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]  ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.907 ns  ; LEDS:inst58|BLED[5]                             ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.888 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]  ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.885 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]  ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.884 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]  ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.875 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]  ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.872 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]  ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.871 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]  ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.865 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]  ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.864 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]  ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.859 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]  ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.854 ns  ; SCOMP:inst8|IR[7]                               ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.849 ns  ; SCOMP:inst8|IO_CYCLE                            ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.830 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]  ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.820 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]  ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.791 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]  ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.787 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]  ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.784 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]  ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.763 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]  ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.754 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]  ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.751 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]  ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.745 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]  ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.728 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]  ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.716 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]  ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.706 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]  ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.706 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]  ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.705 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]  ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.701 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]  ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.701 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]  ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.700 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]  ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.700 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]  ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.685 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]  ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.684 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]  ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.683 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]  ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.683 ns  ; SCOMP:inst8|IR[2]                               ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.679 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]  ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.679 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]  ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.677 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]  ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.674 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]  ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.666 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]  ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.665 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]  ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.665 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]  ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.659 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]  ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.659 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]  ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.658 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]  ; HEX7[3]  ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                 ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+-----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To       ;
+-------+-------------------+-----------------+-----------+----------+
; N/A   ; None              ; 15.600 ns       ; KEY[0]    ; WATCH_ST ;
; N/A   ; None              ; 13.660 ns       ; DI[0]     ; LAA2[0]  ;
; N/A   ; None              ; 13.027 ns       ; DI[1]     ; LAA2[0]  ;
; N/A   ; None              ; 11.484 ns       ; ASLEEP    ; LEDG[8]  ;
; N/A   ; None              ; 11.171 ns       ; BATT_GOOD ; LEDG[8]  ;
+-------+-------------------+-----------------+-----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 1.525 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.362 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.338 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.291 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.235 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.087 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.075 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.055 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.946 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.928 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.702 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.678 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.032 ns ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.647 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.809 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.162 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.194 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.195 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.197 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.202 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.203 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.643 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.955 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.968 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.016 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.024 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.114 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.162 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.210 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.246 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.279 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.301 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.312 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.400 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.403 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.403 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.412 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.444 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.445 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.446 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.479 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.491 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.500 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.501 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.501 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.505 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.507 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.508 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.510 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.512 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.515 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.519 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.527 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.554 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.590 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.598 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.600 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.645 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.661 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.661 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.671 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.671 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.682 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.686 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.686 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.739 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|scl_ena                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.801 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.891 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.903 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.943 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.973 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.974 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.018 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.020 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.021 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.043 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.043 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.043 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.106 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.142 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.145 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.203 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.210 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.351 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.405 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.405 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.420 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.486 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.505 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.511 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.511 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.511 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.561 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.561 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.561 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.561 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.561 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.561 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.561 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.561 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.613 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.613 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.765 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.765 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.816 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.821 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.829 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.910 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.912 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.061 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.074 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.074 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.074 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.074 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_ena                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.087 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.087 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.087 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.087 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.204 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.242 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.250 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.281 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|prev_busy                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.313 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.328 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_clk~en                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.357 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.357 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.357 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.357 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.380 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.383 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.428 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.428 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.428 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.428 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.428 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][12]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.457 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.457 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.457 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.457 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.457 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.457 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.486 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.525 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.525 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.525 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.525 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.576 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.576 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.576 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.586 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][14]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.608 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.608 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.608 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.608 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.608 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.608 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.619 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.619 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.619 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.642 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.642 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.642 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.642 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.642 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.649 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|prev_busy                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.666 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.768 ns ; KEY[0]     ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.804 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.804 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.804 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.804 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.813 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.813 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.813 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.813 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.821 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.821 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.821 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.829 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.829 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.829 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.829 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.829 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.833 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.835 ns ; KEY[0]     ; VEL_CONTROL:inst52|WATCHDOG_INT[5]                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.841 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.841 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.841 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.841 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.841 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.841 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][15]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.841 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][12]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.841 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][14]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.853 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|scl_clk~en                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.857 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][1]                                    ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jul 21 14:39:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "VEL_CONTROL:inst51|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "VEL_CONTROL:inst52|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[0]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[15]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[8]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[9]~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 98 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst68~2" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~17" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~18" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected gated clock "inst25~0" as buffer
    Info: Detected gated clock "inst25~1" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|inst80~2" as buffer
    Info: Detected gated clock "inst76~0" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRT" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst1" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst5" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst7" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17~0" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17" as buffer
    Info: Detected gated clock "COS_LUT:inst47|WR" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRY" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRX" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal27~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~2" as buffer
    Info: Detected gated clock "inst48~0" as buffer
    Info: Detected gated clock "inst77~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst48" as buffer
    Info: Detected gated clock "inst45" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~4" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~4" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_CYCLE" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 63.389 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source memory "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]"
    Info: Fmax is 221.63 MHz (period= 4.512 ns)
    Info: + Largest memory to register requirement is 67.650 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.078 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.633 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X53_Y18_N17; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.096 ns ( 79.61 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source memory is 2.711 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.947 ns) + CELL(0.689 ns) = 2.711 ns; Loc. = M4K_X52_Y16; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
                Info: Total cell delay = 0.689 ns ( 25.41 % )
                Info: Total interconnect delay = 2.022 ns ( 74.59 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 4.261 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y16; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[1]'
        Info: 3: + IC(0.748 ns) + CELL(0.438 ns) = 4.177 ns; Loc. = LCCOMB_X53_Y18_N16; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector5~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.261 ns; Loc. = LCFF_X53_Y18_N17; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]'
        Info: Total cell delay = 3.513 ns ( 82.45 % )
        Info: Total interconnect delay = 0.748 ns ( 17.55 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is -20.426 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source memory "COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10" and destination register "ODOMETRY:inst53|TOFFST[15]"
    Info: + Largest memory to register requirement is 20.905 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.078 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 4.502 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 0.559 ns; Loc. = LCFF_X30_Y16_N31; Fanout = 17; REG Node = 'SCOMP:inst8|IR[6]'
                Info: 4: + IC(0.369 ns) + CELL(0.150 ns) = 1.078 ns; Loc. = LCCOMB_X30_Y16_N10; Fanout = 49; COMB Node = 'IO_DECODER:inst24|Equal21~0'
                Info: 5: + IC(1.787 ns) + CELL(0.150 ns) = 3.015 ns; Loc. = LCCOMB_X23_Y24_N10; Fanout = 16; COMB Node = 'ODOMETRY:inst53|WRT'
                Info: 6: + IC(0.950 ns) + CELL(0.537 ns) = 4.502 ns; Loc. = LCFF_X20_Y22_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53|TOFFST[15]'
                Info: Total cell delay = 1.624 ns ( 23.67 % )
                Info: Total interconnect delay = 5.236 ns ( 76.33 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source memory is 3.424 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.787 ns) = 0.553 ns; Loc. = LCFF_X56_Y19_N15; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_100Hz'
                Info: 4: + IC(1.255 ns) + CELL(0.000 ns) = 1.808 ns; Loc. = CLKCTRL_G7; Fanout = 409; COMB Node = 'ACC_CLK_GEN:inst60|clock_100Hz~clkctrl'
                Info: 5: + IC(0.955 ns) + CELL(0.661 ns) = 3.424 ns; Loc. = M4K_X26_Y21; Fanout = 2; MEM Node = 'COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10'
                Info: Total cell delay = 1.448 ns ( 25.04 % )
                Info: Total interconnect delay = 4.334 ns ( 74.96 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 41.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 2; MEM Node = 'COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|ram_block1a0~porta_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y21; Fanout = 1; MEM Node = 'COS_LUT:inst47|altsyncram:COS_LUT|altsyncram_r5l3:auto_generated|q_a[0]'
        Info: 3: + IC(1.378 ns) + CELL(0.150 ns) = 4.521 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[0]~91'
        Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 4.917 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[0]~92'
        Info: 5: + IC(0.256 ns) + CELL(0.150 ns) = 5.323 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[0]~96'
        Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 5.720 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 23; COMB Node = 'I2C_INTERFACE:inst16|inst1[0]~97'
        Info: 7: + IC(1.573 ns) + CELL(0.393 ns) = 7.686 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add10~1'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 8.096 ns; Loc. = LCCOMB_X16_Y21_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add10~2'
        Info: 9: + IC(0.467 ns) + CELL(0.414 ns) = 8.977 ns; Loc. = LCCOMB_X17_Y21_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~3'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 9.048 ns; Loc. = LCCOMB_X17_Y21_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~5'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 9.119 ns; Loc. = LCCOMB_X17_Y21_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~7'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 9.190 ns; Loc. = LCCOMB_X17_Y21_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~9'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.261 ns; Loc. = LCCOMB_X17_Y21_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~11'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.332 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~13'
        Info: 15: + IC(0.000 ns) + CELL(0.159 ns) = 9.491 ns; Loc. = LCCOMB_X17_Y21_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~15'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.562 ns; Loc. = LCCOMB_X17_Y21_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~17'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.633 ns; Loc. = LCCOMB_X17_Y21_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~19'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.704 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~21'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 9.775 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~23'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 9.846 ns; Loc. = LCCOMB_X17_Y21_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~25'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.917 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~27'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.988 ns; Loc. = LCCOMB_X17_Y21_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53|Add11~29'
        Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 10.398 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 77; COMB Node = 'ODOMETRY:inst53|Add11~30'
        Info: 24: + IC(0.505 ns) + CELL(0.414 ns) = 11.317 ns; Loc. = LCCOMB_X18_Y21_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 11.388 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 11.459 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 11.530 ns; Loc. = LCCOMB_X18_Y21_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 11.601 ns; Loc. = LCCOMB_X18_Y21_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 11.672 ns; Loc. = LCCOMB_X18_Y21_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 11.743 ns; Loc. = LCCOMB_X18_Y21_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13'
        Info: 31: + IC(0.000 ns) + CELL(0.159 ns) = 11.902 ns; Loc. = LCCOMB_X18_Y21_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 11.973 ns; Loc. = LCCOMB_X18_Y21_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 12.044 ns; Loc. = LCCOMB_X18_Y21_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 12.115 ns; Loc. = LCCOMB_X18_Y21_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21'
        Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 12.525 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 4; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~22'
        Info: 36: + IC(0.976 ns) + CELL(0.393 ns) = 13.894 ns; Loc. = LCCOMB_X17_Y24_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~3'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 13.965 ns; Loc. = LCCOMB_X17_Y24_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~5'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 14.036 ns; Loc. = LCCOMB_X17_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~7'
        Info: 39: + IC(0.000 ns) + CELL(0.159 ns) = 14.195 ns; Loc. = LCCOMB_X17_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~9'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 14.266 ns; Loc. = LCCOMB_X17_Y24_N16; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11'
        Info: 41: + IC(0.000 ns) + CELL(0.410 ns) = 14.676 ns; Loc. = LCCOMB_X17_Y24_N18; Fanout = 20; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12'
        Info: 42: + IC(0.318 ns) + CELL(0.150 ns) = 15.144 ns; Loc. = LCCOMB_X17_Y24_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[130]~334'
        Info: 43: + IC(0.457 ns) + CELL(0.414 ns) = 16.015 ns; Loc. = LCCOMB_X18_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~1'
        Info: 44: + IC(0.000 ns) + CELL(0.159 ns) = 16.174 ns; Loc. = LCCOMB_X18_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 16.245 ns; Loc. = LCCOMB_X18_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 16.316 ns; Loc. = LCCOMB_X18_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 16.387 ns; Loc. = LCCOMB_X18_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 16.458 ns; Loc. = LCCOMB_X18_Y24_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 16.529 ns; Loc. = LCCOMB_X18_Y24_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13'
        Info: 50: + IC(0.000 ns) + CELL(0.410 ns) = 16.939 ns; Loc. = LCCOMB_X18_Y24_N26; Fanout = 23; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14'
        Info: 51: + IC(1.013 ns) + CELL(0.150 ns) = 18.102 ns; Loc. = LCCOMB_X17_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[149]~340'
        Info: 52: + IC(0.439 ns) + CELL(0.393 ns) = 18.934 ns; Loc. = LCCOMB_X18_Y25_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 19.005 ns; Loc. = LCCOMB_X18_Y25_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 19.076 ns; Loc. = LCCOMB_X18_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 19.147 ns; Loc. = LCCOMB_X18_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13'
        Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 19.306 ns; Loc. = LCCOMB_X18_Y25_N14; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15'
        Info: 57: + IC(0.000 ns) + CELL(0.410 ns) = 19.716 ns; Loc. = LCCOMB_X18_Y25_N16; Fanout = 26; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16'
        Info: 58: + IC(0.519 ns) + CELL(0.271 ns) = 20.506 ns; Loc. = LCCOMB_X17_Y25_N28; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[166]~417'
        Info: 59: + IC(0.916 ns) + CELL(0.393 ns) = 21.815 ns; Loc. = LCCOMB_X22_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 21.886 ns; Loc. = LCCOMB_X22_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11'
        Info: 61: + IC(0.000 ns) + CELL(0.159 ns) = 22.045 ns; Loc. = LCCOMB_X22_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 22.116 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 22.187 ns; Loc. = LCCOMB_X22_Y25_N18; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17'
        Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 22.597 ns; Loc. = LCCOMB_X22_Y25_N20; Fanout = 29; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18'
        Info: 65: + IC(0.953 ns) + CELL(0.150 ns) = 23.700 ns; Loc. = LCCOMB_X17_Y25_N10; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[183]~423'
        Info: 66: + IC(0.684 ns) + CELL(0.393 ns) = 24.777 ns; Loc. = LCCOMB_X20_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 24.848 ns; Loc. = LCCOMB_X20_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13'
        Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 24.919 ns; Loc. = LCCOMB_X20_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15'
        Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 24.990 ns; Loc. = LCCOMB_X20_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17'
        Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 25.061 ns; Loc. = LCCOMB_X20_Y25_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19'
        Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 25.471 ns; Loc. = LCCOMB_X20_Y25_N26; Fanout = 32; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20'
        Info: 72: + IC(0.533 ns) + CELL(0.275 ns) = 26.279 ns; Loc. = LCCOMB_X19_Y25_N22; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490'
        Info: 73: + IC(0.756 ns) + CELL(0.414 ns) = 27.449 ns; Loc. = LCCOMB_X20_Y23_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5'
        Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 27.520 ns; Loc. = LCCOMB_X20_Y23_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7'
        Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 27.591 ns; Loc. = LCCOMB_X20_Y23_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9'
        Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 27.662 ns; Loc. = LCCOMB_X20_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11'
        Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 27.733 ns; Loc. = LCCOMB_X20_Y23_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13'
        Info: 78: + IC(0.000 ns) + CELL(0.159 ns) = 27.892 ns; Loc. = LCCOMB_X20_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 27.963 ns; Loc. = LCCOMB_X20_Y23_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17'
        Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 28.034 ns; Loc. = LCCOMB_X20_Y23_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19'
        Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 28.105 ns; Loc. = LCCOMB_X20_Y23_N20; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21'
        Info: 82: + IC(0.000 ns) + CELL(0.410 ns) = 28.515 ns; Loc. = LCCOMB_X20_Y23_N22; Fanout = 35; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22'
        Info: 83: + IC(1.025 ns) + CELL(0.150 ns) = 29.690 ns; Loc. = LCCOMB_X19_Y26_N28; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~478'
        Info: 84: + IC(0.444 ns) + CELL(0.393 ns) = 30.527 ns; Loc. = LCCOMB_X20_Y26_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~1'
        Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 30.598 ns; Loc. = LCCOMB_X20_Y26_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~3'
        Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 30.669 ns; Loc. = LCCOMB_X20_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~5'
        Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 30.740 ns; Loc. = LCCOMB_X20_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7'
        Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 30.811 ns; Loc. = LCCOMB_X20_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9'
        Info: 89: + IC(0.000 ns) + CELL(0.159 ns) = 30.970 ns; Loc. = LCCOMB_X20_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11'
        Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 31.041 ns; Loc. = LCCOMB_X20_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13'
        Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 31.112 ns; Loc. = LCCOMB_X20_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15'
        Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 31.183 ns; Loc. = LCCOMB_X20_Y26_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17'
        Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 31.254 ns; Loc. = LCCOMB_X20_Y26_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19'
        Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 31.325 ns; Loc. = LCCOMB_X20_Y26_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21'
        Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 31.396 ns; Loc. = LCCOMB_X20_Y26_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23'
        Info: 96: + IC(0.000 ns) + CELL(0.410 ns) = 31.806 ns; Loc. = LCCOMB_X20_Y26_N28; Fanout = 38; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24'
        Info: 97: + IC(0.819 ns) + CELL(0.271 ns) = 32.896 ns; Loc. = LCCOMB_X21_Y24_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480'
        Info: 98: + IC(0.457 ns) + CELL(0.414 ns) = 33.767 ns; Loc. = LCCOMB_X20_Y24_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1'
        Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 33.838 ns; Loc. = LCCOMB_X20_Y24_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3'
        Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 33.909 ns; Loc. = LCCOMB_X20_Y24_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5'
        Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 33.980 ns; Loc. = LCCOMB_X20_Y24_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7'
        Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 34.051 ns; Loc. = LCCOMB_X20_Y24_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9'
        Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 34.122 ns; Loc. = LCCOMB_X20_Y24_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11'
        Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 34.193 ns; Loc. = LCCOMB_X20_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13'
        Info: 105: + IC(0.000 ns) + CELL(0.159 ns) = 34.352 ns; Loc. = LCCOMB_X20_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15'
        Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 34.423 ns; Loc. = LCCOMB_X20_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17'
        Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 34.494 ns; Loc. = LCCOMB_X20_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19'
        Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 34.565 ns; Loc. = LCCOMB_X20_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21'
        Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 34.636 ns; Loc. = LCCOMB_X20_Y24_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23'
        Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 34.707 ns; Loc. = LCCOMB_X20_Y24_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25'
        Info: 111: + IC(0.000 ns) + CELL(0.410 ns) = 35.117 ns; Loc. = LCCOMB_X20_Y24_N26; Fanout = 32; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26'
        Info: 112: + IC(0.796 ns) + CELL(0.150 ns) = 36.063 ns; Loc. = LCCOMB_X19_Y26_N12; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[245]~453'
        Info: 113: + IC(0.973 ns) + CELL(0.393 ns) = 37.429 ns; Loc. = LCCOMB_X22_Y24_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11'
        Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 37.500 ns; Loc. = LCCOMB_X22_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13'
        Info: 115: + IC(0.000 ns) + CELL(0.159 ns) = 37.659 ns; Loc. = LCCOMB_X22_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15'
        Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 37.730 ns; Loc. = LCCOMB_X22_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17'
        Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 37.801 ns; Loc. = LCCOMB_X22_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19'
        Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 37.872 ns; Loc. = LCCOMB_X22_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21'
        Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 37.943 ns; Loc. = LCCOMB_X22_Y24_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~23'
        Info: 120: + IC(0.000 ns) + CELL(0.410 ns) = 38.353 ns; Loc. = LCCOMB_X22_Y24_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~24'
        Info: 121: + IC(0.947 ns) + CELL(0.150 ns) = 39.450 ns; Loc. = LCCOMB_X19_Y26_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[12]~13'
        Info: 122: + IC(0.760 ns) + CELL(0.414 ns) = 40.624 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[12]~34'
        Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 40.695 ns; Loc. = LCCOMB_X20_Y22_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[13]~36'
        Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 40.766 ns; Loc. = LCCOMB_X20_Y22_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[14]~38'
        Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 40.837 ns; Loc. = LCCOMB_X20_Y22_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[3]~40'
        Info: 126: + IC(0.000 ns) + CELL(0.410 ns) = 41.247 ns; Loc. = LCCOMB_X20_Y22_N30; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[15]~41'
        Info: 127: + IC(0.000 ns) + CELL(0.084 ns) = 41.331 ns; Loc. = LCFF_X20_Y22_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53|TOFFST[15]'
        Info: Total cell delay = 22.874 ns ( 55.34 % )
        Info: Total interconnect delay = 18.457 ns ( 44.66 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0' along 2650 path(s). See Report window for details.
Info: Slack time is -7.192 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst51|POSITION_INT[1]" and destination register "VEL_CONTROL:inst51|MOTOR_CMD[12]"
    Info: Fmax is 18.39 MHz (period= 54.384 ns)
    Info: + Largest register to register requirement is 19.777 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.034 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.987 ns) + CELL(0.787 ns) = 2.865 ns; Loc. = LCFF_X36_Y26_N5; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.622 ns) + CELL(0.000 ns) = 4.487 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 6.034 ns; Loc. = LCFF_X43_Y14_N9; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
                Info: Total cell delay = 1.324 ns ( 21.94 % )
                Info: Total interconnect delay = 4.710 ns ( 78.06 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 6.043 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.987 ns) + CELL(0.787 ns) = 2.865 ns; Loc. = LCFF_X36_Y26_N5; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.622 ns) + CELL(0.000 ns) = 4.487 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 6.043 ns; Loc. = LCFF_X45_Y20_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|POSITION_INT[1]'
                Info: Total cell delay = 1.324 ns ( 21.91 % )
                Info: Total interconnect delay = 4.719 ns ( 78.09 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 26.969 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y20_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|POSITION_INT[1]'
        Info: 2: + IC(0.507 ns) + CELL(0.393 ns) = 0.900 ns; Loc. = LCCOMB_X44_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.971 ns; Loc. = LCCOMB_X44_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~5'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.042 ns; Loc. = LCCOMB_X44_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.113 ns; Loc. = LCCOMB_X44_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~9'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.184 ns; Loc. = LCCOMB_X44_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.255 ns; Loc. = LCCOMB_X44_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~13'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.414 ns; Loc. = LCCOMB_X44_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~15'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.485 ns; Loc. = LCCOMB_X44_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~17'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.556 ns; Loc. = LCCOMB_X44_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~19'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.966 ns; Loc. = LCCOMB_X44_Y20_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51|Add3~20'
        Info: 12: + IC(0.678 ns) + CELL(0.393 ns) = 3.037 ns; Loc. = LCCOMB_X43_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.108 ns; Loc. = LCCOMB_X43_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.179 ns; Loc. = LCCOMB_X43_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.250 ns; Loc. = LCCOMB_X43_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.321 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~29'
        Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 3.467 ns; Loc. = LCCOMB_X43_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.538 ns; Loc. = LCCOMB_X43_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.609 ns; Loc. = LCCOMB_X43_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.680 ns; Loc. = LCCOMB_X43_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.751 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.822 ns; Loc. = LCCOMB_X43_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.893 ns; Loc. = LCCOMB_X43_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.964 ns; Loc. = LCCOMB_X43_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~45'
        Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 4.123 ns; Loc. = LCCOMB_X43_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~47'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.194 ns; Loc. = LCCOMB_X43_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~49'
        Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 4.604 ns; Loc. = LCCOMB_X43_Y19_N18; Fanout = 21; COMB Node = 'VEL_CONTROL:inst51|Add4~50'
        Info: 28: + IC(0.997 ns) + CELL(0.410 ns) = 6.011 ns; Loc. = LCCOMB_X42_Y18_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~3'
        Info: 29: + IC(0.269 ns) + CELL(0.410 ns) = 6.690 ns; Loc. = LCCOMB_X42_Y18_N10; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~9'
        Info: 30: + IC(0.732 ns) + CELL(0.150 ns) = 7.572 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~30'
        Info: 31: + IC(1.056 ns) + CELL(0.414 ns) = 9.042 ns; Loc. = LCCOMB_X41_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~3'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.113 ns; Loc. = LCCOMB_X41_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~5'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 9.184 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~7'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 9.255 ns; Loc. = LCCOMB_X41_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~9'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 9.326 ns; Loc. = LCCOMB_X41_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~11'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 9.397 ns; Loc. = LCCOMB_X41_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~13'
        Info: 37: + IC(0.000 ns) + CELL(0.159 ns) = 9.556 ns; Loc. = LCCOMB_X41_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~15'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 9.627 ns; Loc. = LCCOMB_X41_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~17'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 9.698 ns; Loc. = LCCOMB_X41_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~19'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 9.769 ns; Loc. = LCCOMB_X41_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~21'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.840 ns; Loc. = LCCOMB_X41_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~23'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.911 ns; Loc. = LCCOMB_X41_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~25'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.982 ns; Loc. = LCCOMB_X41_Y14_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~27'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 10.053 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~29'
        Info: 45: + IC(0.000 ns) + CELL(0.410 ns) = 10.463 ns; Loc. = LCCOMB_X41_Y14_N30; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|Add6~30'
        Info: 46: + IC(0.970 ns) + CELL(0.275 ns) = 11.708 ns; Loc. = LCCOMB_X40_Y13_N10; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan7~5'
        Info: 47: + IC(0.269 ns) + CELL(0.438 ns) = 12.415 ns; Loc. = LCCOMB_X40_Y13_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan7~7'
        Info: 48: + IC(0.253 ns) + CELL(0.420 ns) = 13.088 ns; Loc. = LCCOMB_X40_Y13_N12; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|LessThan7~10'
        Info: 49: + IC(0.709 ns) + CELL(0.150 ns) = 13.947 ns; Loc. = LCCOMB_X38_Y13_N14; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~30'
        Info: 50: + IC(0.362 ns) + CELL(0.275 ns) = 14.584 ns; Loc. = LCCOMB_X38_Y13_N22; Fanout = 19; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~34'
        Info: 51: + IC(0.438 ns) + CELL(2.663 ns) = 17.685 ns; Loc. = DSPMULT_X39_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 52: + IC(0.000 ns) + CELL(0.224 ns) = 17.909 ns; Loc. = DSPOUT_X39_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 53: + IC(0.623 ns) + CELL(0.393 ns) = 18.925 ns; Loc. = LCCOMB_X37_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 18.996 ns; Loc. = LCCOMB_X37_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3'
        Info: 55: + IC(0.000 ns) + CELL(0.159 ns) = 19.155 ns; Loc. = LCCOMB_X37_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~5'
        Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 19.565 ns; Loc. = LCCOMB_X37_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~6'
        Info: 57: + IC(0.737 ns) + CELL(0.414 ns) = 20.716 ns; Loc. = LCCOMB_X38_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~19'
        Info: 58: + IC(0.000 ns) + CELL(0.410 ns) = 21.126 ns; Loc. = LCCOMB_X38_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~20'
        Info: 59: + IC(0.663 ns) + CELL(0.393 ns) = 22.182 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~53'
        Info: 60: + IC(0.000 ns) + CELL(0.410 ns) = 22.592 ns; Loc. = LCCOMB_X37_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~54'
        Info: 61: + IC(0.444 ns) + CELL(0.393 ns) = 23.429 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~55'
        Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 23.839 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~56'
        Info: 63: + IC(0.459 ns) + CELL(0.275 ns) = 24.573 ns; Loc. = LCCOMB_X35_Y14_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~25'
        Info: 64: + IC(0.240 ns) + CELL(0.150 ns) = 24.963 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 9; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~26'
        Info: 65: + IC(0.266 ns) + CELL(0.245 ns) = 25.474 ns; Loc. = LCCOMB_X35_Y14_N22; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~27'
        Info: 66: + IC(0.974 ns) + CELL(0.437 ns) = 26.885 ns; Loc. = LCCOMB_X43_Y14_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]~12'
        Info: 67: + IC(0.000 ns) + CELL(0.084 ns) = 26.969 ns; Loc. = LCFF_X43_Y14_N9; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: Total cell delay = 15.323 ns ( 56.82 % )
        Info: Total interconnect delay = 11.646 ns ( 43.18 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 1664 path(s). See Report window for details.
Info: Slack time is 544 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|MOTOR_CMD[9]" and destination register "VEL_CONTROL:inst51|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.395 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.391 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.285 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 0.285 ns; Loc. = LCFF_X44_Y13_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.676 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.987 ns) + CELL(0.787 ns) = 0.507 ns; Loc. = LCFF_X36_Y26_N5; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.622 ns) + CELL(0.000 ns) = 2.129 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X43_Y14_N11; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[9]'
                Info: Total cell delay = 1.324 ns ( 21.94 % )
                Info: Total interconnect delay = 4.710 ns ( 78.06 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y14_N11; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[9]'
        Info: 2: + IC(0.330 ns) + CELL(0.438 ns) = 0.768 ns; Loc. = LCCOMB_X43_Y14_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~2'
        Info: 3: + IC(0.687 ns) + CELL(0.242 ns) = 1.697 ns; Loc. = LCCOMB_X43_Y13_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~3'
        Info: 4: + IC(0.241 ns) + CELL(0.393 ns) = 2.331 ns; Loc. = LCCOMB_X43_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.402 ns; Loc. = LCCOMB_X43_Y13_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.473 ns; Loc. = LCCOMB_X43_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.544 ns; Loc. = LCCOMB_X43_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~7'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.703 ns; Loc. = LCCOMB_X43_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.774 ns; Loc. = LCCOMB_X43_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.845 ns; Loc. = LCCOMB_X43_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~13'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.916 ns; Loc. = LCCOMB_X43_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.987 ns; Loc. = LCCOMB_X43_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~17'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 3.397 ns; Loc. = LCCOMB_X43_Y13_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~18'
        Info: 14: + IC(0.755 ns) + CELL(0.275 ns) = 4.427 ns; Loc. = LCCOMB_X42_Y13_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1'
        Info: 15: + IC(0.671 ns) + CELL(0.275 ns) = 5.373 ns; Loc. = LCCOMB_X44_Y13_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4'
        Info: 16: + IC(0.244 ns) + CELL(0.150 ns) = 5.767 ns; Loc. = LCCOMB_X44_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 5.851 ns; Loc. = LCFF_X44_Y13_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
        Info: Total cell delay = 2.923 ns ( 49.96 % )
        Info: Total interconnect delay = 2.928 ns ( 50.04 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst35|phase[5]" and destination memory "DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 2.138 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N11; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[5]'
            Info: 2: + IC(1.996 ns) + CELL(0.142 ns) = 2.138 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3'
            Info: Total cell delay = 0.142 ns ( 6.64 % )
            Info: Total interconnect delay = 1.996 ns ( 93.36 % )
        Info: - Smallest clock skew is 0.897 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.282 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.761 ns) + CELL(0.661 ns) = 3.282 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3'
                Info: Total cell delay = 1.521 ns ( 46.34 % )
                Info: Total interconnect delay = 1.761 ns ( 53.66 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.385 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.988 ns) + CELL(0.537 ns) = 2.385 ns; Loc. = LCFF_X2_Y34_N11; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[5]'
                Info: Total cell delay = 1.397 ns ( 58.57 % )
                Info: Total interconnect delay = 0.988 ns ( 41.43 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]" and destination register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.778 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N23; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]'
            Info: 2: + IC(0.311 ns) + CELL(0.420 ns) = 0.731 ns; Loc. = LCCOMB_X2_Y34_N24; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~26'
            Info: 3: + IC(0.681 ns) + CELL(0.366 ns) = 1.778 ns; Loc. = LCFF_X2_Y35_N5; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]'
            Info: Total cell delay = 0.786 ns ( 44.21 % )
            Info: Total interconnect delay = 0.992 ns ( 55.79 % )
        Info: - Smallest clock skew is -0.011 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.367 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.960 ns) + CELL(0.537 ns) = 2.367 ns; Loc. = LCFF_X2_Y35_N5; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]'
                Info: Total cell delay = 1.407 ns ( 59.44 % )
                Info: Total interconnect delay = 0.960 ns ( 40.56 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.378 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.971 ns) + CELL(0.537 ns) = 2.378 ns; Loc. = LCFF_X2_Y34_N23; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]'
                Info: Total cell delay = 1.407 ns ( 59.17 % )
                Info: Total interconnect delay = 0.971 ns ( 40.83 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y17_N11; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y17_N10; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X53_Y17_N11; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.631 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X53_Y17_N11; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.41 % )
                Info: Total interconnect delay = 2.094 ns ( 79.59 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.631 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X53_Y17_N11; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.41 % )
                Info: Total interconnect delay = 2.094 ns ( 79.59 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.096 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]"
    Info: + Shortest register to register delay is 1.379 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]'
        Info: 2: + IC(0.326 ns) + CELL(0.436 ns) = 0.762 ns; Loc. = LCCOMB_X31_Y17_N14; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]~12'
        Info: 3: + IC(0.251 ns) + CELL(0.366 ns) = 1.379 ns; Loc. = LCFF_X31_Y17_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 0.802 ns ( 58.16 % )
        Info: Total interconnect delay = 0.577 ns ( 41.84 % )
    Info: - Smallest register to register requirement is 3.475 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.459 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.128 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X30_Y16_N15; Fanout = 7; REG Node = 'SCOMP:inst8|IR[7]'
                Info: 4: + IC(0.480 ns) + CELL(0.408 ns) = 3.805 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 12; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 5: + IC(1.158 ns) + CELL(0.150 ns) = 5.113 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 20; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 6: + IC(0.478 ns) + CELL(0.537 ns) = 6.128 ns; Loc. = LCFF_X31_Y17_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]'
                Info: Total cell delay = 1.882 ns ( 30.71 % )
                Info: Total interconnect delay = 4.246 ns ( 69.29 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.669 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X31_Y17_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]'
                Info: Total cell delay = 0.537 ns ( 20.12 % )
                Info: Total interconnect delay = 2.132 ns ( 79.88 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 56 path(s). See Report window for details.
Info: Minimum slack time is -1.722 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" and destination register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7"
    Info: + Shortest register to register delay is 0.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y19_N11; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
        Info: 2: + IC(0.501 ns) + CELL(0.366 ns) = 0.867 ns; Loc. = LCFF_X62_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
        Info: Total cell delay = 0.366 ns ( 42.21 % )
        Info: Total interconnect delay = 0.501 ns ( 57.79 % )
    Info: - Smallest register to register requirement is 2.589 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.573 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.723 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.701 ns) + CELL(0.787 ns) = 4.400 ns; Loc. = LCFF_X63_Y19_N13; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1'
                Info: 5: + IC(0.295 ns) + CELL(0.787 ns) = 5.482 ns; Loc. = LCFF_X63_Y19_N31; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5'
                Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.805 ns; Loc. = LCCOMB_X63_Y19_N30; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2'
                Info: 7: + IC(0.381 ns) + CELL(0.537 ns) = 6.723 ns; Loc. = LCFF_X62_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
                Info: Total cell delay = 3.221 ns ( 47.91 % )
                Info: Total interconnect delay = 3.502 ns ( 52.09 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 4.150 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.701 ns) + CELL(0.537 ns) = 4.150 ns; Loc. = LCFF_X63_Y19_N11; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
                Info: Total cell delay = 1.324 ns ( 31.90 % )
                Info: Total interconnect delay = 2.826 ns ( 68.10 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 37 path(s). See Report window for details.
Info: Minimum slack time is 529 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.545 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y13_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X45_Y13_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X45_Y13_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 42.94 % )
        Info: Total interconnect delay = 0.311 ns ( 57.06 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X45_Y13_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X45_Y13_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "VEL_CONTROL:inst51|MOTOR_CMD[12]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 36.270 ns
    Info: + Longest pin to register delay is 39.982 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
        Info: 2: + IC(5.887 ns) + CELL(0.150 ns) = 6.899 ns; Loc. = LCCOMB_X33_Y21_N24; Fanout = 802; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
        Info: 3: + IC(1.602 ns) + CELL(0.378 ns) = 8.879 ns; Loc. = LCCOMB_X37_Y16_N6; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut'
        Info: 4: + IC(0.278 ns) + CELL(0.438 ns) = 9.595 ns; Loc. = LCCOMB_X37_Y16_N8; Fanout = 21; COMB Node = 'VEL_CONTROL:inst51|Mux0~2'
        Info: 5: + IC(1.474 ns) + CELL(0.413 ns) = 11.482 ns; Loc. = LCCOMB_X44_Y14_N0; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51|Add0~3'
        Info: 6: + IC(0.840 ns) + CELL(0.393 ns) = 12.715 ns; Loc. = LCCOMB_X43_Y16_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~7'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 12.786 ns; Loc. = LCCOMB_X43_Y16_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~9'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 12.945 ns; Loc. = LCCOMB_X43_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~11'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.016 ns; Loc. = LCCOMB_X43_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~13'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.087 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~15'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.158 ns; Loc. = LCCOMB_X43_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~17'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 13.229 ns; Loc. = LCCOMB_X43_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~19'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.300 ns; Loc. = LCCOMB_X43_Y16_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~21'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 13.710 ns; Loc. = LCCOMB_X43_Y16_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Add0~22'
        Info: 15: + IC(0.977 ns) + CELL(0.437 ns) = 15.124 ns; Loc. = LCCOMB_X42_Y15_N8; Fanout = 12; COMB Node = 'VEL_CONTROL:inst51|CMD_VEL[16]~15'
        Info: 16: + IC(1.013 ns) + CELL(0.414 ns) = 16.551 ns; Loc. = LCCOMB_X43_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~33'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 16.622 ns; Loc. = LCCOMB_X43_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~35'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 16.693 ns; Loc. = LCCOMB_X43_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~37'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 16.764 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~39'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 16.835 ns; Loc. = LCCOMB_X43_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~41'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 16.906 ns; Loc. = LCCOMB_X43_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~43'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 16.977 ns; Loc. = LCCOMB_X43_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~45'
        Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 17.136 ns; Loc. = LCCOMB_X43_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~47'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 17.207 ns; Loc. = LCCOMB_X43_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~49'
        Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 17.617 ns; Loc. = LCCOMB_X43_Y19_N18; Fanout = 21; COMB Node = 'VEL_CONTROL:inst51|Add4~50'
        Info: 26: + IC(0.997 ns) + CELL(0.410 ns) = 19.024 ns; Loc. = LCCOMB_X42_Y18_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~3'
        Info: 27: + IC(0.269 ns) + CELL(0.410 ns) = 19.703 ns; Loc. = LCCOMB_X42_Y18_N10; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~9'
        Info: 28: + IC(0.732 ns) + CELL(0.150 ns) = 20.585 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~30'
        Info: 29: + IC(1.056 ns) + CELL(0.414 ns) = 22.055 ns; Loc. = LCCOMB_X41_Y14_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~3'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 22.126 ns; Loc. = LCCOMB_X41_Y14_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~5'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 22.197 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~7'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 22.268 ns; Loc. = LCCOMB_X41_Y14_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~9'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 22.339 ns; Loc. = LCCOMB_X41_Y14_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~11'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 22.410 ns; Loc. = LCCOMB_X41_Y14_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~13'
        Info: 35: + IC(0.000 ns) + CELL(0.159 ns) = 22.569 ns; Loc. = LCCOMB_X41_Y14_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~15'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 22.640 ns; Loc. = LCCOMB_X41_Y14_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~17'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.711 ns; Loc. = LCCOMB_X41_Y14_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~19'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 22.782 ns; Loc. = LCCOMB_X41_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~21'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 22.853 ns; Loc. = LCCOMB_X41_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~23'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 22.924 ns; Loc. = LCCOMB_X41_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~25'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.995 ns; Loc. = LCCOMB_X41_Y14_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~27'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 23.066 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~29'
        Info: 43: + IC(0.000 ns) + CELL(0.410 ns) = 23.476 ns; Loc. = LCCOMB_X41_Y14_N30; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|Add6~30'
        Info: 44: + IC(0.970 ns) + CELL(0.275 ns) = 24.721 ns; Loc. = LCCOMB_X40_Y13_N10; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan7~5'
        Info: 45: + IC(0.269 ns) + CELL(0.438 ns) = 25.428 ns; Loc. = LCCOMB_X40_Y13_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan7~7'
        Info: 46: + IC(0.253 ns) + CELL(0.420 ns) = 26.101 ns; Loc. = LCCOMB_X40_Y13_N12; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|LessThan7~10'
        Info: 47: + IC(0.709 ns) + CELL(0.150 ns) = 26.960 ns; Loc. = LCCOMB_X38_Y13_N14; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~30'
        Info: 48: + IC(0.362 ns) + CELL(0.275 ns) = 27.597 ns; Loc. = LCCOMB_X38_Y13_N22; Fanout = 19; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~34'
        Info: 49: + IC(0.438 ns) + CELL(2.663 ns) = 30.698 ns; Loc. = DSPMULT_X39_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 50: + IC(0.000 ns) + CELL(0.224 ns) = 30.922 ns; Loc. = DSPOUT_X39_Y13_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 51: + IC(0.623 ns) + CELL(0.393 ns) = 31.938 ns; Loc. = LCCOMB_X37_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 32.009 ns; Loc. = LCCOMB_X37_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3'
        Info: 53: + IC(0.000 ns) + CELL(0.159 ns) = 32.168 ns; Loc. = LCCOMB_X37_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~5'
        Info: 54: + IC(0.000 ns) + CELL(0.410 ns) = 32.578 ns; Loc. = LCCOMB_X37_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~6'
        Info: 55: + IC(0.737 ns) + CELL(0.414 ns) = 33.729 ns; Loc. = LCCOMB_X38_Y14_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~19'
        Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 34.139 ns; Loc. = LCCOMB_X38_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~20'
        Info: 57: + IC(0.663 ns) + CELL(0.393 ns) = 35.195 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~53'
        Info: 58: + IC(0.000 ns) + CELL(0.410 ns) = 35.605 ns; Loc. = LCCOMB_X37_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~54'
        Info: 59: + IC(0.444 ns) + CELL(0.393 ns) = 36.442 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~55'
        Info: 60: + IC(0.000 ns) + CELL(0.410 ns) = 36.852 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~56'
        Info: 61: + IC(0.459 ns) + CELL(0.275 ns) = 37.586 ns; Loc. = LCCOMB_X35_Y14_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~25'
        Info: 62: + IC(0.240 ns) + CELL(0.150 ns) = 37.976 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 9; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~26'
        Info: 63: + IC(0.266 ns) + CELL(0.245 ns) = 38.487 ns; Loc. = LCCOMB_X35_Y14_N22; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~27'
        Info: 64: + IC(0.974 ns) + CELL(0.437 ns) = 39.898 ns; Loc. = LCCOMB_X43_Y14_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]~12'
        Info: 65: + IC(0.000 ns) + CELL(0.084 ns) = 39.982 ns; Loc. = LCFF_X43_Y14_N9; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: Total cell delay = 17.450 ns ( 43.64 % )
        Info: Total interconnect delay = 22.532 ns ( 56.36 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.034 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(0.987 ns) + CELL(0.787 ns) = 2.865 ns; Loc. = LCFF_X36_Y26_N5; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
        Info: 4: + IC(1.622 ns) + CELL(0.000 ns) = 4.487 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
        Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 6.034 ns; Loc. = LCFF_X43_Y14_N9; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: Total cell delay = 1.324 ns ( 21.94 % )
        Info: Total interconnect delay = 4.710 ns ( 78.06 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX5[4]" through register "QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]" is 13.126 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 7.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X30_Y16_N17; Fanout = 62; REG Node = 'SCOMP:inst8|IO_WRITE_INT'
        Info: 4: + IC(0.903 ns) + CELL(0.271 ns) = 4.091 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 2; COMB Node = 'inst25~0'
        Info: 5: + IC(0.259 ns) + CELL(0.389 ns) = 4.739 ns; Loc. = LCCOMB_X30_Y19_N20; Fanout = 4; COMB Node = 'inst68~2'
        Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.269 ns; Loc. = LCCOMB_X30_Y19_N30; Fanout = 16; COMB Node = 'inst73'
        Info: 7: + IC(1.634 ns) + CELL(0.537 ns) = 7.440 ns; Loc. = LCFF_X28_Y19_N27; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]'
        Info: Total cell delay = 2.259 ns ( 30.36 % )
        Info: Total interconnect delay = 5.181 ns ( 69.64 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.794 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N27; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]'
        Info: 2: + IC(1.714 ns) + CELL(0.438 ns) = 2.152 ns; Loc. = LCCOMB_X33_Y15_N22; Fanout = 1; COMB Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|Mux2~0'
        Info: 3: + IC(2.992 ns) + CELL(2.650 ns) = 7.794 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'HEX5[4]'
        Info: Total cell delay = 3.088 ns ( 39.62 % )
        Info: Total interconnect delay = 4.706 ns ( 60.38 % )
Info: Longest tpd from source pin "KEY[0]" to destination pin "WATCH_ST" is 15.600 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
    Info: 2: + IC(5.887 ns) + CELL(0.150 ns) = 6.899 ns; Loc. = LCCOMB_X33_Y21_N24; Fanout = 802; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
    Info: 3: + IC(1.602 ns) + CELL(0.378 ns) = 8.879 ns; Loc. = LCCOMB_X37_Y16_N6; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut'
    Info: 4: + IC(0.278 ns) + CELL(0.438 ns) = 9.595 ns; Loc. = LCCOMB_X37_Y16_N8; Fanout = 21; COMB Node = 'VEL_CONTROL:inst51|Mux0~2'
    Info: 5: + IC(0.755 ns) + CELL(0.275 ns) = 10.625 ns; Loc. = LCCOMB_X37_Y19_N8; Fanout = 1; COMB Node = 'inst7~0'
    Info: 6: + IC(2.325 ns) + CELL(2.650 ns) = 15.600 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'
    Info: Total cell delay = 4.753 ns ( 30.47 % )
    Info: Total interconnect delay = 10.847 ns ( 69.53 % )
Info: th for register "DIG_IN:inst5|B_DI[7]" (data pin = "SW[7]", clock pin = "CLOCK_50") is 1.525 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X30_Y16_N27; Fanout = 9; REG Node = 'SCOMP:inst8|IO_CYCLE'
        Info: 4: + IC(0.529 ns) + CELL(0.438 ns) = 3.884 ns; Loc. = LCCOMB_X30_Y16_N22; Fanout = 2; COMB Node = 'inst77~0'
        Info: 5: + IC(0.765 ns) + CELL(0.419 ns) = 5.068 ns; Loc. = LCCOMB_X31_Y20_N2; Fanout = 33; COMB Node = 'inst77'
        Info: 6: + IC(0.481 ns) + CELL(0.537 ns) = 6.086 ns; Loc. = LCFF_X32_Y20_N23; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[7]'
        Info: Total cell delay = 2.181 ns ( 35.84 % )
        Info: Total interconnect delay = 3.905 ns ( 64.16 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'SW[7]'
        Info: 2: + IC(1.124 ns) + CELL(0.366 ns) = 2.469 ns; Loc. = LCFF_X32_Y20_N23; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[7]'
        Info: Total cell delay = 1.345 ns ( 54.48 % )
        Info: Total interconnect delay = 1.124 ns ( 45.52 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Sat Jul 21 14:39:39 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


