$date
	Sun Oct 12 21:21:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_checker_tb $end
$var wire 1 ! odd_parity $end
$var wire 1 " even_parity $end
$var reg 16 # a [15:0] $end
$var integer 32 $ i [31:0] $end
$scope module inst $end
$var wire 16 % a [15:0] $end
$var reg 1 " even_parity $end
$var reg 1 ! odd_parity $end
$var reg 1 & parity_value $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 '
0&
b1100101011011011 %
b0 $
b1100101011011011 #
1"
0!
$end
#10
1!
0"
1&
b10000 '
b1000010011110010 #
b1000010011110010 %
b100 $
#20
0!
1"
b10000 '
0&
b110011001110010 #
b110011001110010 %
b101 $
#30
0&
b10000 '
b1110011111110 #
b1110011111110 %
b1000 $
#40
0&
b10000 '
b11001011110010 #
b11001011110010 %
b1001 $
#50
0&
b10000 '
b111010001001 #
b111010001001 %
b1010 $
#60
0&
b10000 '
b11001011000010 #
b11001011000010 %
b1011 $
#70
1!
0"
1&
b10000 '
b1010100000010010 #
b1010100000010010 %
b1100 $
#80
0!
1"
b10000 '
0&
b100001110011 #
b100001110011 %
b1101 $
#90
1!
0"
1&
b10000 '
b1011000000110 #
b1011000000110 %
b1110 $
#100
0!
1"
b10000 '
0&
b10010011000110 #
b10010011000110 %
b10000 $
