m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU_github/PE_Array/PE_FPU/Simulate_controller
vbuffer
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1705559346
!i10b 1
!s100 >Ln:B;j7BY7a0kG]oZ6:M1
I?]AaT9HB24k`CG16ZDl3]3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 controller_sv_unit
S1
R0
Z5 w1705484154
Z6 8E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU_github/PE_Array/PE_FPU/Simulate_controller/controller.sv
Z7 FE:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU_github/PE_Array/PE_FPU/Simulate_controller/controller.sv
L0 138
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1705559346.000000
Z10 !s107 E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU_github/PE_Array/PE_FPU/Simulate_controller/controller.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|E:/RESEARCH_AVANCEMENT/Design_Architect/Test_PE/PE_FPU_github/PE_Array/PE_FPU/Simulate_controller/controller.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vcontroller
R1
R2
!i10b 1
!s100 f:3d91>;O3M1^07^dQP6<1
IGL6L`EP`KEMWG;l:md<VB2
R3
R4
S1
R0
R5
R6
R7
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
