{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 17:15:58 2018 " "Info: Processing started: Sun Nov 04 17:15:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] RMM 11.027 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"RMM\" is 11.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns A\[0\] 1 PIN PIN_F8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 1; PIN Node = 'A\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "../ULA (aquivos projeto)/Maior_Menor.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd/ULA (aquivos projeto)/Maior_Menor.bdf" { { 112 16 184 128 "A\[3..0\]" "" } { 248 320 355 336 "A\[2..0\]" "" } { 120 488 504 304 "A\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.742 ns) + CELL(0.272 ns) 5.841 ns Signal:inst\|inst2~0 2 COMB LCCOMB_X13_Y11_N2 1 " "Info: 2: + IC(4.742 ns) + CELL(0.272 ns) = 5.841 ns; Loc. = LCCOMB_X13_Y11_N2; Fanout = 1; COMB Node = 'Signal:inst\|inst2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { A[0] Signal:inst|inst2~0 } "NODE_NAME" } } { "../ULA (aquivos projeto)/Signal.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd/ULA (aquivos projeto)/Signal.bdf" { { 328 768 832 376 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.378 ns) 6.478 ns Signal:inst\|inst2~1 3 COMB LCCOMB_X13_Y11_N6 1 " "Info: 3: + IC(0.259 ns) + CELL(0.378 ns) = 6.478 ns; Loc. = LCCOMB_X13_Y11_N6; Fanout = 1; COMB Node = 'Signal:inst\|inst2~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Signal:inst|inst2~0 Signal:inst|inst2~1 } "NODE_NAME" } } { "../ULA (aquivos projeto)/Signal.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd/ULA (aquivos projeto)/Signal.bdf" { { 328 768 832 376 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(1.972 ns) 11.027 ns RMM 4 PIN PIN_W5 0 " "Info: 4: + IC(2.577 ns) + CELL(1.972 ns) = 11.027 ns; Loc. = PIN_W5; Fanout = 0; PIN Node = 'RMM'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.549 ns" { Signal:inst|inst2~1 RMM } "NODE_NAME" } } { "../ULA (aquivos projeto)/Maior_Menor.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd/ULA (aquivos projeto)/Maior_Menor.bdf" { { 296 704 880 312 "RMM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.449 ns ( 31.28 % ) " "Info: Total cell delay = 3.449 ns ( 31.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.578 ns ( 68.72 % ) " "Info: Total interconnect delay = 7.578 ns ( 68.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { A[0] Signal:inst|inst2~0 Signal:inst|inst2~1 RMM } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { A[0] {} A[0]~combout {} Signal:inst|inst2~0 {} Signal:inst|inst2~1 {} RMM {} } { 0.000ns 0.000ns 4.742ns 0.259ns 2.577ns } { 0.000ns 0.827ns 0.272ns 0.378ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 17:15:58 2018 " "Info: Processing ended: Sun Nov 04 17:15:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
