// Seed: 4275446967
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3
);
  supply0 id_5;
  wire id_6;
  assign id_5 = -1;
endmodule
program module_1 #(
    parameter id_14 = 32'd53,
    parameter id_16 = 32'd79,
    parameter id_21 = 32'd56
) (
    input wor id_0,
    input wand id_1,
    input wor id_2,
    input supply0 id_3[(  id_14  ) : 1  &&  id_16  -  1],
    input supply1 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri id_7,
    output supply0 id_8,
    input supply0 id_9,
    output logic id_10,
    output uwire id_11,
    output wand id_12,
    inout wand id_13,
    input tri0 _id_14,
    output wor id_15,
    input wire _id_16,
    input wor id_17
    , id_20,
    output supply0 id_18
);
  logic _id_21;
  assign id_12 = id_13 + -1;
  assign id_21 = id_3;
  assign id_18 = id_6;
  parameter id_22 = 1;
  always_ff id_10 <= id_21;
  assign {id_22, id_22, id_22, id_16, 1, -1} = -1;
  or primCall (
      id_10,
      id_6,
      id_23,
      id_3,
      id_24,
      id_17,
      id_4,
      id_25,
      id_22,
      id_0,
      id_13,
      id_2,
      id_1,
      id_9,
      id_21,
      id_7,
      id_20
  );
  logic id_23;
  wire id_24, id_25;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_13,
      id_6
  );
  parameter id_26 = 1'b0;
  wire [1 : id_21] id_27, id_28;
  wire [-1 'h0 : 1] id_29;
endprogram
