####test bench
+incdir+D:/project/git_project/asic/dv/uvm_encjpg/tb
+incdir+D:/project/design/rtl/ithcodec
+incdir+D:/project/git_project/asic/dv/uvm_encjpg
+incdir+D:/project/git_project/asic/dv/uvm_encjpg/tests/ahb_agent
+incdir+D:/project/git_project/asic/dv/uvm_encjpg/tests/axi_agent
+incdir+D:/project/git_project/asic/dv/uvm_encjpg/tests/encjpg


D:/project/git_project/asic/dv/uvm_encjpg/tests/ahb_agent/ahb_if.sv
D:/project/git_project/asic/dv/uvm_encjpg/tests/axi_agent/axi_if.sv
D:/project/git_project/asic/dv/uvm_encjpg/tb/wdut.sv
D:/project/git_project/asic/dv/uvm_encjpg/tests/ahb_agent/ahb_pkg.sv
D:/project/git_project/asic/dv/uvm_encjpg/tests/axi_agent/axi_pkg.sv
D:/project/git_project/asic/dv/uvm_encjpg/tests/encjpg/utils_pkg.sv
D:/project/git_project/asic/dv/uvm_encjpg/tb/tb_top.sv

#D:/project/git_project/asic/dv/uvm_encjpg/tests/encjpg/src/enc_jpeg_api.c
#D:/project/git_project/asic/dv/uvm_encjpg/tests/encjpg/src/enc_jpeg_hdrs.c
#D:/project/git_project/asic/dv/uvm_encjpg/tests/encjpg/src/enc_jpeg_mcus.c
#D:/project/git_project/asic/dv/uvm_encjpg/tests/encjpg/src/enc_jpeg_strm.c
#D:/project/git_project/asic/dv/uvm_encjpg/tests/encjpg/src/enc_jpeg_vlc.c
#D:/project/git_project/asic/dv/uvm_encjpg/tests/encjpg/src/sv_c.c


####design
+incdir+D:/project/git_project/asic/dv/shared/
+incdir+D:/project/git_project/asic/dv/shared/bfm/
+incdir+D:/project/git_project/asic/dv/shared/interface/
D:/project/git_project/asic/include/PreDef.v
D:/project/autogen/doc/jpgenc.vh

#D:/project/git_project/asic/dv/shared/bfm/drv_base.sv
+incdir+D:/project/git_project/asic/include/
+incdir+D:/project/autogen/doc/
D:/project/autogen/AhbBridge.v
D:/project/autogen/FiFoBridge.v
D:/project/autogen/barrelFiFo.v
D:/project/autogen/doc/biuJPGENC.v
D:/project/design/jpgenc/jpgenc.v
D:/project/design/jpgenc/jpgenc_dq_core.v
D:/project/design/jpgenc/jpgenc_dq_ctrl.v
D:/project/design/jpgenc/jpgenc_dq_fdct8.v
D:/project/design/jpgenc/jpgenc_dq_top.v
D:/project/design/jpgenc/jpgenc_ec_blk8.v
D:/project/design/jpgenc/jpgenc_ec_buf.v
D:/project/design/jpgenc/jpgenc_ec_coeRf.v
D:/project/design/jpgenc/jpgenc_ec_core.v
D:/project/design/jpgenc/jpgenc_ec_eb.v
D:/project/design/jpgenc/jpgenc_ec_ebbuf.v
D:/project/design/jpgenc/jpgenc_ec_ebpak.v
D:/project/design/jpgenc/jpgenc_ec_pack.v
D:/project/design/jpgenc/jpgenc_ec_top.v
D:/project/design/jpgenc/jpgenc_ec_vlcTbl_K3.v
D:/project/design/jpgenc/jpgenc_ec_vlcTbl_K4.v
D:/project/design/jpgenc/jpgenc_ec_vlcTbl_K5.v
D:/project/design/jpgenc/jpgenc_ec_vlcTbl_K6.v
D:/project/design/jpgenc/jpgenc_in_fifo.v
D:/project/design/jpgenc/jpgenc_in_lbuf.v
D:/project/design/jpgenc/jpgenc_in_top.v
D:/project/design/jpgenc/jpgenc_out_top.v
D:/project/design/jpgenc/jpgenc_reg.v
D:/project/autogen/lsm1p192x128b_4B_.v
D:/project/autogen/lsm1p24x128b_.v
D:/project/autogen/lsm1p32x128b_.v
D:/project/autogen/lsm1p8x128b_.v
D:/project/autogen/portBridge.v
D:/project/autogen/sinkFiFo.v
D:/project/autogen/syncBridge.v
D:/project/autogen/syncPulse.v
D:/project/autogen/tracker.v
D:/project/autogen/unpackBridge.v
D:/project/ip/smic_sram55ll/verilog/SY8LA55_192X32X4CM2.v
D:/project/ip/smic_sram55ll/verilog/SY8LA55_24X128X1CM2.v
D:/project/ip/smic_sram55ll/verilog/SY8LA55_32X128X1CM2.v
D:/project/ip/smic_sram55ll/verilog/SY8LA55_8X128X1CM2.v