iwb_biu.wb_ack_cnt==x
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==xx
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==x
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==x
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==x
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==xx
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==x
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==x
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==xx
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==x
fpu_arith.inf_o==x
fpu_arith.ready_o==x
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==xxx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==x
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xxxx
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==x
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==x
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==x
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==xxxx
fpu_post_norm_mul.s_zeros[5:4]==xx
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==xxxx
fpu_div.s_dvdnd_i[7:4]==xxxx
fpu_div.s_dvdnd_i[11:8]==xxxx
fpu_div.s_dvdnd_i[15:12]==xxxx
fpu_div.s_dvdnd_i[19:16]==xxxx
fpu_div.s_dvdnd_i[23:20]==xxxx
fpu_div.s_dvdnd_i[27:24]==xxxx
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xxx
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==x
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==x
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xxxx
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==xxxx
fpu_intfloat_conv.exp_r[7:4]==xxxx
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==x
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xxx
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==x
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==x
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==x
fpu_arith.inf_o==x
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==x
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xx1
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==x
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==x
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==x
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==x
fpu_arith.inf_o==x
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==x
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xx1
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==0
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==x11
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==0
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==x11
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==0
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==0
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==0
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==0
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==0
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
..
iwb_biu.wb_ack_cnt==0
iwb_biu.wb_adr_o[3:0]==xxxx
iwb_biu.wb_adr_o[7:4]==xxxx
iwb_biu.wb_adr_o[11:8]==xxxx
iwb_biu.wb_adr_o[15:12]==xxxx
iwb_biu.wb_adr_o[19:16]==xxxx
iwb_biu.wb_adr_o[23:20]==xxxx
iwb_biu.wb_adr_o[27:24]==xxxx
iwb_biu.wb_adr_o[31:28]==xxxx
iwb_biu.wb_bte_o[1:0]==01
iwb_biu.wb_cti_o[2:0]==xxx
iwb_biu.wb_cyc_o==x
iwb_biu.wb_err_cnt==0
iwb_biu.wb_fsm_state_cur[1:0]==xx
iwb_biu.wb_rty_cnt==0
iwb_biu.wb_sel_o[3:0]==xxxx
iwb_biu.wb_stb_o==x
iwb_biu.wb_we_o==x
dwb_biu.wb_ack_cnt==0
dwb_biu.wb_adr_o[3:0]==xxxx
dwb_biu.wb_adr_o[7:4]==xxxx
dwb_biu.wb_adr_o[11:8]==xxxx
dwb_biu.wb_adr_o[15:12]==xxxx
dwb_biu.wb_adr_o[19:16]==xxxx
dwb_biu.wb_adr_o[23:20]==xxxx
dwb_biu.wb_adr_o[27:24]==xxxx
dwb_biu.wb_adr_o[31:28]==xxxx
dwb_biu.wb_bte_o[1:0]==01
dwb_biu.wb_cti_o[2:0]==xxx
dwb_biu.wb_cyc_o==x
dwb_biu.wb_err_cnt==0
dwb_biu.wb_fsm_state_cur[1:0]==xx
dwb_biu.wb_rty_cnt==0
dwb_biu.wb_sel_o[3:0]==xxxx
dwb_biu.wb_stb_o==x
dwb_biu.wb_we_o==x
or1200_immu_top.dis_spr_access_scnd_clk==x
or1200_immu_top.icpu_adr_default[3:0]==xxxx
or1200_immu_top.icpu_adr_default[7:4]==xxxx
or1200_immu_top.icpu_adr_default[11:8]==xxxx
or1200_immu_top.icpu_adr_default[15:12]==xxxx
or1200_immu_top.icpu_adr_default[19:16]==xxxx
or1200_immu_top.icpu_adr_default[23:20]==xxxx
or1200_immu_top.icpu_adr_default[27:24]==xxxx
or1200_immu_top.icpu_adr_default[31:28]==xxxx
or1200_immu_top.icpu_adr_select==x
or1200_immu_top.icpu_vpn_r[3:0]==xxxx
or1200_immu_top.icpu_vpn_r[7:4]==xxxx
or1200_immu_top.icpu_vpn_r[11:8]==xxxx
or1200_immu_top.icpu_vpn_r[15:12]==xxxx
or1200_immu_top.icpu_vpn_r[18:16]==xxx
or1200_ic_top.ic_inv_q==x
or1200_ic_top.tagcomp_miss==0
or1200_ic_fsm.cache_inhibit==0
or1200_ic_fsm.cnt[3:0]==xxxx
or1200_ic_fsm.hitmiss_eval==0
or1200_ic_fsm.last_eval_miss==x
or1200_ic_fsm.load==0
or1200_ic_fsm.saved_addr_r[3:0]==xxxx
or1200_ic_fsm.saved_addr_r[7:4]==xxxx
or1200_ic_fsm.saved_addr_r[11:8]==xxxx
or1200_ic_fsm.saved_addr_r[15:12]==xxxx
or1200_ic_fsm.saved_addr_r[19:16]==xxxx
or1200_ic_fsm.saved_addr_r[23:20]==xxxx
or1200_ic_fsm.saved_addr_r[27:24]==xxxx
or1200_ic_fsm.saved_addr_r[31:28]==xxxx
or1200_ic_fsm.state[1:0]==00
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_insn[3:0]==xxxx
or1200_ctrl.ex_insn[7:4]==xxxx
or1200_ctrl.ex_insn[11:8]==xxxx
or1200_ctrl.ex_insn[15:12]==xxxx
or1200_ctrl.ex_insn[19:16]==xxxx
or1200_ctrl.ex_insn[23:20]==xxxx
or1200_ctrl.ex_insn[27:24]==xxxx
or1200_ctrl.ex_insn[31:28]==xxxx
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.id_lsu_op[3:0]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_alu.result[3:0]==xxxx
or1200_alu.result[7:4]==xxxx
or1200_alu.result[11:8]==xxxx
or1200_alu.result[15:12]==xxxx
or1200_alu.result[19:16]==xxxx
or1200_alu.result[23:20]==xxxx
or1200_alu.result[27:24]==xxxx
or1200_alu.result[31:28]==xxxx
or1200_fpu.a_is_inf==x
or1200_fpu.a_is_qnan==x
or1200_fpu.a_is_snan==x
or1200_fpu.a_is_zero==x
or1200_fpu.b_is_inf==x
or1200_fpu.b_is_qnan==x
or1200_fpu.b_is_snan==x
or1200_fpu.b_is_zero==x
or1200_fpu.flag==x
or1200_fpu.fpcsr_r[3:0]==xxxx
or1200_fpu.fpcsr_r[7:4]==xxxx
or1200_fpu.fpcsr_r[11:8]==xxxx
or1200_fpu.fpu_conv_shr[3:0]==xxxx
or1200_fpu.fpu_conv_shr[6:4]==xxx
or1200_fpu.fpu_op_r[3:0]==xxxx
or1200_fpu.fpu_op_r[7:4]==xxxx
or1200_fpu.fpu_op_valid_re==x
or1200_fpu.fpu_op_valid_re_r==x
fpu_arith.ine_o==0
fpu_arith.inf_o==0
fpu_arith.ready_o==0
fpu_arith.s_count[3:0]==xxxx
fpu_arith.s_count[5:4]==xx
fpu_arith.s_fpu_op_i[2:0]==0xx
fpu_arith.s_opa_i[3:0]==xxxx
fpu_arith.s_opa_i[7:4]==xxxx
fpu_arith.s_opa_i[11:8]==xxxx
fpu_arith.s_opa_i[15:12]==xxxx
fpu_arith.s_opa_i[19:16]==xxxx
fpu_arith.s_opa_i[23:20]==xxxx
fpu_arith.s_opa_i[27:24]==xxxx
fpu_arith.s_opa_i[31:28]==xxxx
fpu_arith.s_opb_i[3:0]==xxxx
fpu_arith.s_opb_i[7:4]==xxxx
fpu_arith.s_opb_i[11:8]==xxxx
fpu_arith.s_opb_i[15:12]==xxxx
fpu_arith.s_opb_i[19:16]==xxxx
fpu_arith.s_opb_i[23:20]==xxxx
fpu_arith.s_opb_i[27:24]==xxxx
fpu_arith.s_opb_i[31:28]==xxxx
fpu_arith.s_rmode_i[1:0]==xx
fpu_arith.s_start_i==x
fpu_arith.s_state==0
fpu_prenorm_addsub.exp_o[3:0]==xxxx
fpu_prenorm_addsub.exp_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[3:0]==xxxx
fpu_prenorm_addsub.fracta_28_o[7:4]==xxxx
fpu_prenorm_addsub.fracta_28_o[11:8]==xxxx
fpu_prenorm_addsub.fracta_28_o[15:12]==xxxx
fpu_prenorm_addsub.fracta_28_o[19:16]==xxxx
fpu_prenorm_addsub.fracta_28_o[23:20]==xxxx
fpu_prenorm_addsub.fracta_28_o[27:24]==xxxx
fpu_prenorm_addsub.fractb_28_o[3:0]==xxxx
fpu_prenorm_addsub.fractb_28_o[7:4]==xxxx
fpu_prenorm_addsub.fractb_28_o[11:8]==xxxx
fpu_prenorm_addsub.fractb_28_o[15:12]==xxxx
fpu_prenorm_addsub.fractb_28_o[19:16]==xxxx
fpu_prenorm_addsub.fractb_28_o[23:20]==xxxx
fpu_prenorm_addsub.fractb_28_o[27:24]==xxxx
fpu_prenorm_addsub.s_exp_diff[3:0]==xxxx
fpu_prenorm_addsub.s_exp_diff[7:4]==xxxx
fpu_addsub.fract_o[3:0]==xxxx
fpu_addsub.fract_o[7:4]==xxxx
fpu_addsub.fract_o[11:8]==xxxx
fpu_addsub.fract_o[15:12]==xxxx
fpu_addsub.fract_o[19:16]==xxxx
fpu_addsub.fract_o[23:20]==xxxx
fpu_addsub.fract_o[27:24]==xxxx
fpu_addsub.sign_o==x
fpu_postnorm_addsub.ine_o==x
fpu_postnorm_addsub.s_expo9_1[3:0]==xxxx
fpu_postnorm_addsub.s_expo9_1[7:4]==xxxx
fpu_postnorm_addsub.s_expo9_1[8:8]==x
fpu_postnorm_addsub.s_shl1[3:0]==xxxx
fpu_postnorm_addsub.s_shl1[5:4]==xx
fpu_postnorm_addsub.s_shr1[3:0]==xx0x
fpu_postnorm_addsub.s_shr1[5:4]==xx
fpu_pre_norm_mul.exp_10_o[3:0]==xxxx
fpu_pre_norm_mul.exp_10_o[7:4]==xxxx
fpu_pre_norm_mul.exp_10_o[9:8]==xx
fpu_mul.fract_o[3:0]==xxxx
fpu_mul.fract_o[7:4]==xxxx
fpu_mul.fract_o[11:8]==xxxx
fpu_mul.fract_o[15:12]==xxxx
fpu_mul.fract_o[19:16]==xxxx
fpu_mul.fract_o[23:20]==xxxx
fpu_mul.fract_o[27:24]==xxxx
fpu_mul.fract_o[31:28]==xxxx
fpu_mul.fract_o[35:32]==xxxx
fpu_mul.fract_o[39:36]==xxxx
fpu_mul.fract_o[43:40]==xxxx
fpu_mul.fract_o[47:44]==xxxx
fpu_mul.ready_o==0
fpu_mul.s_count[3:0]==xxxx
fpu_mul.s_count[4:4]==x
fpu_mul.s_fracta_i[3:0]==xxxx
fpu_mul.s_fracta_i[7:4]==xxxx
fpu_mul.s_fracta_i[11:8]==xxxx
fpu_mul.s_fracta_i[15:12]==xxxx
fpu_mul.s_fracta_i[19:16]==xxxx
fpu_mul.s_fracta_i[23:20]==xxxx
fpu_mul.s_fractb_i[3:0]==xxxx
fpu_mul.s_fractb_i[7:4]==xxxx
fpu_mul.s_fractb_i[11:8]==xxxx
fpu_mul.s_fractb_i[15:12]==xxxx
fpu_mul.s_fractb_i[19:16]==xxxx
fpu_mul.s_fractb_i[23:20]==xxxx
fpu_mul.s_ready_o==0
fpu_mul.s_signa_i==x
fpu_mul.s_signb_i==x
fpu_mul.s_start_i==x
fpu_mul.s_state==0
fpu_mul.sign_o==x
fpu_post_norm_mul.ine_o==x
fpu_post_norm_mul.s_exp_10_i[3:0]==xxxx
fpu_post_norm_mul.s_exp_10_i[7:4]==xxxx
fpu_post_norm_mul.s_exp_10_i[9:8]==xx
fpu_post_norm_mul.s_expa[3:0]==xxxx
fpu_post_norm_mul.s_expa[7:4]==xxxx
fpu_post_norm_mul.s_expb[3:0]==xxxx
fpu_post_norm_mul.s_expb[7:4]==xxxx
fpu_post_norm_mul.s_expo1[3:0]==xxxx
fpu_post_norm_mul.s_expo1[7:4]==xxxx
fpu_post_norm_mul.s_expo1[8:8]==x
fpu_post_norm_mul.s_frac_rnd[3:0]==xxxx
fpu_post_norm_mul.s_frac_rnd[7:4]==xxxx
fpu_post_norm_mul.s_frac_rnd[11:8]==xxxx
fpu_post_norm_mul.s_frac_rnd[15:12]==xxxx
fpu_post_norm_mul.s_frac_rnd[19:16]==xxxx
fpu_post_norm_mul.s_frac_rnd[23:20]==xxxx
fpu_post_norm_mul.s_frac_rnd[24:24]==x
fpu_post_norm_mul.s_fract_48_i[3:0]==xxxx
fpu_post_norm_mul.s_fract_48_i[7:4]==xxxx
fpu_post_norm_mul.s_fract_48_i[11:8]==xxxx
fpu_post_norm_mul.s_fract_48_i[15:12]==xxxx
fpu_post_norm_mul.s_fract_48_i[19:16]==xxxx
fpu_post_norm_mul.s_fract_48_i[23:20]==xxxx
fpu_post_norm_mul.s_fract_48_i[27:24]==xxxx
fpu_post_norm_mul.s_fract_48_i[31:28]==xxxx
fpu_post_norm_mul.s_fract_48_i[35:32]==xxxx
fpu_post_norm_mul.s_fract_48_i[39:36]==xxxx
fpu_post_norm_mul.s_fract_48_i[43:40]==xxxx
fpu_post_norm_mul.s_fract_48_i[47:44]==xxxx
fpu_post_norm_mul.s_opa_i[3:0]==xxxx
fpu_post_norm_mul.s_opa_i[7:4]==xxxx
fpu_post_norm_mul.s_opa_i[11:8]==xxxx
fpu_post_norm_mul.s_opa_i[15:12]==xxxx
fpu_post_norm_mul.s_opa_i[19:16]==xxxx
fpu_post_norm_mul.s_opa_i[23:20]==xxxx
fpu_post_norm_mul.s_opa_i[27:24]==xxxx
fpu_post_norm_mul.s_opa_i[31:28]==xxxx
fpu_post_norm_mul.s_opb_i[3:0]==xxxx
fpu_post_norm_mul.s_opb_i[7:4]==xxxx
fpu_post_norm_mul.s_opb_i[11:8]==xxxx
fpu_post_norm_mul.s_opb_i[15:12]==xxxx
fpu_post_norm_mul.s_opb_i[19:16]==xxxx
fpu_post_norm_mul.s_opb_i[23:20]==xxxx
fpu_post_norm_mul.s_opb_i[27:24]==xxxx
fpu_post_norm_mul.s_opb_i[31:28]==xxxx
fpu_post_norm_mul.s_r_zeros[3:0]==xxxx
fpu_post_norm_mul.s_r_zeros[5:4]==xx
fpu_post_norm_mul.s_rmode_i[1:0]==xx
fpu_post_norm_mul.s_shl2[3:0]==xxxx
fpu_post_norm_mul.s_shl2[5:4]==xx
fpu_post_norm_mul.s_shr2[3:0]==xxxx
fpu_post_norm_mul.s_shr2[5:4]==xx
fpu_post_norm_mul.s_sign_i==x
fpu_post_norm_mul.s_zeros[3:0]==0000
fpu_post_norm_mul.s_zeros[5:4]==00
fpu_pre_norm_div.exp_10_o[3:0]==xxxx
fpu_pre_norm_div.exp_10_o[7:4]==xxxx
fpu_pre_norm_div.exp_10_o[9:8]==xx
fpu_pre_norm_div.s_div_zeros[3:0]==xxxx
fpu_pre_norm_div.s_div_zeros[5:4]==xx
fpu_pre_norm_div.s_dvd_zeros[3:0]==xxxx
fpu_pre_norm_div.s_dvd_zeros[5:4]==xx
fpu_pre_norm_div.s_exp_10_o[3:0]==xxxx
fpu_pre_norm_div.s_exp_10_o[7:4]==xxxx
fpu_pre_norm_div.s_exp_10_o[9:8]==xx
fpu_pre_norm_div.s_expa_in[3:0]==xxxx
fpu_pre_norm_div.s_expa_in[7:4]==xxxx
fpu_pre_norm_div.s_expa_in[9:8]==xx
fpu_pre_norm_div.s_expb_in[3:0]==xxxx
fpu_pre_norm_div.s_expb_in[7:4]==xxxx
fpu_pre_norm_div.s_expb_in[9:8]==xx
fpu_div.s_count[3:0]==xxxx
fpu_div.s_count[4:4]==x
fpu_div.s_dvd[3:0]==xxxx
fpu_div.s_dvd[7:4]==xxxx
fpu_div.s_dvd[11:8]==xxxx
fpu_div.s_dvd[15:12]==xxxx
fpu_div.s_dvd[19:16]==xxxx
fpu_div.s_dvd[23:20]==xxxx
fpu_div.s_dvd[26:24]==xxx
fpu_div.s_dvdnd_i[3:0]==0000
fpu_div.s_dvdnd_i[7:4]==0000
fpu_div.s_dvdnd_i[11:8]==0000
fpu_div.s_dvdnd_i[15:12]==0000
fpu_div.s_dvdnd_i[19:16]==0000
fpu_div.s_dvdnd_i[23:20]==0000
fpu_div.s_dvdnd_i[27:24]==xx00
fpu_div.s_dvdnd_i[31:28]==xxxx
fpu_div.s_dvdnd_i[35:32]==xxxx
fpu_div.s_dvdnd_i[39:36]==xxxx
fpu_div.s_dvdnd_i[43:40]==xxxx
fpu_div.s_dvdnd_i[47:44]==xxxx
fpu_div.s_dvdnd_i[49:48]==xx
fpu_div.s_dvsor_i[3:0]==xxxx
fpu_div.s_dvsor_i[7:4]==xxxx
fpu_div.s_dvsor_i[11:8]==xxxx
fpu_div.s_dvsor_i[15:12]==xxxx
fpu_div.s_dvsor_i[19:16]==xxxx
fpu_div.s_dvsor_i[23:20]==xxxx
fpu_div.s_dvsor_i[26:24]==xx0
fpu_div.s_qutnt_o[3:0]==xxxx
fpu_div.s_qutnt_o[7:4]==xxxx
fpu_div.s_qutnt_o[11:8]==xxxx
fpu_div.s_qutnt_o[15:12]==xxxx
fpu_div.s_qutnt_o[19:16]==xxxx
fpu_div.s_qutnt_o[23:20]==xxxx
fpu_div.s_qutnt_o[26:24]==xxx
fpu_div.s_ready_o==0
fpu_div.s_rmndr_o[3:0]==xxxx
fpu_div.s_rmndr_o[7:4]==xxxx
fpu_div.s_rmndr_o[11:8]==xxxx
fpu_div.s_rmndr_o[15:12]==xxxx
fpu_div.s_rmndr_o[19:16]==xxxx
fpu_div.s_rmndr_o[23:20]==xxxx
fpu_div.s_rmndr_o[26:24]==xxx
fpu_div.s_sign_div_i==x
fpu_div.s_sign_dvd_i==x
fpu_div.s_start_i==x
fpu_div.s_state==0
fpu_post_norm_div.ine_o==x
fpu_post_norm_div.s_exp_10_i[3:0]==xxxx
fpu_post_norm_div.s_exp_10_i[7:4]==xxxx
fpu_post_norm_div.s_exp_10_i[9:8]==xx
fpu_post_norm_div.s_expa[3:0]==xxxx
fpu_post_norm_div.s_expa[7:4]==xxxx
fpu_post_norm_div.s_expb[3:0]==xxxx
fpu_post_norm_div.s_expb[7:4]==xxxx
fpu_post_norm_div.s_expo1[3:0]==xxxx
fpu_post_norm_div.s_expo1[7:4]==xxxx
fpu_post_norm_div.s_expo1[8:8]==x
fpu_post_norm_div.s_expo3[3:0]==xxxx
fpu_post_norm_div.s_expo3[7:4]==xxxx
fpu_post_norm_div.s_expo3[8:8]==x
fpu_post_norm_div.s_fraco1[3:0]==xxxx
fpu_post_norm_div.s_fraco1[7:4]==xxxx
fpu_post_norm_div.s_fraco1[11:8]==xxxx
fpu_post_norm_div.s_fraco1[15:12]==xxxx
fpu_post_norm_div.s_fraco1[19:16]==xxxx
fpu_post_norm_div.s_fraco1[23:20]==xxxx
fpu_post_norm_div.s_fraco1[26:24]==xxx
fpu_post_norm_div.s_fraco2[3:0]==xxxx
fpu_post_norm_div.s_fraco2[7:4]==xxxx
fpu_post_norm_div.s_fraco2[11:8]==xxxx
fpu_post_norm_div.s_fraco2[15:12]==xxxx
fpu_post_norm_div.s_fraco2[19:16]==xxxx
fpu_post_norm_div.s_fraco2[23:20]==xxxx
fpu_post_norm_div.s_fraco2[24:24]==x
fpu_post_norm_div.s_opa_i[3:0]==xxxx
fpu_post_norm_div.s_opa_i[7:4]==xxxx
fpu_post_norm_div.s_opa_i[11:8]==xxxx
fpu_post_norm_div.s_opa_i[15:12]==xxxx
fpu_post_norm_div.s_opa_i[19:16]==xxxx
fpu_post_norm_div.s_opa_i[23:20]==xxxx
fpu_post_norm_div.s_opa_i[27:24]==xxxx
fpu_post_norm_div.s_opa_i[31:28]==xxxx
fpu_post_norm_div.s_opb_i[3:0]==xxxx
fpu_post_norm_div.s_opb_i[7:4]==xxxx
fpu_post_norm_div.s_opb_i[11:8]==xxxx
fpu_post_norm_div.s_opb_i[15:12]==xxxx
fpu_post_norm_div.s_opb_i[19:16]==xxxx
fpu_post_norm_div.s_opb_i[23:20]==xxxx
fpu_post_norm_div.s_opb_i[27:24]==xxxx
fpu_post_norm_div.s_opb_i[31:28]==xxxx
fpu_post_norm_div.s_qutnt_i[3:0]==xxxx
fpu_post_norm_div.s_qutnt_i[7:4]==xxxx
fpu_post_norm_div.s_qutnt_i[11:8]==xxxx
fpu_post_norm_div.s_qutnt_i[15:12]==xxxx
fpu_post_norm_div.s_qutnt_i[19:16]==xxxx
fpu_post_norm_div.s_qutnt_i[23:20]==xxxx
fpu_post_norm_div.s_qutnt_i[26:24]==xxx
fpu_post_norm_div.s_r_zeros[3:0]==xxxx
fpu_post_norm_div.s_r_zeros[5:4]==xx
fpu_post_norm_div.s_rmndr_i[3:0]==xxxx
fpu_post_norm_div.s_rmndr_i[7:4]==xxxx
fpu_post_norm_div.s_rmndr_i[11:8]==xxxx
fpu_post_norm_div.s_rmndr_i[15:12]==xxxx
fpu_post_norm_div.s_rmndr_i[19:16]==xxxx
fpu_post_norm_div.s_rmndr_i[23:20]==xxxx
fpu_post_norm_div.s_rmndr_i[26:24]==xxx
fpu_post_norm_div.s_rmode_i[1:0]==xx
fpu_post_norm_div.s_shl1[3:0]==xx0x
fpu_post_norm_div.s_shl1[5:4]==xx
fpu_post_norm_div.s_shr1[3:0]==xxxx
fpu_post_norm_div.s_shr1[5:4]==xx
fpu_post_norm_div.s_sign_i==x
fpu_intfloat_conv.exp_r[3:0]==0000
fpu_intfloat_conv.exp_r[7:4]==0000
fpu_intfloat_conv.fpu_op_r1[2:0]==xxx
fpu_intfloat_conv.fpu_op_r2[2:0]==xxx
fpu_intfloat_conv.fpu_op_r3[2:0]==xxx
fpu_intfloat_conv.fract_i2f[3:0]==xxxx
fpu_intfloat_conv.fract_i2f[7:4]==xxxx
fpu_intfloat_conv.fract_i2f[11:8]==xxxx
fpu_intfloat_conv.fract_i2f[15:12]==xxxx
fpu_intfloat_conv.fract_i2f[19:16]==xxxx
fpu_intfloat_conv.fract_i2f[23:20]==xxxx
fpu_intfloat_conv.fract_i2f[27:24]==xxxx
fpu_intfloat_conv.fract_i2f[31:28]==xxxx
fpu_intfloat_conv.fract_i2f[35:32]==xxxx
fpu_intfloat_conv.fract_i2f[39:36]==xxxx
fpu_intfloat_conv.fract_i2f[43:40]==xxxx
fpu_intfloat_conv.fract_i2f[47:44]==xxxx
fpu_intfloat_conv.ine==x
fpu_intfloat_conv.opa_r[3:0]==xxxx
fpu_intfloat_conv.opa_r[7:4]==xxxx
fpu_intfloat_conv.opa_r[11:8]==xxxx
fpu_intfloat_conv.opa_r[15:12]==xxxx
fpu_intfloat_conv.opa_r[19:16]==xxxx
fpu_intfloat_conv.opa_r[23:20]==xxxx
fpu_intfloat_conv.opa_r[27:24]==xxxx
fpu_intfloat_conv.opa_r[31:28]==xxxx
fpu_intfloat_conv.opa_r1[3:0]==xxxx
fpu_intfloat_conv.opa_r1[7:4]==xxxx
fpu_intfloat_conv.opa_r1[11:8]==xxxx
fpu_intfloat_conv.opa_r1[15:12]==xxxx
fpu_intfloat_conv.opa_r1[19:16]==xxxx
fpu_intfloat_conv.opa_r1[23:20]==xxxx
fpu_intfloat_conv.opa_r1[27:24]==xxxx
fpu_intfloat_conv.opa_r1[30:28]==xxx
fpu_intfloat_conv.opa_sign_r==x
fpu_intfloat_conv.opas_r2==x
fpu_intfloat_conv.out[3:0]==xxxx
fpu_intfloat_conv.out[7:4]==xxxx
fpu_intfloat_conv.out[11:8]==xxxx
fpu_intfloat_conv.out[15:12]==xxxx
fpu_intfloat_conv.out[19:16]==xxxx
fpu_intfloat_conv.out[23:20]==xxxx
fpu_intfloat_conv.out[27:24]==xxxx
fpu_intfloat_conv.out[31:28]==xxxx
fpu_intfloat_conv.rmode_r2[1:0]==xx
fpu_intfloat_conv.sign==x
fpu_intfloat_conv.snan==x
fpu_intfloat_conv.zero==x
u0.expa_00==x
u0.expa_ff==x
u0.fracta_00==x
u0.ind==x
u0.inf==x
u0.infa_f_r==x
u0.opa_00==x
u0.opa_dn==x
u0.opa_inf==x
u0.opa_nan==x
u0.qnan==x
u0.qnan_r_a==x
u0.qnan_r_b==z
u0.snan==x
u4.fi_ldz[3:0]==xxxx
u4.fi_ldz[5:4]==xx
u4.fract_out[3:0]==xxxx
u4.fract_out[7:4]==xxxx
u4.fract_out[11:8]==xxxx
u4.fract_out[15:12]==xxxx
u4.fract_out[19:16]==xxxx
u4.fract_out[22:20]==xxx
u4.fract_trunc[3:0]==xxxx
u4.fract_trunc[7:4]==xxxx
u4.fract_trunc[11:8]==xxxx
u4.fract_trunc[15:12]==xxxx
u4.fract_trunc[19:16]==xxxx
u4.fract_trunc[23:20]==xxxx
u4.fract_trunc[24:24]==x
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_mult_mac.result[3:0]==xxxx
or1200_mult_mac.result[7:4]==xxxx
or1200_mult_mac.result[11:8]==xxxx
or1200_mult_mac.result[15:12]==xxxx
or1200_mult_mac.result[19:16]==xxxx
or1200_mult_mac.result[23:20]==xxxx
or1200_mult_mac.result[27:24]==xxxx
or1200_mult_mac.result[31:28]==xxxx
or1200_sprs.sr[3:0]==xxxx
or1200_sprs.sr[7:4]==xxxx
or1200_sprs.sr[11:8]==xxxx
or1200_sprs.sr[15:12]==xxxx
or1200_sprs.sr[16:16]==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_dmmu_top.dtlb_done==0
or1200_dc_top.tagcomp_miss==0
or1200_dc_fsm.addr_r[3:0]==xxxx
or1200_dc_fsm.addr_r[7:4]==xxxx
or1200_dc_fsm.addr_r[11:8]==xxxx
or1200_dc_fsm.addr_r[15:12]==xxxx
or1200_dc_fsm.addr_r[19:16]==xxxx
or1200_dc_fsm.addr_r[23:20]==xxxx
or1200_dc_fsm.addr_r[27:24]==xxxx
or1200_dc_fsm.addr_r[31:28]==xxxx
or1200_dc_fsm.cache_dirty_needs_writeback==x
or1200_dc_fsm.cache_inhibit==x
or1200_dc_fsm.cache_miss==x
or1200_dc_fsm.cache_spr_block_flush==x
or1200_dc_fsm.cache_spr_block_writeback==x
or1200_dc_fsm.cnt[3:0]==xxxx
or1200_dc_fsm.did_early_load_ack==x
or1200_dc_fsm.hitmiss_eval==x
or1200_dc_fsm.load==x
or1200_dc_fsm.state[2:0]==xxx
or1200_dc_fsm.store==x
or1200_du.dbg_bp_r==0
or1200_du.dbg_dat_o[3:0]==xxxx
or1200_du.dbg_dat_o[7:4]==xxxx
or1200_du.dbg_dat_o[11:8]==xxxx
or1200_du.dbg_dat_o[15:12]==xxxx
or1200_du.dbg_dat_o[19:16]==xxxx
or1200_du.dbg_dat_o[23:20]==xxxx
or1200_du.dbg_dat_o[27:24]==xxxx
or1200_du.dbg_dat_o[31:28]==xxxx
or1200_du.dbg_is_o[1:0]==xx
or1200_du.dmr1[3:0]==xxxx
or1200_du.dmr1[7:4]==xxxx
or1200_du.dmr1[11:8]==xxxx
or1200_du.dmr1[15:12]==xxxx
or1200_du.dmr1[19:16]==xxxx
or1200_du.dmr1[23:20]==xxxx
or1200_du.dmr1[24:24]==x
or1200_du.drr[3:0]==xxxx
or1200_du.drr[7:4]==xxxx
or1200_du.drr[11:8]==xxxx
or1200_du.drr[13:12]==xx
or1200_du.du_hwbkpt_hold==x
or1200_pic.picmr[3:0]==xxxx
or1200_pic.picmr[7:4]==xxxx
or1200_pic.picmr[11:8]==xxxx
or1200_pic.picmr[15:12]==xxxx
or1200_pic.picmr[17:16]==xx
or1200_tt.ttmr[3:0]==xxxx
or1200_tt.ttmr[7:4]==xxxx
or1200_tt.ttmr[11:8]==xxxx
or1200_tt.ttmr[15:12]==xxxx
or1200_tt.ttmr[19:16]==xxxx
or1200_tt.ttmr[23:20]==xxxx
or1200_tt.ttmr[27:24]==xxxx
or1200_tt.ttmr[31:28]==xxxx
--
