# CSE-140L---Digital-Systems-Laboratory
Class Description:
Implementation with computer-aided design tools for combinational logic minimization and state machine synthesis. Hardware construction of a small digital system. 

Language(s): System Verilog
IDE: ModelSim
Debugger: Quartus

This repository consists of all my System Verilog projects from CSE 140L
