<dec f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='210' type='llvm::InstrItineraryData llvm::MCSubtargetInfo::getInstrItineraryForCPU(llvm::StringRef CPU) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='209'>/// Get scheduling itinerary of a CPU.</doc>
<use f='llvm/llvm/lib/MC/MCDisassembler/Disassembler.cpp' l='178' u='c' c='_ZL19getItineraryLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE'/>
<def f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='324' ll='328' type='llvm::InstrItineraryData llvm::MCSubtargetInfo::getInstrItineraryForCPU(llvm::StringRef CPU) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='203' u='c' c='_ZN4llvm12GCNSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='620' u='c' c='_ZN4llvm13R600SubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='204' u='c' c='_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='85' u='c' c='_ZN4llvm16HexagonSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='245' u='c' c='_ZN4llvm13MipsSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_RKNS_13TargetMachineE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.cpp' l='156' u='c' c='_ZN4llvm12PPCSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
