<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DataMem.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DataMem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DataMem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataMem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DataMem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DataMem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataMemTest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataMem_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DataMem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DataMem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FullDMRFALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FullDMRFALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FullDMRFALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FullDMRFALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullDMRFALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FullDMRFALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FullDMRFALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FullDMRFALU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullDMRFALUTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullDMRFALUTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FullDMRFALUTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullDMRFALUTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FullDMRFALU_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullDMRFALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FullDMRFALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FullDMRFALU_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullDataMemTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullDataMemTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtender_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoOneMux32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TwoOneMux5_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1424126039" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1424126039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424839853" xil_pn:in_ck="-3674587422470017493" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1424839853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALUAndRF/ALUAndRF.v"/>
      <outfile xil_pn:name="../ALUControl/ALUControl.v"/>
      <outfile xil_pn:name="../ALUWithControl/ALUWithControl.v"/>
      <outfile xil_pn:name="../FullALU/FullALU.v"/>
      <outfile xil_pn:name="../RF/RegisterFile.v"/>
      <outfile xil_pn:name="DataMem.v"/>
      <outfile xil_pn:name="DataMemTest.v"/>
      <outfile xil_pn:name="FullDMRFALU.v"/>
      <outfile xil_pn:name="FullDMRFALUTest.v"/>
      <outfile xil_pn:name="SignExtender.v"/>
      <outfile xil_pn:name="TwoOneMux32.v"/>
      <outfile xil_pn:name="TwoOneMux321.v"/>
      <outfile xil_pn:name="TwoOneMux5.v"/>
    </transform>
    <transform xil_pn:end_ts="1424839815" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9003793929264518453" xil_pn:start_ts="1424839815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424839815" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3452411480409265993" xil_pn:start_ts="1424839815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424733535" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4503316252253125698" xil_pn:start_ts="1424733535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424839856" xil_pn:in_ck="-3674587422470017493" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1424839856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALUAndRF/ALUAndRF.v"/>
      <outfile xil_pn:name="../ALUControl/ALUControl.v"/>
      <outfile xil_pn:name="../ALUWithControl/ALUWithControl.v"/>
      <outfile xil_pn:name="../FullALU/FullALU.v"/>
      <outfile xil_pn:name="../RF/RegisterFile.v"/>
      <outfile xil_pn:name="DataMem.v"/>
      <outfile xil_pn:name="DataMemTest.v"/>
      <outfile xil_pn:name="FullDMRFALU.v"/>
      <outfile xil_pn:name="FullDMRFALUTest.v"/>
      <outfile xil_pn:name="SignExtender.v"/>
      <outfile xil_pn:name="TwoOneMux32.v"/>
      <outfile xil_pn:name="TwoOneMux321.v"/>
      <outfile xil_pn:name="TwoOneMux5.v"/>
    </transform>
    <transform xil_pn:end_ts="1424839860" xil_pn:in_ck="-3674587422470017493" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4158840813862483275" xil_pn:start_ts="1424839856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FullDMRFALUTest_beh.prj"/>
      <outfile xil_pn:name="FullDMRFALUTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1424839861" xil_pn:in_ck="-714578979149616904" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4585690129268649774" xil_pn:start_ts="1424839860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FullDMRFALUTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1424108042" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1424108042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424731349" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1879647505245945737" xil_pn:start_ts="1424731349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424731349" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4503316252253125698" xil_pn:start_ts="1424731349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424108042" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1424108042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424731349" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2837822476464154507" xil_pn:start_ts="1424731349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424108042" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1424108042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424731349" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7999766272929954952" xil_pn:start_ts="1424731349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424840026" xil_pn:in_ck="3918461772494458988" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7382580872104965839" xil_pn:start_ts="1424839975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="FullDMRFALU.lso"/>
      <outfile xil_pn:name="FullDMRFALU.ngc"/>
      <outfile xil_pn:name="FullDMRFALU.ngr"/>
      <outfile xil_pn:name="FullDMRFALU.prj"/>
      <outfile xil_pn:name="FullDMRFALU.stx"/>
      <outfile xil_pn:name="FullDMRFALU.syr"/>
      <outfile xil_pn:name="FullDMRFALU.xst"/>
      <outfile xil_pn:name="FullDMRFALUTest_beh.prj"/>
      <outfile xil_pn:name="FullDMRFALUTest_stx_beh.prj"/>
      <outfile xil_pn:name="FullDMRFALU_stx_beh.prj"/>
      <outfile xil_pn:name="FullDMRFALU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1424108046" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981221702228411" xil_pn:start_ts="1424108046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
