m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Etop
Z0 w1685429897
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 15
Z4 dC:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA
Z5 8C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA/top.vhd
Z6 FC:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA/top.vhd
l0
L6 1
VKVlXA4<Q5g=2=_fSFAY?T2
!s100 m8B>QKf`lg7^5:>J;lmFH2
Z7 OV;C;2020.1;71
32
Z8 !s110 1685429962
!i10b 1
Z9 !s108 1685429961.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA/top.vhd|
Z11 !s107 C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA/top.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 3 top 0 22 KVlXA4<Q5g=2=_fSFAY?T2
!i122 15
l42
L28 185
VF8KLY=9J6Z:ei:ZDmFSBX0
!s100 8AUcfM=>SPJK]=Q<nLjMk2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etop_tb
Z15 w1685424166
R1
R2
R3
!i122 16
R4
Z16 8C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA/top_tb.vhd
Z17 FC:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA/top_tb.vhd
l0
L5 1
V8a96EmQCAl8z0Dmn6[g4K3
!s100 Wk:<d0D3C=;4nZbdVc`?T3
R7
32
R8
!i10b 1
Z18 !s108 1685429962.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA/top_tb.vhd|
Z20 !s107 C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - VGA/top_tb.vhd|
!i113 1
R12
R13
Asim
R14
R1
R2
R3
Z21 DEx4 work 6 top_tb 0 22 8a96EmQCAl8z0Dmn6[g4K3
!i122 16
l20
Z22 L9 31
Z23 V[o2jX5BG`Yh2]J<SE?RZ`3
Z24 !s100 o41NkF85Yn_R6lZPBbe^]1
R7
32
R8
!i10b 1
R18
R19
R20
!i113 1
R12
R13
