# do orag_assiment_v2.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module orag_v2
# 
# Top level modules:
# 	orag_v2
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module orag_v2_vlg_sample_tst
# -- Compiling module orag_v2_vlg_check_tst
# -- Compiling module orag_v2_vlg_vec_tst
# 
# Top level modules:
# 	orag_v2_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.orag_v2_vlg_vec_tst 
# Loading work.orag_v2_vlg_vec_tst
# Loading work.orag_v2
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.orag_v2_vlg_sample_tst
# Loading work.orag_v2_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port opcode[0] :: @time = 220000.000 ps
#      Expected value = 10
#      Real value = 01
# ERROR! Vector Mismatch for output port opcode[1] :: @time = 220000.000 ps
#      Expected value = 10
#      Real value = 01
# ERROR! Vector Mismatch for output port opcode[1] :: @time = 420000.000 ps
#      Expected value = 00
#      Real value = 11
# ERROR! Vector Mismatch for output port opcode[1] :: @time = 620000.000 ps
#      Expected value = 10
#      Real value = 01
# ERROR! Vector Mismatch for output port opcode[0] :: @time = 760000.000 ps
#      Expected value = 11
#      Real value = 10
# ERROR! Vector Mismatch for output port opcode[1] :: @time = 820000.000 ps
#      Expected value = 00
#      Real value = 10
#           6 mismatched vectors : Simulation failed !
# ** Note: $finish    : orag_v2.vwf.vt(921)
#    Time: 1 us  Iteration: 0  Instance: /orag_v2_vlg_vec_tst/tb_out
