Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: lcdtest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcdtest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcdtest"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lcdtest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Regs.v" in library work
Compiling verilog file "mux4to1_5bit.v" in library work
Module <Regs> compiled
Compiling verilog file "mux4to1_32bit.v" in library work
Module <mux4to1_5> compiled
Compiling verilog file "mux3to1_32bits.v" in library work
Module <mux4to1_32> compiled
Compiling verilog file "mux2to1_32bit.v" in library work
Module <mux3to1_32> compiled
Compiling verilog file "alu.v" in library work
Module <mux2to1_32> compiled
Compiling verilog file "lcd.v" in library work
Module <alu> compiled
Compiling verilog file "genlcd.v" in library work
Module <lcd> compiled
Compiling verilog file "data_path.v" in library work
Module <genlcd> compiled
Compiling verilog file "ctrl.v" in library work
Module <data_path> compiled
Compiling verilog file "pbdebounce.v" in library work
Module <ctrl> compiled
Compiling verilog file "Muliti_cycle_Cpu.v" in library work
Module <pbdebounce> compiled
Compiling verilog file "Mem_I_D.v" in library work
Module <Muliti_cycle_Cpu> compiled
Compiling verilog file "gen_displaydata.v" in library work
Module <Mem_I_D> compiled
Compiling verilog file "display.v" in library work
Module <gen_displaydata> compiled
Compiling verilog file "clock.v" in library work
Module <display> compiled
Compiling verilog file "lcdtest.v" in library work
Module <clock> compiled
Module <lcdtest> compiled
No errors in compilation
Analysis of file <"lcdtest.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcdtest> in library <work>.

Analyzing hierarchy for module <gen_displaydata> in library <work>.

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <clock> in library <work>.

Analyzing hierarchy for module <pbdebounce> in library <work>.

Analyzing hierarchy for module <Muliti_cycle_Cpu> in library <work>.

Analyzing hierarchy for module <Mem_I_D> in library <work>.

Analyzing hierarchy for module <lcd> in library <work>.

Analyzing hierarchy for module <genlcd> in library <work>.

Analyzing hierarchy for module <ctrl> in library <work> with parameters.
	ADD = "0010"
	ADDU = "1001"
	ALU_LH = "1100"
	ALU_SH = "1101"
	AND = "0000"
	EX_I = "00100"
	EX_JAL = "01001"
	EX_Mem = "00011"
	EX_Mem_SH = "10101"
	EX_R = "00010"
	EX_beq = "00110"
	EX_bne = "00111"
	EX_jr = "01000"
	Error = "00000000000000000010101101100111"
	Ex_J = "01010"
	ID = "00001"
	IF = "00000"
	LH_ALU = "10001"
	MEM_RD = "01011"
	MEM_RD_LH = "10000"
	MEM_RD_SH = "10010"
	MEM_WD = "01100"
	NOR = "0100"
	OR = "0001"
	SH_ALU = "10011"
	SLL = "1000"
	SLT = "0111"
	SLTU = "1011"
	SRL = "0101"
	SUB = "0110"
	SUBU = "1010"
	WB_I = "01110"
	WB_LW = "01111"
	WB_LW_SH = "10100"
	WB_Lui = "00101"
	WB_R = "01101"
	XOR = "0011"

Analyzing hierarchy for module <data_path> in library <work>.

Analyzing hierarchy for module <alu> in library <work> with parameters.
	one = "00000000000000000000000000000001"
	zero_0 = "00000000000000000000000000000000"

Analyzing hierarchy for module <Regs> in library <work>.

Analyzing hierarchy for module <mux4to1_32> in library <work>.

Analyzing hierarchy for module <mux4to1_5> in library <work>.

Analyzing hierarchy for module <mux3to1_32> in library <work>.

Analyzing hierarchy for module <mux2to1_32> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcdtest>.
Module <lcdtest> is correct for synthesis.
 
Analyzing module <gen_displaydata> in library <work>.
INFO:Xst:2546 - "gen_displaydata.v" line 36: reading initialization file "./ascii.coe".
Module <gen_displaydata> is correct for synthesis.
 
WARNING:Xst:39 - Property "bram_map" not applicable on a signal.
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 
Analyzing module <lcd> in library <work>.
Module <lcd> is correct for synthesis.
 
Analyzing module <genlcd> in library <work>.
WARNING:Xst:790 - "genlcd.v" line 88: Index value(s) does not match array range, simulation mismatch.
Module <genlcd> is correct for synthesis.
 
Analyzing module <clock> in library <work>.
Module <clock> is correct for synthesis.
 
Analyzing module <pbdebounce> in library <work>.
Module <pbdebounce> is correct for synthesis.
 
Analyzing module <Muliti_cycle_Cpu> in library <work>.
Module <Muliti_cycle_Cpu> is correct for synthesis.
 
Analyzing module <ctrl> in library <work>.
	ADD = 4'b0010
	ADDU = 4'b1001
	ALU_LH = 4'b1100
	ALU_SH = 4'b1101
	AND = 4'b0000
	EX_I = 5'b00100
	EX_JAL = 5'b01001
	EX_Mem = 5'b00011
	EX_Mem_SH = 5'b10101
	EX_R = 5'b00010
	EX_beq = 5'b00110
	EX_bne = 5'b00111
	EX_jr = 5'b01000
	Error = 32'sb00000000000000000010101101100111
	Ex_J = 5'b01010
	ID = 5'b00001
	IF = 5'b00000
	LH_ALU = 5'b10001
	MEM_RD = 5'b01011
	MEM_RD_LH = 5'b10000
	MEM_RD_SH = 5'b10010
	MEM_WD = 5'b01100
	NOR = 4'b0100
	OR = 4'b0001
	SH_ALU = 5'b10011
	SLL = 4'b1000
	SLT = 4'b0111
	SLTU = 4'b1011
	SRL = 4'b0101
	SUB = 4'b0110
	SUBU = 4'b1010
	WB_I = 5'b01110
	WB_LW = 5'b01111
	WB_LW_SH = 5'b10100
	WB_Lui = 5'b00101
	WB_R = 5'b01101
	XOR = 4'b0011
Module <ctrl> is correct for synthesis.
 
Analyzing module <data_path> in library <work>.
Module <data_path> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
	one = 32'b00000000000000000000000000000001
	zero_0 = 32'b00000000000000000000000000000000
Module <alu> is correct for synthesis.
 
Analyzing module <Regs> in library <work>.
Module <Regs> is correct for synthesis.
 
Analyzing module <mux4to1_32> in library <work>.
Module <mux4to1_32> is correct for synthesis.
 
Analyzing module <mux4to1_5> in library <work>.
Module <mux4to1_5> is correct for synthesis.
 
Analyzing module <mux3to1_32> in library <work>.
Module <mux3to1_32> is correct for synthesis.
 
Analyzing module <mux2to1_32> in library <work>.
Module <mux2to1_32> is correct for synthesis.
 
Analyzing module <Mem_I_D> in library <work>.
INFO:Xst:2546 - "Mem_I_D.v" line 42: reading initialization file "./test.coe".
Module <Mem_I_D> is correct for synthesis.
 
WARNING:Xst:39 - Property "bram_map" not applicable on a signal.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <rwlcd> in unit <lcd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <homelcd> in unit <genlcd> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <Regs> has a constant value of 100000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <gen_displaydata>.
    Related source file is "gen_displaydata.v".
WARNING:Xst:647 - Input <data_in<95:92>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<83:80>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<71:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<59:56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<51:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<43:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<35:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <rom> is used but never assigned. Tied to default value.
    Found 16x8-bit ROM for signal <strdata$varindex0000> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0001> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0002> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0003> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0004> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0005> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0006> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0007> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0008> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0009> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0010> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0011> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0012> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0013> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0014> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0015> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0016> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0017> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0018> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0019> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0020> created at line 58.
    Found 16x8-bit ROM for signal <strdata$varindex0021> created at line 58.
    Summary:
	inferred  22 ROM(s).
Unit <gen_displaydata> synthesized.


Synthesizing Unit <clock>.
    Related source file is "clock.v".
    Found 1-bit register for signal <clk>.
    Found 32-bit comparator greatequal for signal <clk$cmp_ge0000> created at line 11.
    Found 32-bit up counter for signal <clkq>.
    Found 32-bit comparator greatequal for signal <clkq$cmp_ge0000> created at line 11.
    Found 32-bit adder for signal <old_clkq_45$add0000> created at line 10.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <clock> synthesized.


Synthesizing Unit <pbdebounce>.
    Related source file is "pbdebounce.v".
WARNING:Xst:646 - Signal <pbshift<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pbreg>.
    Found 3-bit register for signal <pbshift<2:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pbdebounce> synthesized.


Synthesizing Unit <Mem_I_D>.
    Related source file is "Mem_I_D.v".
    Found 32-bit register for signal <D_Out>.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 85.
    Found 1024-bit register for signal <RAM>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <RAM>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1056 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <Mem_I_D> synthesized.


Synthesizing Unit <lcd>.
    Related source file is "lcd.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_lcdstate_26> of Case statement line 41 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_lcdstate_26> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <$old_lcdstate_26>.
    Using one-hot encoding for signal <$old_lcdstate_29>.
    Using one-hot encoding for signal <$old_lcdstate_33>.
    Using one-hot encoding for signal <$old_lcdstate_37>.
    Using one-hot encoding for signal <$old_lcdstate_41>.
    Found 4-bit register for signal <lcdd>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <elcd>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdaddr>.
    Found 19-bit register for signal <lcdcount>.
    Found 41-bit register for signal <lcdstate>.
    Found 19-bit adder for signal <old_lcdcount_27$addsub0000> created at line 32.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <lcd> synthesized.


Synthesizing Unit <genlcd>.
    Related source file is "genlcd.v".
WARNING:Xst:647 - Input <lcdhome> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <gstate> of Case statement line 24 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <gstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 16                                             |
    | Clock              | CCLK                      (rising_edge)        |
    | Reset              | debpb0                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <initlcd>.
    Found 1-bit register for signal <datalcd>.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <resetlcd>.
    Found 8-bit register for signal <lcddatin>.
    Found 33-bit comparator less for signal <gstate$cmp_lt0000> created at line 106.
    Found 32-bit register for signal <i>.
    Found 33-bit comparator greater for signal <lcddatin$cmp_gt0000> created at line 67.
    Found 32-bit subtractor for signal <old_i_44$sub0000> created at line 105.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <genlcd> synthesized.


Synthesizing Unit <ctrl>.
    Related source file is "ctrl.v".
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Inst<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 56                                             |
    | Inputs             | 34                                             |
    | Outputs            | 21                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <PCSource>.
    Found 1-bit register for signal <data2Mem>.
    Found 1-bit register for signal <PCWrite>.
    Found 1-bit register for signal <MemRead>.
    Found 1-bit register for signal <IRWrite>.
    Found 2-bit register for signal <RegDst>.
    Found 2-bit register for signal <ALUSrcA>.
    Found 2-bit register for signal <ALUSrcB>.
    Found 1-bit register for signal <RegWrite>.
    Found 1-bit register for signal <CPU_MIO>.
    Found 4-bit register for signal <ALU_operation>.
    Found 1-bit register for signal <PCWriteCond>.
    Found 1-bit register for signal <Beq>.
    Found 1-bit register for signal <MemWrite>.
    Found 2-bit register for signal <MemtoReg>.
    Found 1-bit register for signal <IorD>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
Unit <ctrl> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:1305 - Output <overflow> is never assigned. Tied to value 0.
    Found 32-bit 16-to-1 multiplexer for signal <res>.
    Found 32-bit register for signal <mask4>.
    Found 32-bit adder for signal <res_addu>.
    Found 32-bit shifter logical left for signal <res_sll>.
    Found 32-bit comparator less for signal <res_slt$cmp_lt0000> created at line 47.
    Found 32-bit comparator less for signal <res_sltu$cmp_lt0000> created at line 54.
    Found 32-bit shifter logical right for signal <res_srl>.
    Found 32-bit subtractor for signal <res_subu>.
    Found 32-bit xor2 for signal <res_xor>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <Regs>.
    Related source file is "Regs.v".
    Found 992-bit register for signal <register>.
INFO:Xst:738 - HDL ADVISOR - 992 flip-flops were inferred for signal <register>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Regs> synthesized.


Synthesizing Unit <mux4to1_32>.
    Related source file is "mux4to1_32bit.v".
    Found 32-bit 4-to-1 multiplexer for signal <o>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux4to1_32> synthesized.


Synthesizing Unit <mux4to1_5>.
    Related source file is "mux4to1_5bit.v".
    Found 5-bit 4-to-1 multiplexer for signal <o>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <mux4to1_5> synthesized.


Synthesizing Unit <mux3to1_32>.
    Related source file is "mux3to1_32bits.v".
WARNING:Xst:737 - Found 32-bit latch for signal <o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 3-to-1 multiplexer for signal <o$mux0000>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux3to1_32> synthesized.


Synthesizing Unit <mux2to1_32>.
    Related source file is "mux2to1_32bit.v".
Unit <mux2to1_32> synthesized.


Synthesizing Unit <display>.
    Related source file is "display.v".
Unit <display> synthesized.


Synthesizing Unit <data_path>.
    Related source file is "data_path.v".
WARNING:Xst:1780 - Signal <reg_outB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_outA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r6out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <Inst_R>.
    Found 32-bit register for signal <PC_Current>.
    Found 32-bit register for signal <ALU_Out>.
    Found 32-bit register for signal <ALU_Out2>.
    Found 32-bit register for signal <dataToCpu>.
    Found 32-bit register for signal <MDR>.
    Found 32-bit 4-to-1 multiplexer for signal <PC_Current$mux0000> created at line 165.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <data_path> synthesized.


Synthesizing Unit <Muliti_cycle_Cpu>.
    Related source file is "Muliti_cycle_Cpu.v".
WARNING:Xst:1780 - Signal <imm> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Muliti_cycle_Cpu> synthesized.


Synthesizing Unit <lcdtest>.
    Related source file is "lcdtest.v".
WARNING:Xst:647 - Input <BTN<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <test_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pc<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cpu_addr<31:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cpu_addr<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clk_CPU> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CPU_MIO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <lcdtest> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 22
 16x8-bit ROM                                          : 22
# Adders/Subtractors                                   : 6
 19-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 5-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 117
 1-bit register                                        : 37
 19-bit register                                       : 1
 2-bit register                                        : 4
 32-bit register                                       : 72
 4-bit register                                        : 1
 41-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
# Multiplexers                                         : 7
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 3
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U1/M1/state/FSM> on signal <state[1:21]> with one-hot encoding.
--------------------------------
 State | Encoding
--------------------------------
 00000 | 000000000000000000001
 00001 | 000000000000000000010
 01000 | 000000000000000000100
 00010 | 000000000000000001000
 00011 | 000000000000000010000
 01010 | 000000000000000100000
 00110 | 000000000000001000000
 00111 | 000000000000010000000
 01001 | 000000000000100000000
 00100 | 000000000001000000000
 00101 | 000000000010000000000
 01101 | 000000000100000000000
 01110 | 000000001000000000000
 01011 | 000000010000000000000
 10000 | 000000100000000000000
 10010 | 000001000000000000000
 01100 | 000010000000000000000
 10101 | 000100000000000000000
 01111 | 001000000000000000000
 10001 | 010000000000000000000
 10011 | 100000000000000000000
--------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <M0/M1/gstate/FSM> on signal <gstate[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000000000000001
 0001  | 0000000000000010
 0010  | 0000000000000100
 0011  | 0000000000001000
 0100  | 0000000000010000
 0101  | 0000000000100000
 0110  | 0000000001000000
 0111  | 0000000010000000
 1000  | 0000000100000000
 1001  | 0000001000000000
 1010  | 0000010000000000
 1011  | 0000100000000000
 1100  | 0001000000000000
 1101  | 0010000000000000
 1110  | 0100000000000000
 1111  | 1000000000000000
---------------------------
INFO:Xst:2261 - The FF/Latch <mask4_16> in Unit <D1> is equivalent to the following 15 FFs/Latches, which will be removed : <mask4_17> <mask4_18> <mask4_19> <mask4_20> <mask4_21> <mask4_22> <mask4_23> <mask4_24> <mask4_25> <mask4_26> <mask4_27> <mask4_28> <mask4_29> <mask4_30> <mask4_31> 
INFO:Xst:2261 - The FF/Latch <mask4_0> in Unit <D1> is equivalent to the following 15 FFs/Latches, which will be removed : <mask4_1> <mask4_2> <mask4_3> <mask4_4> <mask4_5> <mask4_6> <mask4_7> <mask4_8> <mask4_9> <mask4_10> <mask4_11> <mask4_12> <mask4_13> <mask4_14> <mask4_15> 
WARNING:Xst:2677 - Node <lcdstate_40> of sequential type is unconnected in block <M0>.
WARNING:Xst:2677 - Node <lcdstate_40> of sequential type is unconnected in block <lcd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 22
 16x8-bit ROM                                          : 22
# Adders/Subtractors                                   : 6
 19-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 2
 5-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2420
 Flip-Flops                                            : 2420
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
# Multiplexers                                         : 38
 1-bit 32-to-1 multiplexer                             : 32
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <mask4_16> in Unit <alu> is equivalent to the following 15 FFs/Latches, which will be removed : <mask4_17> <mask4_18> <mask4_19> <mask4_20> <mask4_21> <mask4_22> <mask4_23> <mask4_24> <mask4_25> <mask4_26> <mask4_27> <mask4_28> <mask4_29> <mask4_30> <mask4_31> 
INFO:Xst:2261 - The FF/Latch <mask4_0> in Unit <alu> is equivalent to the following 15 FFs/Latches, which will be removed : <mask4_1> <mask4_2> <mask4_3> <mask4_4> <mask4_5> <mask4_6> <mask4_7> <mask4_8> <mask4_9> <mask4_10> <mask4_11> <mask4_12> <mask4_13> <mask4_14> <mask4_15> 
INFO:Xst:2146 - In block <gen_displaydata>, ROM <Mrom_strdata_varindex0008> <Mrom_strdata_varindex0010> are equivalent, XST will keep only <Mrom_strdata_varindex0008>.
INFO:Xst:2146 - In block <gen_displaydata>, ROM <Mrom_strdata_varindex0009> <Mrom_strdata_varindex0011> are equivalent, XST will keep only <Mrom_strdata_varindex0009>.
INFO:Xst:2146 - In block <gen_displaydata>, ROM <Mrom_strdata_varindex0013> <Mrom_strdata_varindex0014> <Mrom_strdata_varindex0015> are equivalent, XST will keep only <Mrom_strdata_varindex0013>.

Optimizing unit <lcdtest> ...

Optimizing unit <Mem_I_D> ...

Optimizing unit <lcd> ...

Optimizing unit <genlcd> ...
WARNING:Xst:1710 - FF/Latch <i_0> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_1> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_2> (without init value) has a constant value of 1 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <alu> ...

Optimizing unit <Regs> ...

Optimizing unit <ctrl> ...

Optimizing unit <data_path> ...
WARNING:Xst:1710 - FF/Latch <M0/M0/lcdhome> (without init value) has a constant value of 0 in block <lcdtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M0/M1/lcddatin_7> (without init value) has a constant value of 0 in block <lcdtest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U1/M1/CPU_MIO> of sequential type is unconnected in block <lcdtest>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcdtest, actual ratio is 54.
FlipFlop U1/M2/Inst_R_16 has been replicated 1 time(s)
FlipFlop U1/M2/Inst_R_17 has been replicated 1 time(s)
FlipFlop U1/M2/Inst_R_18 has been replicated 3 time(s)
FlipFlop U1/M2/Inst_R_19 has been replicated 3 time(s)
FlipFlop U1/M2/Inst_R_20 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2462
 Flip-Flops                                            : 2462

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcdtest.ngr
Top Level Output File Name         : lcdtest
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 5689
#      GND                         : 1
#      INV                         : 44
#      LUT1                        : 83
#      LUT2                        : 328
#      LUT2_D                      : 12
#      LUT2_L                      : 11
#      LUT3                        : 1185
#      LUT3_D                      : 22
#      LUT3_L                      : 49
#      LUT4                        : 2308
#      LUT4_D                      : 103
#      LUT4_L                      : 198
#      MUXCY                       : 275
#      MUXF5                       : 646
#      MUXF6                       : 153
#      MUXF7                       : 65
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 173
# FlipFlops/Latches                : 2494
#      FD                          : 98
#      FDC                         : 32
#      FDCE                        : 1066
#      FDE                         : 1198
#      FDP                         : 5
#      FDR                         : 44
#      FDRE                        : 3
#      FDRS                        : 3
#      FDRSE                       : 3
#      FDS                         : 10
#      LD_1                        : 32
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 6
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     2703  out of   4656    58%  
 Number of Slice Flip Flops:           2494  out of   9312    26%  
 Number of 4 input LUTs:               4343  out of   9312    46%  
 Number of IOs:                          24
 Number of bonded IOBs:                  22  out of    232     9%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                  | Clock buffer(FF name)        | Load  |
--------------------------------------------------------------+------------------------------+-------+
CCLK                                                          | BUFGP                        | 158   |
M2/clk1                                                       | BUFG                         | 1064  |
MM2/pbreg1                                                    | BUFG                         | 1238  |
U1/M1/ALU_operation_0                                         | NONE(U1/M2/D1/mask4_16)      | 2     |
U1/M2/mux_Alu_A/o_cmp_eq00001(U1/M2/mux_Alu_A/o_cmp_eq00001:O)| BUFG(*)(U1/M2/mux_Alu_A/o_31)| 32    |
--------------------------------------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
MM1/pbreg(MM1/pbreg:Q)             | NONE(U1/M1/ALUSrcA_0)  | 1103  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 23.554ns (Maximum Frequency: 42.455MHz)
   Minimum input arrival time before clock: 10.887ns
   Maximum output required time after clock: 8.454ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CCLK'
  Clock period: 20.645ns (frequency: 48.438MHz)
  Total number of paths / destination ports: 9082366 / 212
-------------------------------------------------------------------------
Delay:               20.645ns (Levels of Logic = 22)
  Source:            M0/M0/lcdcount_1 (FF)
  Destination:       M0/M0/lcdstate_6 (FF)
  Source Clock:      CCLK rising
  Destination Clock: CCLK rising

  Data Path: M0/M0/lcdcount_1 to M0/M0/lcdstate_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  M0/M0/lcdcount_1 (M0/M0/lcdcount_1)
     LUT1:I0->O            1   0.704   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<1>_rt (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<1> (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<2> (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<3> (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<4> (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<5> (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<6> (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<7> (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  M0/M0/Madd_old_lcdcount_27_addsub0000_cy<8> (M0/M0/Madd_old_lcdcount_27_addsub0000_cy<8>)
     XORCY:CI->O           4   0.804   0.591  M0/M0/Madd_old_lcdcount_27_addsub0000_xor<9> (M0/M0/old_lcdcount_27_addsub0000<9>)
     LUT4_D:I3->O          4   0.704   0.622  M0/M0/old_lcdstate_29_cmp_eq0000115 (M0/M0/old_lcdstate_29_cmp_eq0000115)
     LUT4:I2->O            4   0.704   0.591  M0/M0/old_lcdstate_29_cmp_eq0000145 (M0/M0/old_lcdstate_29_cmp_eq0000145)
     LUT4_D:I3->LO         1   0.704   0.104  M0/M0/old_lcdstate_29_cmp_eq00021 (N2131)
     LUT4:I3->O            1   0.704   0.424  M0/M0/_old_lcdcount_30<4>12_SW0_SW0 (N661)
     LUT4_D:I3->O          4   0.704   0.591  M0/M0/_old_lcdcount_30<4>12 (M0/M0/N96)
     LUT4:I3->O            3   0.704   0.610  M0/M0/lcdstate_mux0000<32>3_SW0 (N489)
     LUT4:I1->O           16   0.704   1.038  M0/M0/lcdstate_mux0000<32>3 (M0/M0/N54)
     LUT4:I3->O            6   0.704   0.704  M0/M0/_old_lcdstate_37<6>1 (M0/M0/_old_lcdstate_37<6>)
     LUT4:I2->O            4   0.704   0.622  M0/M0/_old_lcdcount_42<5>11 (M0/M0/N751)
     LUT4_D:I2->O          8   0.704   0.761  M0/M0/_old_lcdcount_42<6> (M0/M0/_old_lcdcount_42<6>)
     LUT4_D:I3->O          5   0.704   0.637  M0/M0/lcdstate_mux0000<38>20_SW0 (N578)
     LUT4:I3->O            1   0.704   0.420  M0/M0/lcdstate_mux0000<34>20 (M0/M0/lcdstate_mux0000<34>20)
     FDS:S                     0.911          M0/M0/lcdstate_6
    ----------------------------------------
    Total                     20.645ns (12.335ns logic, 8.310ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M2/clk1'
  Clock period: 3.986ns (frequency: 250.878MHz)
  Total number of paths / destination ports: 1042 / 38
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 5)
  Source:            U2/RAM_0_31 (FF)
  Destination:       U2/D_Out_31 (FF)
  Source Clock:      M2/clk1 falling
  Destination Clock: M2/clk1 falling

  Data Path: U2/RAM_0_31 to U2/D_Out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  U2/RAM_0_31 (U2/RAM_0_31)
     LUT3:I1->O            1   0.704   0.000  U2/mux24_10 (U2/mux24_10)
     MUXF5:I0->O           1   0.321   0.000  U2/mux24_8_f5 (U2/mux24_8_f5)
     MUXF6:I0->O           1   0.521   0.000  U2/mux24_6_f6 (U2/mux24_6_f6)
     MUXF7:I0->O           1   0.521   0.000  U2/mux24_4_f7 (U2/mux24_4_f7)
     MUXF8:I0->O           1   0.521   0.000  U2/mux24_2_f8 (U2/_varindex0000<31>)
     FDE:D                     0.308          U2/D_Out_31
    ----------------------------------------
    Total                      3.986ns (3.487ns logic, 0.499ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MM2/pbreg1'
  Clock period: 23.554ns (frequency: 42.455MHz)
  Total number of paths / destination ports: 28692798 / 2198
-------------------------------------------------------------------------
Delay:               23.554ns (Levels of Logic = 24)
  Source:            U1/M2/Inst_R_17_1 (FF)
  Destination:       U1/M2/PC_Current_31 (FF)
  Source Clock:      MM2/pbreg1 rising
  Destination Clock: MM2/pbreg1 rising

  Data Path: U1/M2/Inst_R_17_1 to U1/M2/PC_Current_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  U1/M2/Inst_R_17_1 (U1/M2/Inst_R_17_1)
     LUT2_D:I0->O          8   0.704   0.761  U1/M2/reg_files/varindex0001_cmp_eq000211 (U1/M2/reg_files/N90)
     LUT4_D:I3->O         31   0.704   1.266  U1/M2/reg_files/varindex0001_cmp_eq00301 (U1/M2/reg_files/varindex0001_cmp_eq0030)
     LUT4:I3->O            1   0.704   0.499  U1/M2/reg_files/rdata_B<14>127 (U1/M2/reg_files/rdata_B<14>127)
     LUT4:I1->O            1   0.704   0.499  U1/M2/reg_files/rdata_B<14>137 (U1/M2/reg_files/rdata_B<14>137)
     LUT4:I1->O            2   0.704   0.451  U1/M2/reg_files/rdata_B<14>198 (U1/M2/reg_files/rdata_B<14>198)
     LUT4:I3->O           17   0.704   1.130  U1/M2/mux_Alu_B/Mmux_o11 (U1/M2/Alu_B<14>)
     LUT3:I1->O            1   0.704   0.000  U1/M2/D1/Sh641031_F (N1442)
     MUXF5:I0->O           3   0.321   0.566  U1/M2/D1/Sh641031 (U1/M2/D1/Sh64_bdd18)
     LUT3_D:I2->O          1   0.704   0.424  U1/M2/D1/Sh7241 (U1/M2/D1/Sh72_bdd1)
     LUT4:I3->O            1   0.704   0.000  U1/M2/D1/Sh72133_G (N1515)
     MUXF5:I1->O           1   0.321   0.424  U1/M2/D1/Sh72133 (U1/M2/D1/Sh72)
     LUT4:I3->O            1   0.704   0.000  U1/M2/D1/ALU_operation<3>_884 (U1/M2/D1/ALU_operation<3>_884)
     MUXF5:I0->O           1   0.321   0.000  U1/M2/D1/ALU_operation<3>_6_f5_55 (U1/M2/D1/ALU_operation<3>_6_f556)
     MUXF6:I1->O           2   0.521   0.482  U1/M2/D1/ALU_operation<3>_5_f6_27 (U1/M2/D1/ALU_operation<3>_5_f628)
     LUT3:I2->O            3   0.704   0.535  U1/M2/D1/ALU_operation<3>291 (U1/M2/res<8>)
     LUT4:I3->O            1   0.704   0.424  U1/M2/D1/zero_cmp_eq0000_wg_lut<2>_SW0 (N1271)
     LUT4:I3->O            1   0.704   0.000  U1/M2/D1/zero_cmp_eq0000_wg_lut<2> (U1/M2/D1/zero_cmp_eq0000_wg_lut<2>)
     MUXCY:S->O            1   0.464   0.000  U1/M2/D1/zero_cmp_eq0000_wg_cy<2> (U1/M2/D1/zero_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U1/M2/D1/zero_cmp_eq0000_wg_cy<3> (U1/M2/D1/zero_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U1/M2/D1/zero_cmp_eq0000_wg_cy<4> (U1/M2/D1/zero_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U1/M2/D1/zero_cmp_eq0000_wg_cy<5> (U1/M2/D1/zero_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U1/M2/D1/zero_cmp_eq0000_wg_cy<6> (U1/M2/D1/zero_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.459   0.424  U1/M2/D1/zero_cmp_eq0000_wg_cy<7> (U1/M2/D1/zero_cmp_eq0000_wg_cy<7>)
     LUT4:I3->O           32   0.704   1.262  U1/M2/modificative1 (U1/M2/modificative)
     FDCE:CE                   0.555          U1/M2/PC_Current_0
    ----------------------------------------
    Total                     23.554ns (13.645ns logic, 9.909ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M2/clk1'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              3.117ns (Levels of Logic = 3)
  Source:            BTN<0> (PAD)
  Destination:       MM2/pbreg (FF)
  Destination Clock: M2/clk1 rising

  Data Path: BTN<0> to MM2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.566  BTN_0_IBUF (BTN_0_IBUF)
     LUT4:I2->O            1   0.704   0.000  MM2/pbreg_mux0000_F (N1896)
     MUXF5:I0->O           1   0.321   0.000  MM2/pbreg_mux0000 (MM2/pbreg_mux0000)
     FD:D                      0.308          MM2/pbreg
    ----------------------------------------
    Total                      3.117ns (2.551ns logic, 0.566ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CCLK'
  Total number of paths / destination ports: 1632 / 7
-------------------------------------------------------------------------
Offset:              10.887ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       M0/M1/lcddatin_2 (FF)
  Destination Clock: CCLK rising

  Data Path: SW<2> to M0/M1/lcddatin_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           128   1.218   1.468  SW_2_IBUF (SW_2_IBUF)
     LUT3:I0->O            1   0.704   0.000  dis_data_in_mux0000<30>84_F (N1940)
     MUXF5:I0->O           1   0.321   0.455  dis_data_in_mux0000<30>84 (dis_data_in_mux0000<30>84)
     LUT4:I2->O            1   0.704   0.000  dis_data_in_mux0000<30>277_G (N1945)
     MUXF5:I1->O           5   0.321   0.808  dis_data_in_mux0000<30>277 (dis_data_in<14>)
     LUT4:I0->O            1   0.704   0.000  M0/M1/lcddatin_mux0000<5>3551 (M0/M1/lcddatin_mux0000<5>3551)
     MUXF5:I1->O           1   0.321   0.595  M0/M1/lcddatin_mux0000<5>355_f5 (M0/M1/lcddatin_mux0000<5>355)
     LUT2:I0->O            1   0.704   0.424  M0/M1/lcddatin_mux0000<5>368 (M0/M1/lcddatin_mux0000<5>368)
     LUT4:I3->O            1   0.704   0.424  M0/M1/lcddatin_mux0000<5>394 (M0/M1/lcddatin_mux0000<5>394)
     LUT4:I3->O            1   0.704   0.000  M0/M1/lcddatin_mux0000<5>404 (M0/M1/lcddatin_mux0000<5>)
     FDE:D                     0.308          M0/M1/lcddatin_2
    ----------------------------------------
    Total                     10.887ns (6.713ns logic, 4.174ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CCLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            M0/M0/elcd (FF)
  Destination:       LCDE (PAD)
  Source Clock:      CCLK rising

  Data Path: M0/M0/elcd to LCDE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  M0/M0/elcd (M0/M0/elcd)
     OBUF:I->O                 3.272          LCDE_OBUF (LCDE)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M2/clk1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.571ns (Levels of Logic = 1)
  Source:            MM2/pbreg (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      M2/clk1 rising

  Data Path: MM2/pbreg to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.708  MM2/pbreg (MM2/pbreg1)
     OBUF:I->O                 3.272          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      4.571ns (3.863ns logic, 0.708ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MM2/pbreg1'
  Total number of paths / destination ports: 43 / 5
-------------------------------------------------------------------------
Offset:              8.454ns (Levels of Logic = 4)
  Source:            U1/M1/state_FSM_FFd5 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      MM2/pbreg1 rising

  Data Path: U1/M1/state_FSM_FFd5 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  U1/M1/state_FSM_FFd5 (U1/M1/state_FSM_FFd5)
     LUT4:I0->O            1   0.704   0.424  U1/M1/CPU_MIO_or00032_SW0 (N137)
     LUT4:I3->O            4   0.704   0.762  U1/M1/CPU_MIO_or00032 (U1/M1/N22)
     LUT2:I0->O            4   0.704   0.587  U1/M1/state_or00011 (LED_3_OBUF)
     OBUF:I->O                 3.272          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      8.454ns (5.975ns logic, 2.479ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 58.79 secs
 
--> 

Total memory usage is 401272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :   18 (   0 filtered)

