// Seed: 4133803641
module module_0 ();
  assign id_1 = id_1;
  supply1 id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0
    , id_2
);
  supply1 id_3;
  assign id_3 = {1, 1, id_3} - 1;
  module_0();
  assign id_3 = id_3;
  assign id_3 = id_0;
endmodule
module module_2 (
    output uwire id_0,
    output wand id_1,
    input tri0 id_2,
    input wor id_3,
    input tri id_4,
    output wor id_5,
    input supply0 id_6,
    output tri id_7,
    input uwire id_8,
    input wor id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    output uwire id_13,
    output wand id_14,
    output wand id_15
    , id_21,
    input wire id_16,
    output tri id_17,
    output tri id_18,
    input wand id_19
);
  xor (id_0, id_11, id_16, id_19, id_2, id_21, id_3, id_4, id_6, id_8, id_9);
  module_0();
endmodule
