INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/ram_12x16/sim/ram_12x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_12x16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dac_channel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sim_1/imports/new/signal_generator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_generator_tb'
