<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p140" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_140{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_140{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_140{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_140{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_140{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_140{left:145px;bottom:874px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t7_140{left:145px;bottom:847px;letter-spacing:-0.12px;}
#t8_140{left:145px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t9_140{left:145px;bottom:814px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#ta_140{left:145px;bottom:794px;}
#tb_140{left:182px;bottom:794px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_140{left:318px;bottom:794px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#td_140{left:145px;bottom:774px;}
#te_140{left:182px;bottom:774px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tf_140{left:384px;bottom:774px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tg_140{left:145px;bottom:754px;}
#th_140{left:182px;bottom:754px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ti_140{left:433px;bottom:754px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tj_140{left:145px;bottom:734px;}
#tk_140{left:182px;bottom:734px;letter-spacing:-0.14px;word-spacing:0.05px;}
#tl_140{left:397px;bottom:734px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tm_140{left:145px;bottom:714px;}
#tn_140{left:182px;bottom:714px;letter-spacing:-0.14px;word-spacing:0.03px;}
#to_140{left:426px;bottom:714px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tp_140{left:145px;bottom:695px;}
#tq_140{left:182px;bottom:695px;letter-spacing:-0.14px;word-spacing:0.05px;}
#tr_140{left:407px;bottom:695px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ts_140{left:145px;bottom:675px;}
#tt_140{left:182px;bottom:675px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tu_140{left:417px;bottom:675px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tv_140{left:145px;bottom:647px;letter-spacing:-0.11px;}
#tw_140{left:595px;bottom:648px;letter-spacing:-0.04px;}
#tx_140{left:661px;bottom:647px;letter-spacing:-0.08px;}
#ty_140{left:145px;bottom:632px;letter-spacing:-0.01px;}
#tz_140{left:235px;bottom:630px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t10_140{left:145px;bottom:601px;letter-spacing:-0.12px;}
#t11_140{left:182px;bottom:601px;letter-spacing:-0.13px;}
#t12_140{left:207px;bottom:601px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t13_140{left:272px;bottom:601px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t14_140{left:182px;bottom:578px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_140{left:182px;bottom:562px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t16_140{left:182px;bottom:545px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t17_140{left:564px;bottom:545px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_140{left:696px;bottom:545px;letter-spacing:-0.07px;}
#t19_140{left:182px;bottom:528px;letter-spacing:-0.12px;}
#t1a_140{left:266px;bottom:528px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1b_140{left:501px;bottom:528px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_140{left:145px;bottom:499px;letter-spacing:-0.1px;}
#t1d_140{left:182px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.95px;}
#t1e_140{left:182px;bottom:482px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1f_140{left:457px;bottom:483px;letter-spacing:-0.01px;}
#t1g_140{left:547px;bottom:482px;}
#t1h_140{left:182px;bottom:459px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1i_140{left:182px;bottom:439px;}
#t1j_140{left:218px;bottom:439px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1k_140{left:182px;bottom:420px;}
#t1l_140{left:218px;bottom:420px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1m_140{left:182px;bottom:400px;}
#t1n_140{left:218px;bottom:400px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1o_140{left:182px;bottom:377px;letter-spacing:-0.15px;}
#t1p_140{left:182px;bottom:354px;}
#t1q_140{left:218px;bottom:354px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1r_140{left:182px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t1s_140{left:182px;bottom:315px;letter-spacing:-0.27px;}
#t1t_140{left:203px;bottom:314px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#t1u_140{left:361px;bottom:315px;letter-spacing:-0.22px;}
#t1v_140{left:382px;bottom:314px;letter-spacing:-0.1px;word-spacing:-0.34px;}
#t1w_140{left:561px;bottom:315px;letter-spacing:-0.22px;}
#t1x_140{left:582px;bottom:314px;letter-spacing:-0.1px;word-spacing:-0.35px;}
#t1y_140{left:182px;bottom:297px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1z_140{left:400px;bottom:299px;}
#t20_140{left:491px;bottom:297px;}
#t21_140{left:145px;bottom:268px;letter-spacing:-0.09px;}
#t22_140{left:182px;bottom:268px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_140{left:182px;bottom:251px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t24_140{left:256px;bottom:253px;letter-spacing:-0.04px;}
#t25_140{left:319px;bottom:251px;}
#t26_140{left:145px;bottom:224px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t27_140{left:145px;bottom:207px;letter-spacing:-0.12px;}
#t28_140{left:145px;bottom:190px;letter-spacing:-0.14px;}
#t29_140{left:169px;bottom:192px;letter-spacing:-0.01px;}
#t2a_140{left:262px;bottom:190px;letter-spacing:-0.07px;}
#t2b_140{left:276px;bottom:192px;letter-spacing:-0.04px;}
#t2c_140{left:341px;bottom:190px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#t2d_140{left:145px;bottom:173px;letter-spacing:-0.13px;}
#t2e_140{left:145px;bottom:146px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2f_140{left:614px;bottom:146px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2g_140{left:715px;bottom:146px;letter-spacing:-0.12px;}
#t2h_140{left:145px;bottom:129px;letter-spacing:-0.12px;word-spacing:-0.6px;}
#t2i_140{left:145px;bottom:112px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2j_140{left:145px;bottom:97px;letter-spacing:-0.01px;}
#t2k_140{left:239px;bottom:96px;letter-spacing:-0.09px;}
#t2l_140{left:262px;bottom:97px;letter-spacing:-0.04px;}
#t2m_140{left:328px;bottom:96px;letter-spacing:-0.15px;}

.s1_140{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_140{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_140{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_140{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_140{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_140{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_140{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_140{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts140" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg140Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg140" style="-webkit-user-select: none;"><object width="825" height="990" data="140/140.svg" type="image/svg+xml" id="pdf140" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_140" class="t s1_140">The ARM Instruction Set </span>
<span id="t2_140" class="t s2_140">A3-32 </span><span id="t3_140" class="t s1_140">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_140" class="t s2_140">ARM DDI 0100I </span>
<span id="t5_140" class="t s3_140">A3.16 </span><span id="t6_140" class="t s3_140">Extending the instruction set </span>
<span id="t7_140" class="t s4_140">Successive versions of the ARM architecture have extended the instruction set in a number of areas. This </span>
<span id="t8_140" class="t s4_140">section describes the six areas where extensions have occurred, and where further extensions can occur in </span>
<span id="t9_140" class="t s4_140">the future: </span>
<span id="ta_140" class="t s4_140">• </span><span id="tb_140" class="t s5_140">Media instruction space </span><span id="tc_140" class="t s4_140">on page A3-33 </span>
<span id="td_140" class="t s4_140">• </span><span id="te_140" class="t s5_140">Multiply instruction extension space </span><span id="tf_140" class="t s4_140">on page A3-35 </span>
<span id="tg_140" class="t s4_140">• </span><span id="th_140" class="t s5_140">Control and DSP instruction extension space </span><span id="ti_140" class="t s4_140">on page A3-36 </span>
<span id="tj_140" class="t s4_140">• </span><span id="tk_140" class="t s5_140">Load/store instruction extension space </span><span id="tl_140" class="t s4_140">on page A3-38 </span>
<span id="tm_140" class="t s4_140">• </span><span id="tn_140" class="t s5_140">Architecturally Undefined Instruction space </span><span id="to_140" class="t s4_140">on page A3-39 </span>
<span id="tp_140" class="t s4_140">• </span><span id="tq_140" class="t s5_140">Coprocessor instruction extension space </span><span id="tr_140" class="t s4_140">on page A3-40 </span>
<span id="ts_140" class="t s4_140">• </span><span id="tt_140" class="t s5_140">Unconditional instruction extension space </span><span id="tu_140" class="t s4_140">on page A3-41. </span>
<span id="tv_140" class="t s4_140">Instructions in these areas which have not yet been allocated a meaning are either </span><span id="tw_140" class="t s6_140">UNDEFINED </span><span id="tx_140" class="t s4_140">or </span>
<span id="ty_140" class="t s6_140">UNPREDICTABLE</span><span id="tz_140" class="t s4_140">. To determine which, use the following rules: </span>
<span id="t10_140" class="t s4_140">1. </span><span id="t11_140" class="t s4_140">The </span><span id="t12_140" class="t s5_140">decode bits </span><span id="t13_140" class="t s4_140">of an instruction are defined to be bits[27:20] and bits[7:4]. </span>
<span id="t14_140" class="t s4_140">In ARMv5 and above, the result of ANDing bits[31:28] together is also a decode bit. This bit </span>
<span id="t15_140" class="t s4_140">determines whether the condition field is 0b1111, which is used in ARMv5 and above to encode </span>
<span id="t16_140" class="t s4_140">various instructions which can only be executed unconditionally. See </span><span id="t17_140" class="t s5_140">Condition code 0b1111 </span><span id="t18_140" class="t s4_140">on </span>
<span id="t19_140" class="t s4_140">page A3-4 and </span><span id="t1a_140" class="t s5_140">Unconditional instruction extension space </span><span id="t1b_140" class="t s4_140">on page A3-41 for more information. </span>
<span id="t1c_140" class="t s4_140">2. </span><span id="t1d_140" class="t s4_140">If the decode bits of an instruction are equal to those of a defined instruction, but the whole instruction </span>
<span id="t1e_140" class="t s4_140">is not a defined instruction, then the instruction is </span><span id="t1f_140" class="t s6_140">UNPREDICTABLE</span><span id="t1g_140" class="t s4_140">. </span>
<span id="t1h_140" class="t s4_140">For example, suppose an instruction has: </span>
<span id="t1i_140" class="t s4_140">• </span><span id="t1j_140" class="t s4_140">bits[31:28] not equal to 0b1111 </span>
<span id="t1k_140" class="t s4_140">• </span><span id="t1l_140" class="t s4_140">bits[27:20] equal to 0b00010000 </span>
<span id="t1m_140" class="t s4_140">• </span><span id="t1n_140" class="t s4_140">bits[7:4] equal to 0b0000 </span>
<span id="t1o_140" class="t s4_140">but where: </span>
<span id="t1p_140" class="t s4_140">• </span><span id="t1q_140" class="t s4_140">bit[11] of the instruction is 1. </span>
<span id="t1r_140" class="t s4_140">Here, the instruction is in the control instruction extension space and has the same decode bits as an </span>
<span id="t1s_140" class="t v0_140 s7_140">MRS </span><span id="t1t_140" class="t s4_140">instruction, but is not a valid </span><span id="t1u_140" class="t v0_140 s7_140">MRS </span><span id="t1v_140" class="t s4_140">instruction because bit[11] of an </span><span id="t1w_140" class="t v0_140 s7_140">MRS </span><span id="t1x_140" class="t s4_140">instruction should be zero. </span>
<span id="t1y_140" class="t s4_140">Using the above rule, this instruction is </span><span id="t1z_140" class="t s6_140">UNPREDICTABLE</span><span id="t20_140" class="t s4_140">. </span>
<span id="t21_140" class="t s4_140">3. </span><span id="t22_140" class="t s4_140">If the decode bits of an instruction are not equal to those of any defined instruction, then the </span>
<span id="t23_140" class="t s4_140">instruction is </span><span id="t24_140" class="t s6_140">UNDEFINED</span><span id="t25_140" class="t s4_140">. </span>
<span id="t26_140" class="t s4_140">Rules 2 and 3 above apply separately to each ARM architecture version. As a result, the status of an </span>
<span id="t27_140" class="t s4_140">instruction might differ between architecture versions. Usually, this happens because an instruction which </span>
<span id="t28_140" class="t s4_140">was </span><span id="t29_140" class="t s6_140">UNPREDICTABLE </span><span id="t2a_140" class="t s4_140">or </span><span id="t2b_140" class="t s6_140">UNDEFINED </span><span id="t2c_140" class="t s4_140">in an earlier architecture version becomes a defined instruction in a later </span>
<span id="t2d_140" class="t s4_140">version. </span>
<span id="t2e_140" class="t s4_140">For the purposes of this section, all coprocessor instructions described in Chapter A4 </span><span id="t2f_140" class="t s5_140">ARM Instructions </span><span id="t2g_140" class="t s4_140">as </span>
<span id="t2h_140" class="t s4_140">appearing in a version of the architecture have been allocated. The definitions of any coprocessors using the </span>
<span id="t2i_140" class="t s4_140">coprocessor instructions determine the function of the instructions. Such coprocessors can define </span>
<span id="t2j_140" class="t s6_140">UNPREDICTABLE </span><span id="t2k_140" class="t s4_140">and </span><span id="t2l_140" class="t s6_140">UNDEFINED </span><span id="t2m_140" class="t s4_140">behaviours. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
