Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module rlc_design_tb.rlc_design_inst.rlc_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
