
projects/B1/out/B1.elf:     file format elf32-littlearm
projects/B1/out/B1.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a00038d

Program Header:
0x70000001 off    0x00014650 vaddr 0x1a004650 paddr 0x1a004650 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a4 vaddr 0x100000a4 paddr 0x100000a4 align 2**16
         filesz 0x00000000 memsz 0x000021ec flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00004658 memsz 0x00004658 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a004658 align 2**16
         filesz 0x000000a4 memsz 0x000000a4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000464c  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a4  10000000  1a004658  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
  6 .bss          000021ec  100000a4  100000a4  000100a4  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 11 .init_array   00000004  1a00464c  1a00464c  0001464c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a004650  1a004650  00014650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 18 .noinit       00000000  10002290  10002290  000200a4  2**2
                  CONTENTS
 19 .debug_info   00027c3b  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00005703  00000000  00000000  00047cdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000c850  00000000  00000000  0004d3e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000e78  00000000  00000000  00059c32  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 000010b0  00000000  00000000  0005aaaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000e9cd  00000000  00000000  0005bb5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   000180c7  00000000  00000000  0006a527  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002f001  00000000  00000000  000825ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000b15ef  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000b1657  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002c4c  00000000  00000000  000b168c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a4 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a00464c l    d  .init_array	00000000 .init_array
1a004650 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002290 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 B1.c
100000a4 l     O .bss	00000001 debugPrint
00000000 l    df *ABS*	00000000 system.c
100000a8 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 heap_1.c
100000b0 l     O .bss	00002000 ucHeap
100000ac l     O .bss	00000004 pucAlignedHeap.11512
100020b0 l     O .bss	00000004 xNextFreeByte
00000000 l    df *ABS*	00000000 queue.c
1a000566 l     F .text	0000001e prvIsQueueFull
1a000584 l     F .text	0000001a prvIsQueueEmpty
1a00059e l     F .text	00000076 prvCopyDataToQueue
1a000614 l     F .text	00000024 prvCopyDataFromQueue
1a000638 l     F .text	0000006e prvUnlockQueue
1a00072c l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a000cb0 l     F .text	0000002c prvResetNextTaskUnblockTime
1a000cdc l     F .text	00000012 prvDeleteTCB
1a000cee l     F .text	00000090 prvInitialiseNewTask
1a000d80 l     F .text	00000068 prvInitialiseTaskLists
1a000de8 l     F .text	000000ac prvAddNewTaskToReadyList
1a000e94 l     F .text	0000004c prvCheckTasksWaitingTermination
1a000ee0 l     F .text	00000028 prvIdleTask
1a000f08 l     F .text	00000098 prvAddCurrentTaskToDelayedList
100020b8 l     O .bss	00000004 pxDelayedTaskList
100020bc l     O .bss	00000004 pxOverflowDelayedTaskList
100020c0 l     O .bss	0000008c pxReadyTasksLists
1000214c l     O .bss	00000004 uxCurrentNumberOfTasks
10002150 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10002154 l     O .bss	00000004 uxPendedTicks
10002158 l     O .bss	00000004 uxSchedulerSuspended
1000215c l     O .bss	00000004 uxTaskNumber
10002160 l     O .bss	00000004 uxTopReadyPriority
10002164 l     O .bss	00000014 xDelayedTaskList1
10002178 l     O .bss	00000014 xDelayedTaskList2
1000218c l     O .bss	00000004 xIdleTaskHandle
10002190 l     O .bss	00000004 xNextTaskUnblockTime
10002194 l     O .bss	00000004 xNumOfOverflows
10002198 l     O .bss	00000014 xPendingReadyList
100021ac l     O .bss	00000004 xSchedulerRunning
100021b0 l     O .bss	00000014 xSuspendedTaskList
100021c4 l     O .bss	00000014 xTasksWaitingTermination
100021d8 l     O .bss	00000004 xTickCount
100021dc l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a0016e4 l     F .text	00000020 prvGetNextExpireTime
1a001704 l     F .text	00000048 prvInsertTimerInActiveList
1a00174c l     F .text	0000005c prvCheckForValidListAndQueue
1a001ad0 l     F .text	00000016 prvTimerTask
1a001864 l     F .text	00000078 prvSwitchTimerLists
1a0018dc l     F .text	0000002c prvSampleTimeNow
1a001908 l     F .text	00000060 prvProcessExpiredTimer
1a001968 l     F .text	00000074 prvProcessTimerOrBlockTask
1a0019dc l     F .text	000000f4 prvProcessReceivedCommands
100021e0 l     O .bss	00000004 pxCurrentTimerList
100021e4 l     O .bss	00000004 pxOverflowTimerList
100021e8 l     O .bss	00000014 xActiveTimerList1
100021fc l     O .bss	00000014 xActiveTimerList2
10002210 l     O .bss	00000004 xLastTime.11818
10002214 l     O .bss	00000004 xTimerQueue
10002218 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a001ae8 l     F .text	00000040 prvTaskExitError
1a001b28 l     F .text	00000022 prvPortStartFirstTask
1a001b50 l     F .text	0000000e vPortEnableVFP
1a001bb0 l       .text	00000000 pxCurrentTCBConst2
1a001c90 l       .text	00000000 pxCurrentTCBConst
1000221c l     O .bss	00000001 ucMaxSysCallPriority
10002220 l     O .bss	00000004 ulMaxPRIGROUPValue
10000000 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board.c
1a001e84 l     F .text	00000044 Board_LED_Init
1a001ec8 l     F .text	00000040 Board_TEC_Init
1a001f08 l     F .text	00000040 Board_GPIO_Init
1a001f48 l     F .text	00000030 Board_ADC_Init
1a001f78 l     F .text	00000038 Board_SPI_Init
1a001fb0 l     F .text	00000024 Board_I2C_Init
1a004310 l     O .text	00000008 GpioButtons
1a004318 l     O .text	0000000c GpioLeds
1a004324 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a00433c l     O .text	00000004 InitClkStates
1a004340 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000004 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0021a0 l     F .text	0000002c Chip_UART_GetIndex
1a0043b4 l     O .text	00000008 UART_BClock
1a0043bc l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a00233c l     F .text	00000014 Chip_ADC_GetClockIndex
1a002350 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002418 l     F .text	000000a0 pll_calc_divs
1a0024b8 l     F .text	0000010c pll_get_frac
1a0025c4 l     F .text	0000004c Chip_Clock_FindBaseClock
1a002838 l     F .text	00000022 Chip_Clock_GetDivRate
10002228 l     O .bss	00000008 audio_usb_pll_freq
1a0043d0 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a00443c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002b00 l     F .text	00000014 Chip_SSP_GetClockIndex
1a002b14 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000003c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_uart.c
1a004484 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a002c84 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002230 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_print.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a0033f0 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a0037a4 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
10000044 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a004650 l       .init_array	00000000 __init_array_end
1a00464c l       .bss_RAM5	00000000 __preinit_array_end
1a00464c l       .init_array	00000000 __init_array_start
1a00464c l       .bss_RAM5	00000000 __preinit_array_start
1a00265c g     F .text	0000001c Chip_Clock_GetDividerSource
1a00042c g     F .text	00000012 _isatty_r
1a003d8c g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00043e g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a001bf8 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a003d5c g     F .text	00000030 printf
1a00206a g     F .text	00000008 __stdio_init
10002284 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a003ed2 g     F .text	00000024 __sseek
1a0034a0 g     F .text	00000070 __sinit
1a003f00 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a000b6c g     F .text	00000052 vQueueWaitForMessageRestricted
1a003444 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a0023f6 g     F .text	0000000c Chip_ADC_SetResolution
1a0041fc g     F .text	0000000c __malloc_unlock
1a001c94 g     F .text	0000002c SysTick_Handler
1a002220 g     F .text	00000040 Chip_UART_SetBaud
10002285 g     O .bss	00000001 __lock___arc4random_mutex
1a000388  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00200c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a001c30 g     F .text	00000064 PendSV_Handler
1a000918 g     F .text	000000ce xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a004658 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
100020b4 g     O .bss	00000004 pxCurrentTCB
1a000422 g     F .text	0000000a _fstat_r
53ff7502 g       *ABS*	00000000 __valid_user_code_checksum
1a004658 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a001568 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a0028da g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a001cf8 g     F .text	00000110 xPortStartScheduler
1a003626 g     F .text	0000001c memcpy
1a001474 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a003438 g     F .text	0000000c _cleanup_r
1a001cc0  w    F .text	00000038 vPortSetupTimerInterrupt
1a002f68 g     F .text	00000000 .hidden __aeabi_uldivmod
10002290 g       .noinit	00000000 _noinit
1a003e68 g     F .text	00000010 puts
1a000550 g     F .text	00000016 vPortFree
1000227c g     O .bss	00000004 SystemCoreClock
1a0021cc g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a001e08 g     F .text	0000005c vPortValidateInterruptPriority
1a000180  w    F .text	00000002 UsageFault_Handler
1a002958 g     F .text	0000004c Chip_Clock_GetRate
1a000bda g     F .text	00000016 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a002f58 g     F .text	00000010 printInitUart
1a0020ac g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a002f98 g     F .text	000002d0 .hidden __udivmoddi4
1a0004c0 g     F .text	00000020 _sbrk_r
1a00430c g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000448 g     F .text	0000004e _read_r
1a000bd4 g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0009e8 g     F .text	0000015c xQueueReceive
1000223c g     O .bss	00000040 xQueueRegistry
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a004650 g       .ARM.exidx	00000000 __exidx_start
10002286 g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
10002287 g     O .bss	00000001 __lock___sinit_recursive_mutex
1a004614 g     O .text	00000004 _global_impure_ptr
1a0035d8 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a0004e0 g     F .text	00000070 pvPortMalloc
1a002028 g     F .text	00000030 Board_Init
1a000416  w    F .text	00000002 _init
1a000bbe g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a001098 g     F .text	0000000c xTaskGetTickCount
1a000798 g     F .text	00000180 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002290 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a00038c g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a002168 g     F .text	00000038 Chip_I2C_SetClockRate
1a001630 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a002610 g     F .text	0000004c Chip_Clock_EnableCrystal
10002288 g     O .bss	00000001 __lock___malloc_recursive_mutex
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0014dc g     F .text	0000008c xTaskRemoveFromEventList
1a000c78  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a0045b4 g     O .text	00000020 __sf_fake_stderr
1a000300 g     F .text	0000002e heart_beat
1a002144 g     F .text	00000024 Chip_I2C_Init
1a003624 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a0027cc g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a0044cc g     O .text	000000e6 gpioPinsInit
1a000c4c  w    F .text	0000002c vAssertCalled
1a002b2c g     F .text	00000012 Chip_SSP_SetClockRate
1a0037d2 g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a003470 g     F .text	0000000c __sfp_lock_acquire
1a004150 g     F .text	00000000 memchr
1a001580 g     F .text	00000084 xTaskCheckForTimeOut
1a003654 g     F .text	0000009c _free_r
1a0028b4 g     F .text	00000026 Chip_Clock_GetBaseClock
100000a4 g       .bss	00000000 _bss
1a0023c4 g     F .text	00000032 Chip_ADC_SetSampleRate
10002224 g     O .bss	00000004 freeRtosInterruptCallback
1a001088 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a002b3e g     F .text	0000003e Chip_SSP_SetBitRate
1a000c24 g     F .text	00000026 uxListRemove
1a0029a4 g     F .text	00000002 Chip_GPIO_Init
1a004338 g     O .text	00000004 OscRateIn
1a002c08 g     F .text	0000007c uartInit
10002290 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0013a8 g     F .text	000000cc vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a0014a4 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000418 g     F .text	0000000a _close_r
1a002cb8 g     F .text	000001ac gpioInit
1a0017f8 g     F .text	0000006c xTimerGenericCommand
1a003fa4 g     F .text	000000dc __swsetup_r
1a000c94  w    F .text	0000001c vApplicationStackOverflowHook
1a003268  w    F .text	00000002 .hidden __aeabi_ldiv0
1a003510 g     F .text	0000008c __sfp
1a003494 g     F .text	0000000c __sinit_lock_release
1a003e78 g     F .text	00000022 __sread
1a002ed0 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0041f0 g     F .text	0000000c __malloc_lock
1a001ff8 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a003378 g     F .text	00000078 _fflush_r
1a0045d4 g     O .text	00000020 __sf_fake_stdin
1a002678 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a003622 g     F .text	00000002 __retarget_lock_acquire_recursive
1a003642 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000330 g     F .text	00000058 main
1a003620 g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a000bf0 g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a001b90 g     F .text	00000024 SVC_Handler
1a003ef6 g     F .text	00000008 __sclose
1a0017a8 g     F .text	00000050 xTimerCreateTimerTask
1a0036f0 g     F .text	000000b4 _malloc_r
1a0012b8 g     F .text	000000a4 vTaskDelayUntil
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a0028e8 g     F .text	0000003c Chip_Clock_EnableOpts
1a002062 g     F .text	00000008 __stdio_getchar
1a00074e g     F .text	00000048 xQueueGenericCreate
1a002694 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a00274c g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a002bb4 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a002e64 g     F .text	0000006a gpioWrite
1a000414  w    F .text	00000002 _fini
1a003d5c g     F .text	00000030 iprintf
1a0011bc g     F .text	000000fc xTaskResumeAll
1a001004 g     F .text	00000084 vTaskStartScheduler
1a002384 g     F .text	00000040 Chip_ADC_Init
10002280 g     O .bss	00000004 g_pUsbApi
1a002074 g     F .text	00000038 Board_SetupMuxing
1a002260 g     F .text	000000dc Chip_UART_SetBaudFDR
1a000496 g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a003a48 g     F .text	000000ea _printf_common
10000040 g     O .data	00000004 _impure_ptr
1a00326c g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a001604 g     F .text	0000000c vTaskMissedYield
10002290 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a002b7c g     F .text	00000038 Chip_SSP_Init
1a000b44 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0010a4 g     F .text	00000118 xTaskIncrementTick
1a004080 g     F .text	00000048 __swhatbuf_r
1a001e64 g     F .text	00000020 DAC_IRQHandler
1a001fd4 g     F .text	00000024 Board_Debug_Init
1a002058 g     F .text	0000000a __stdio_putchar
1a0006a8 g     F .text	00000084 xQueueGenericReset
100000a4 g       .data	00000000 _edata
1a002124 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
10002289 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a000fa0 g     F .text	00000062 xTaskCreate
1a0029a8 g     F .text	00000158 Chip_SetupCoreClock
1a003e9a g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a0037f8 g     F .text	00000250 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a00359c g     F .text	0000003c _fwalk_reent
1a002404 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a00135c g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a00347c g     F .text	0000000c __sfp_lock_release
1a0045f4 g     O .text	00000020 __sf_fake_stdout
1a001610 g     F .text	00000020 xTaskGetSchedulerState
1a003268  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1000228a g     O .bss	00000001 __lock___dd_hash_mutex
1a0040c8 g     F .text	00000080 __smakebuf_r
1000228b g     O .bss	00000001 __lock___tz_mutex
1a001b64 g     F .text	0000002c pxPortInitialiseStack
1a003b34 g     F .text	00000228 _printf_i
1a002924 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002238 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a002eec g     F .text	0000006c boardInit
1a001bb4 g     F .text	00000044 vPortEnterCritical
10002234 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0037f8 g     F .text	00000250 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a00285c g     F .text	00000058 Chip_Clock_SetBaseClock
1a002bec g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1000228c g     O .bss	00000001 __lock___sfp_recursive_mutex
1a003488 g     F .text	0000000c __sinit_lock_acquire
1a002118 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 8d 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 02 75 ff 53     }............u.S
	...
1a00002c:	91 1b 00 1a 85 01 00 1a 00 00 00 00 31 1c 00 1a     ............1...
1a00003c:	95 1c 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	65 1e 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     e...............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	d1 2e 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a004658 	.word	0x1a004658
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a4 	.word	0x000000a4
1a000120:	1a004658 	.word	0x1a004658
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a004658 	.word	0x1a004658
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a004658 	.word	0x1a004658
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a004658 	.word	0x1a004658
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a4 	.word	0x100000a4
1a000154:	000021ec 	.word	0x000021ec
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <heart_beat>:



// Implementacion de funcion de la tarea
void heart_beat( void* taskParmPtr )
{
1a000300:	b500      	push	{lr}
1a000302:	b083      	sub	sp, #12
    // ---------- CONFIGURACIONES ------------------------------


    TickType_t xPeriodicity =  2*LOADING_RATE;					// Idem anterior pero mas elegante

    TickType_t xLastWakeTime = xTaskGetTickCount();
1a000304:	f000 fec8 	bl	1a001098 <xTaskGetTickCount>
1a000308:	9001      	str	r0, [sp, #4]
    gpioMap_t led = LEDB;

    // ---------- REPETIR POR SIEMPRE --------------------------
    while( TRUE )
    {
        gpioWrite( led , ON );
1a00030a:	2101      	movs	r1, #1
1a00030c:	202a      	movs	r0, #42	; 0x2a
1a00030e:	f002 fda9 	bl	1a002e64 <gpioWrite>
        vTaskDelay( LOADING_RATE ); // Envia la tarea al estado bloqueado
1a000312:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a000316:	f001 f821 	bl	1a00135c <vTaskDelay>
        gpioWrite( led ,OFF );
1a00031a:	2100      	movs	r1, #0
1a00031c:	202a      	movs	r0, #42	; 0x2a
1a00031e:	f002 fda1 	bl	1a002e64 <gpioWrite>

        //vTaskDelay( 500 / portTICK_RATE_MS ); //NO USAR para periodo!!


        // Envia la tarea al estado bloqueado durante xPeriodicity (delay periodico)
        vTaskDelayUntil( &xLastWakeTime , xPeriodicity );
1a000322:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1a000326:	a801      	add	r0, sp, #4
1a000328:	f000 ffc6 	bl	1a0012b8 <vTaskDelayUntil>
1a00032c:	e7ed      	b.n	1a00030a <heart_beat+0xa>
1a00032e:	Address 0x000000001a00032e is out of bounds.


1a000330 <main>:
{
1a000330:	b500      	push	{lr}
1a000332:	b083      	sub	sp, #12
    boardConfig();									// Inicializar y configurar la plataforma
1a000334:	f002 fdda 	bl	1a002eec <boardInit>
    debugPrintConfigUart( UART_USB, 115200 );		// UART for debug messages
1a000338:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
1a00033c:	2103      	movs	r1, #3
1a00033e:	480d      	ldr	r0, [pc, #52]	; (1a000374 <main+0x44>)
1a000340:	f002 fe0a 	bl	1a002f58 <printInitUart>
    printf( "Ejercicio B_1.\r\n" );
1a000344:	480c      	ldr	r0, [pc, #48]	; (1a000378 <main+0x48>)
1a000346:	f003 fd8f 	bl	1a003e68 <puts>
    xTaskCreate(
1a00034a:	2300      	movs	r3, #0
1a00034c:	9301      	str	r3, [sp, #4]
1a00034e:	2201      	movs	r2, #1
1a000350:	9200      	str	r2, [sp, #0]
1a000352:	22b4      	movs	r2, #180	; 0xb4
1a000354:	4909      	ldr	r1, [pc, #36]	; (1a00037c <main+0x4c>)
1a000356:	480a      	ldr	r0, [pc, #40]	; (1a000380 <main+0x50>)
1a000358:	f000 fe22 	bl	1a000fa0 <xTaskCreate>
	if(res == pdFAIL)
1a00035c:	b938      	cbnz	r0, 1a00036e <main+0x3e>
		gpioWrite( LEDR, ON );
1a00035e:	2101      	movs	r1, #1
1a000360:	2028      	movs	r0, #40	; 0x28
1a000362:	f002 fd7f 	bl	1a002e64 <gpioWrite>
		printf( "Error al crear las tareas.\r\n" );
1a000366:	4807      	ldr	r0, [pc, #28]	; (1a000384 <main+0x54>)
1a000368:	f003 fd7e 	bl	1a003e68 <puts>
		while(TRUE);						// VER ESTE LINK: https://pbs.twimg.com/media/BafQje7CcAAN5en.jpg
1a00036c:	e7fe      	b.n	1a00036c <main+0x3c>
    vTaskStartScheduler(); // Enciende tick | Crea idle y pone en ready | Evalua las tareas creadas | Prioridad mas alta pasa a running
1a00036e:	f000 fe49 	bl	1a001004 <vTaskStartScheduler>
    }
1a000372:	e7fe      	b.n	1a000372 <main+0x42>
1a000374:	100000a4 	.word	0x100000a4
1a000378:	1a004208 	.word	0x1a004208
1a00037c:	1a004218 	.word	0x1a004218
1a000380:	1a000301 	.word	0x1a000301
1a000384:	1a004224 	.word	0x1a004224

1a000388 <initialise_monitor_handles>:
}
1a000388:	4770      	bx	lr
1a00038a:	Address 0x000000001a00038a is out of bounds.


1a00038c <Reset_Handler>:
void Reset_Handler(void) {
1a00038c:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a00038e:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000390:	4b19      	ldr	r3, [pc, #100]	; (1a0003f8 <Reset_Handler+0x6c>)
1a000392:	4a1a      	ldr	r2, [pc, #104]	; (1a0003fc <Reset_Handler+0x70>)
1a000394:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000396:	3304      	adds	r3, #4
1a000398:	4a19      	ldr	r2, [pc, #100]	; (1a000400 <Reset_Handler+0x74>)
1a00039a:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00039c:	2300      	movs	r3, #0
1a00039e:	e005      	b.n	1a0003ac <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0003a0:	4a18      	ldr	r2, [pc, #96]	; (1a000404 <Reset_Handler+0x78>)
1a0003a2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0003a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0003aa:	3301      	adds	r3, #1
1a0003ac:	2b07      	cmp	r3, #7
1a0003ae:	d9f7      	bls.n	1a0003a0 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0003b0:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0003b2:	4b15      	ldr	r3, [pc, #84]	; (1a000408 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0003b4:	e007      	b.n	1a0003c6 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0003b6:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0003ba:	689a      	ldr	r2, [r3, #8]
1a0003bc:	6859      	ldr	r1, [r3, #4]
1a0003be:	6818      	ldr	r0, [r3, #0]
1a0003c0:	f7ff fee3 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0003c4:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0003c6:	4a11      	ldr	r2, [pc, #68]	; (1a00040c <Reset_Handler+0x80>)
1a0003c8:	4293      	cmp	r3, r2
1a0003ca:	d3f4      	bcc.n	1a0003b6 <Reset_Handler+0x2a>
1a0003cc:	e006      	b.n	1a0003dc <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0003ce:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0003d0:	6859      	ldr	r1, [r3, #4]
1a0003d2:	f854 0b08 	ldr.w	r0, [r4], #8
1a0003d6:	f7ff fee7 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0003da:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0003dc:	4a0c      	ldr	r2, [pc, #48]	; (1a000410 <Reset_Handler+0x84>)
1a0003de:	4293      	cmp	r3, r2
1a0003e0:	d3f5      	bcc.n	1a0003ce <Reset_Handler+0x42>
    SystemInit();
1a0003e2:	f002 fbe7 	bl	1a002bb4 <SystemInit>
    __libc_init_array();
1a0003e6:	f003 f8f7 	bl	1a0035d8 <__libc_init_array>
    initialise_monitor_handles();
1a0003ea:	f7ff ffcd 	bl	1a000388 <initialise_monitor_handles>
    main();
1a0003ee:	f7ff ff9f 	bl	1a000330 <main>
        __asm__ volatile("wfi");
1a0003f2:	bf30      	wfi
1a0003f4:	e7fd      	b.n	1a0003f2 <Reset_Handler+0x66>
1a0003f6:	bf00      	nop
1a0003f8:	40053100 	.word	0x40053100
1a0003fc:	10df1000 	.word	0x10df1000
1a000400:	01dff7ff 	.word	0x01dff7ff
1a000404:	e000e280 	.word	0xe000e280
1a000408:	1a000114 	.word	0x1a000114
1a00040c:	1a000150 	.word	0x1a000150
1a000410:	1a000178 	.word	0x1a000178

1a000414 <_fini>:
void _fini(void) {}
1a000414:	4770      	bx	lr

1a000416 <_init>:
void _init(void) {}
1a000416:	4770      	bx	lr

1a000418 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000418:	2309      	movs	r3, #9
1a00041a:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00041c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000420:	4770      	bx	lr

1a000422 <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000422:	2358      	movs	r3, #88	; 0x58
1a000424:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000426:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00042a:	4770      	bx	lr

1a00042c <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a00042c:	2902      	cmp	r1, #2
1a00042e:	d904      	bls.n	1a00043a <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000430:	2309      	movs	r3, #9
1a000432:	6003      	str	r3, [r0, #0]
       return -1;
1a000434:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000438:	4770      	bx	lr
       return 1;
1a00043a:	2001      	movs	r0, #1
   }
}
1a00043c:	4770      	bx	lr

1a00043e <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a00043e:	2358      	movs	r3, #88	; 0x58
1a000440:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000442:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000446:	4770      	bx	lr

1a000448 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000448:	2902      	cmp	r1, #2
1a00044a:	d81f      	bhi.n	1a00048c <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a00044c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000450:	461d      	mov	r5, r3
1a000452:	4617      	mov	r7, r2
1a000454:	4606      	mov	r6, r0
  size_t i = 0;
1a000456:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000458:	42ac      	cmp	r4, r5
1a00045a:	d211      	bcs.n	1a000480 <_read_r+0x38>
         int c = __stdio_getchar();
1a00045c:	f001 fe01 	bl	1a002062 <__stdio_getchar>
         if( c != -1 ){
1a000460:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a000464:	d0f8      	beq.n	1a000458 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a000466:	f104 0801 	add.w	r8, r4, #1
1a00046a:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a00046c:	280d      	cmp	r0, #13
1a00046e:	d003      	beq.n	1a000478 <_read_r+0x30>
1a000470:	280a      	cmp	r0, #10
1a000472:	d001      	beq.n	1a000478 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000474:	4644      	mov	r4, r8
1a000476:	e7ef      	b.n	1a000458 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000478:	f001 fdf3 	bl	1a002062 <__stdio_getchar>
               return i;
1a00047c:	4640      	mov	r0, r8
1a00047e:	e003      	b.n	1a000488 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a000480:	2313      	movs	r3, #19
1a000482:	6033      	str	r3, [r6, #0]
      return -1;
1a000484:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a00048c:	2313      	movs	r3, #19
1a00048e:	6003      	str	r3, [r0, #0]
      return -1;
1a000490:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000494:	4770      	bx	lr

1a000496 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000496:	2902      	cmp	r1, #2
1a000498:	d80c      	bhi.n	1a0004b4 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a00049a:	b570      	push	{r4, r5, r6, lr}
1a00049c:	461d      	mov	r5, r3
1a00049e:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0004a0:	2400      	movs	r4, #0
1a0004a2:	42ac      	cmp	r4, r5
1a0004a4:	d204      	bcs.n	1a0004b0 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0004a6:	5d30      	ldrb	r0, [r6, r4]
1a0004a8:	f001 fdd6 	bl	1a002058 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0004ac:	3401      	adds	r4, #1
1a0004ae:	e7f8      	b.n	1a0004a2 <_write_r+0xc>
       return n;
1a0004b0:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0004b2:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0004b4:	2313      	movs	r3, #19
1a0004b6:	6003      	str	r3, [r0, #0]
       return -1;
1a0004b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0004bc:	4770      	bx	lr
1a0004be:	Address 0x000000001a0004be is out of bounds.


1a0004c0 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0004c0:	4b05      	ldr	r3, [pc, #20]	; (1a0004d8 <_sbrk_r+0x18>)
1a0004c2:	681b      	ldr	r3, [r3, #0]
1a0004c4:	b123      	cbz	r3, 1a0004d0 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0004c6:	4b04      	ldr	r3, [pc, #16]	; (1a0004d8 <_sbrk_r+0x18>)
1a0004c8:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0004ca:	4401      	add	r1, r0
1a0004cc:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0004ce:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a0004d0:	4b01      	ldr	r3, [pc, #4]	; (1a0004d8 <_sbrk_r+0x18>)
1a0004d2:	4a02      	ldr	r2, [pc, #8]	; (1a0004dc <_sbrk_r+0x1c>)
1a0004d4:	601a      	str	r2, [r3, #0]
1a0004d6:	e7f6      	b.n	1a0004c6 <_sbrk_r+0x6>
1a0004d8:	100000a8 	.word	0x100000a8
1a0004dc:	10002290 	.word	0x10002290

1a0004e0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a0004e0:	b538      	push	{r3, r4, r5, lr}
1a0004e2:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
1a0004e4:	f010 0f07 	tst.w	r0, #7
1a0004e8:	d002      	beq.n	1a0004f0 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a0004ea:	f020 0407 	bic.w	r4, r0, #7
1a0004ee:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
1a0004f0:	f000 fdca 	bl	1a001088 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
1a0004f4:	4b13      	ldr	r3, [pc, #76]	; (1a000544 <pvPortMalloc+0x64>)
1a0004f6:	681b      	ldr	r3, [r3, #0]
1a0004f8:	b17b      	cbz	r3, 1a00051a <pvPortMalloc+0x3a>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
1a0004fa:	4b13      	ldr	r3, [pc, #76]	; (1a000548 <pvPortMalloc+0x68>)
1a0004fc:	681b      	ldr	r3, [r3, #0]
1a0004fe:	441c      	add	r4, r3
1a000500:	f641 72f7 	movw	r2, #8183	; 0x1ff7
1a000504:	4294      	cmp	r4, r2
1a000506:	d80e      	bhi.n	1a000526 <pvPortMalloc+0x46>
1a000508:	42a3      	cmp	r3, r4
1a00050a:	d310      	bcc.n	1a00052e <pvPortMalloc+0x4e>
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a00050c:	f000 fe56 	bl	1a0011bc <xTaskResumeAll>
void *pvReturn = NULL;
1a000510:	2500      	movs	r5, #0
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a000512:	f000 fbb1 	bl	1a000c78 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
}
1a000516:	4628      	mov	r0, r5
1a000518:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
1a00051a:	4b0c      	ldr	r3, [pc, #48]	; (1a00054c <pvPortMalloc+0x6c>)
1a00051c:	f023 0307 	bic.w	r3, r3, #7
1a000520:	4a08      	ldr	r2, [pc, #32]	; (1a000544 <pvPortMalloc+0x64>)
1a000522:	6013      	str	r3, [r2, #0]
1a000524:	e7e9      	b.n	1a0004fa <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
1a000526:	f000 fe49 	bl	1a0011bc <xTaskResumeAll>
void *pvReturn = NULL;
1a00052a:	2500      	movs	r5, #0
1a00052c:	e7f1      	b.n	1a000512 <pvPortMalloc+0x32>
			pvReturn = pucAlignedHeap + xNextFreeByte;
1a00052e:	4a05      	ldr	r2, [pc, #20]	; (1a000544 <pvPortMalloc+0x64>)
1a000530:	6815      	ldr	r5, [r2, #0]
1a000532:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
1a000534:	4b04      	ldr	r3, [pc, #16]	; (1a000548 <pvPortMalloc+0x68>)
1a000536:	601c      	str	r4, [r3, #0]
	( void ) xTaskResumeAll();
1a000538:	f000 fe40 	bl	1a0011bc <xTaskResumeAll>
		if( pvReturn == NULL )
1a00053c:	2d00      	cmp	r5, #0
1a00053e:	d1ea      	bne.n	1a000516 <pvPortMalloc+0x36>
1a000540:	e7e7      	b.n	1a000512 <pvPortMalloc+0x32>
1a000542:	bf00      	nop
1a000544:	100000ac 	.word	0x100000ac
1a000548:	100020b0 	.word	0x100020b0
1a00054c:	100000b8 	.word	0x100000b8

1a000550 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
1a000550:	b140      	cbz	r0, 1a000564 <vPortFree+0x14>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000552:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000556:	f383 8811 	msr	BASEPRI, r3
1a00055a:	f3bf 8f6f 	isb	sy
1a00055e:	f3bf 8f4f 	dsb	sy
1a000562:	e7fe      	b.n	1a000562 <vPortFree+0x12>
}
1a000564:	4770      	bx	lr

1a000566 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000566:	b510      	push	{r4, lr}
1a000568:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a00056a:	f001 fb23 	bl	1a001bb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a00056e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000570:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000572:	429a      	cmp	r2, r3
1a000574:	d004      	beq.n	1a000580 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000576:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000578:	f001 fb3e 	bl	1a001bf8 <vPortExitCritical>

	return xReturn;
}
1a00057c:	4620      	mov	r0, r4
1a00057e:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000580:	2401      	movs	r4, #1
1a000582:	e7f9      	b.n	1a000578 <prvIsQueueFull+0x12>

1a000584 <prvIsQueueEmpty>:
{
1a000584:	b510      	push	{r4, lr}
1a000586:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000588:	f001 fb14 	bl	1a001bb4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a00058c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00058e:	b923      	cbnz	r3, 1a00059a <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
1a000590:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a000592:	f001 fb31 	bl	1a001bf8 <vPortExitCritical>
}
1a000596:	4620      	mov	r0, r4
1a000598:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
1a00059a:	2400      	movs	r4, #0
1a00059c:	e7f9      	b.n	1a000592 <prvIsQueueEmpty+0xe>

1a00059e <prvCopyDataToQueue>:
{
1a00059e:	b570      	push	{r4, r5, r6, lr}
1a0005a0:	4604      	mov	r4, r0
1a0005a2:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a0005a4:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a0005a6:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0005a8:	b95a      	cbnz	r2, 1a0005c2 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0005aa:	6803      	ldr	r3, [r0, #0]
1a0005ac:	b11b      	cbz	r3, 1a0005b6 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a0005ae:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a0005b0:	3501      	adds	r5, #1
1a0005b2:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a0005b4:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a0005b6:	6840      	ldr	r0, [r0, #4]
1a0005b8:	f001 f83a 	bl	1a001630 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a0005bc:	2300      	movs	r3, #0
1a0005be:	6063      	str	r3, [r4, #4]
1a0005c0:	e7f6      	b.n	1a0005b0 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a0005c2:	b96e      	cbnz	r6, 1a0005e0 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a0005c4:	6880      	ldr	r0, [r0, #8]
1a0005c6:	f003 f82e 	bl	1a003626 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a0005ca:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a0005cc:	68a3      	ldr	r3, [r4, #8]
1a0005ce:	4413      	add	r3, r2
1a0005d0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a0005d2:	6862      	ldr	r2, [r4, #4]
1a0005d4:	4293      	cmp	r3, r2
1a0005d6:	d319      	bcc.n	1a00060c <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a0005d8:	6823      	ldr	r3, [r4, #0]
1a0005da:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a0005dc:	2000      	movs	r0, #0
1a0005de:	e7e7      	b.n	1a0005b0 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0005e0:	68c0      	ldr	r0, [r0, #12]
1a0005e2:	f003 f820 	bl	1a003626 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a0005e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a0005e8:	4252      	negs	r2, r2
1a0005ea:	68e3      	ldr	r3, [r4, #12]
1a0005ec:	4413      	add	r3, r2
1a0005ee:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a0005f0:	6821      	ldr	r1, [r4, #0]
1a0005f2:	428b      	cmp	r3, r1
1a0005f4:	d202      	bcs.n	1a0005fc <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a0005f6:	6863      	ldr	r3, [r4, #4]
1a0005f8:	441a      	add	r2, r3
1a0005fa:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a0005fc:	2e02      	cmp	r6, #2
1a0005fe:	d001      	beq.n	1a000604 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a000600:	2000      	movs	r0, #0
1a000602:	e7d5      	b.n	1a0005b0 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000604:	b125      	cbz	r5, 1a000610 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a000606:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a000608:	2000      	movs	r0, #0
1a00060a:	e7d1      	b.n	1a0005b0 <prvCopyDataToQueue+0x12>
1a00060c:	2000      	movs	r0, #0
1a00060e:	e7cf      	b.n	1a0005b0 <prvCopyDataToQueue+0x12>
1a000610:	2000      	movs	r0, #0
1a000612:	e7cd      	b.n	1a0005b0 <prvCopyDataToQueue+0x12>

1a000614 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a000614:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000616:	b172      	cbz	r2, 1a000636 <prvCopyDataFromQueue+0x22>
{
1a000618:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a00061a:	68c3      	ldr	r3, [r0, #12]
1a00061c:	4413      	add	r3, r2
1a00061e:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a000620:	6844      	ldr	r4, [r0, #4]
1a000622:	42a3      	cmp	r3, r4
1a000624:	d301      	bcc.n	1a00062a <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a000626:	6803      	ldr	r3, [r0, #0]
1a000628:	60c3      	str	r3, [r0, #12]
1a00062a:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a00062c:	68c1      	ldr	r1, [r0, #12]
1a00062e:	4620      	mov	r0, r4
1a000630:	f002 fff9 	bl	1a003626 <memcpy>
}
1a000634:	bd10      	pop	{r4, pc}
1a000636:	4770      	bx	lr

1a000638 <prvUnlockQueue>:
{
1a000638:	b538      	push	{r3, r4, r5, lr}
1a00063a:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a00063c:	f001 faba 	bl	1a001bb4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a000640:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000644:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000646:	e003      	b.n	1a000650 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a000648:	f000 ffdc 	bl	1a001604 <vTaskMissedYield>
			--cTxLock;
1a00064c:	3c01      	subs	r4, #1
1a00064e:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000650:	2c00      	cmp	r4, #0
1a000652:	dd08      	ble.n	1a000666 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000654:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000656:	b133      	cbz	r3, 1a000666 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000658:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a00065c:	f000 ff3e 	bl	1a0014dc <xTaskRemoveFromEventList>
1a000660:	2800      	cmp	r0, #0
1a000662:	d0f3      	beq.n	1a00064c <prvUnlockQueue+0x14>
1a000664:	e7f0      	b.n	1a000648 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a000666:	23ff      	movs	r3, #255	; 0xff
1a000668:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a00066c:	f001 fac4 	bl	1a001bf8 <vPortExitCritical>
	taskENTER_CRITICAL();
1a000670:	f001 faa0 	bl	1a001bb4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a000674:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000678:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a00067a:	e003      	b.n	1a000684 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a00067c:	f000 ffc2 	bl	1a001604 <vTaskMissedYield>
				--cRxLock;
1a000680:	3c01      	subs	r4, #1
1a000682:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000684:	2c00      	cmp	r4, #0
1a000686:	dd08      	ble.n	1a00069a <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000688:	692b      	ldr	r3, [r5, #16]
1a00068a:	b133      	cbz	r3, 1a00069a <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00068c:	f105 0010 	add.w	r0, r5, #16
1a000690:	f000 ff24 	bl	1a0014dc <xTaskRemoveFromEventList>
1a000694:	2800      	cmp	r0, #0
1a000696:	d0f3      	beq.n	1a000680 <prvUnlockQueue+0x48>
1a000698:	e7f0      	b.n	1a00067c <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a00069a:	23ff      	movs	r3, #255	; 0xff
1a00069c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a0006a0:	f001 faaa 	bl	1a001bf8 <vPortExitCritical>
}
1a0006a4:	bd38      	pop	{r3, r4, r5, pc}
1a0006a6:	Address 0x000000001a0006a6 is out of bounds.


1a0006a8 <xQueueGenericReset>:
{
1a0006a8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a0006aa:	b1e0      	cbz	r0, 1a0006e6 <xQueueGenericReset+0x3e>
1a0006ac:	4604      	mov	r4, r0
1a0006ae:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a0006b0:	f001 fa80 	bl	1a001bb4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a0006b4:	6821      	ldr	r1, [r4, #0]
1a0006b6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a0006b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0006ba:	fb03 1002 	mla	r0, r3, r2, r1
1a0006be:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a0006c0:	2000      	movs	r0, #0
1a0006c2:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a0006c4:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a0006c6:	3a01      	subs	r2, #1
1a0006c8:	fb02 1303 	mla	r3, r2, r3, r1
1a0006cc:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a0006ce:	23ff      	movs	r3, #255	; 0xff
1a0006d0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a0006d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a0006d8:	b9ed      	cbnz	r5, 1a000716 <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0006da:	6923      	ldr	r3, [r4, #16]
1a0006dc:	b963      	cbnz	r3, 1a0006f8 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a0006de:	f001 fa8b 	bl	1a001bf8 <vPortExitCritical>
}
1a0006e2:	2001      	movs	r0, #1
1a0006e4:	bd38      	pop	{r3, r4, r5, pc}
1a0006e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006ea:	f383 8811 	msr	BASEPRI, r3
1a0006ee:	f3bf 8f6f 	isb	sy
1a0006f2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0006f6:	e7fe      	b.n	1a0006f6 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0006f8:	f104 0010 	add.w	r0, r4, #16
1a0006fc:	f000 feee 	bl	1a0014dc <xTaskRemoveFromEventList>
1a000700:	2800      	cmp	r0, #0
1a000702:	d0ec      	beq.n	1a0006de <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
1a000704:	4b08      	ldr	r3, [pc, #32]	; (1a000728 <xQueueGenericReset+0x80>)
1a000706:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00070a:	601a      	str	r2, [r3, #0]
1a00070c:	f3bf 8f4f 	dsb	sy
1a000710:	f3bf 8f6f 	isb	sy
1a000714:	e7e3      	b.n	1a0006de <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000716:	f104 0010 	add.w	r0, r4, #16
1a00071a:	f000 fa50 	bl	1a000bbe <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a00071e:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000722:	f000 fa4c 	bl	1a000bbe <vListInitialise>
1a000726:	e7da      	b.n	1a0006de <xQueueGenericReset+0x36>
1a000728:	e000ed04 	.word	0xe000ed04

1a00072c <prvInitialiseNewQueue>:
{
1a00072c:	b538      	push	{r3, r4, r5, lr}
1a00072e:	461d      	mov	r5, r3
1a000730:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a000732:	460b      	mov	r3, r1
1a000734:	b949      	cbnz	r1, 1a00074a <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a000736:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a000738:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a00073a:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a00073c:	2101      	movs	r1, #1
1a00073e:	4620      	mov	r0, r4
1a000740:	f7ff ffb2 	bl	1a0006a8 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a000744:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a000748:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a00074a:	6022      	str	r2, [r4, #0]
1a00074c:	e7f4      	b.n	1a000738 <prvInitialiseNewQueue+0xc>

1a00074e <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a00074e:	b940      	cbnz	r0, 1a000762 <xQueueGenericCreate+0x14>
1a000750:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000754:	f383 8811 	msr	BASEPRI, r3
1a000758:	f3bf 8f6f 	isb	sy
1a00075c:	f3bf 8f4f 	dsb	sy
1a000760:	e7fe      	b.n	1a000760 <xQueueGenericCreate+0x12>
	{
1a000762:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000764:	b083      	sub	sp, #12
1a000766:	4605      	mov	r5, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a000768:	b199      	cbz	r1, 1a000792 <xQueueGenericCreate+0x44>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00076a:	fb01 f000 	mul.w	r0, r1, r0
1a00076e:	4617      	mov	r7, r2
1a000770:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a000772:	3050      	adds	r0, #80	; 0x50
1a000774:	f7ff feb4 	bl	1a0004e0 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a000778:	4606      	mov	r6, r0
1a00077a:	b138      	cbz	r0, 1a00078c <xQueueGenericCreate+0x3e>
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00077c:	9000      	str	r0, [sp, #0]
1a00077e:	463b      	mov	r3, r7
1a000780:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a000784:	4621      	mov	r1, r4
1a000786:	4628      	mov	r0, r5
1a000788:	f7ff ffd0 	bl	1a00072c <prvInitialiseNewQueue>
	}
1a00078c:	4630      	mov	r0, r6
1a00078e:	b003      	add	sp, #12
1a000790:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xQueueSizeInBytes = ( size_t ) 0;
1a000792:	2000      	movs	r0, #0
1a000794:	e7eb      	b.n	1a00076e <xQueueGenericCreate+0x20>
1a000796:	Address 0x000000001a000796 is out of bounds.


1a000798 <xQueueGenericSend>:
{
1a000798:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00079a:	b085      	sub	sp, #20
1a00079c:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a00079e:	b178      	cbz	r0, 1a0007c0 <xQueueGenericSend+0x28>
1a0007a0:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0007a2:	b1b1      	cbz	r1, 1a0007d2 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0007a4:	2b02      	cmp	r3, #2
1a0007a6:	d120      	bne.n	1a0007ea <xQueueGenericSend+0x52>
1a0007a8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a0007aa:	2a01      	cmp	r2, #1
1a0007ac:	d01d      	beq.n	1a0007ea <xQueueGenericSend+0x52>
1a0007ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007b2:	f383 8811 	msr	BASEPRI, r3
1a0007b6:	f3bf 8f6f 	isb	sy
1a0007ba:	f3bf 8f4f 	dsb	sy
1a0007be:	e7fe      	b.n	1a0007be <xQueueGenericSend+0x26>
1a0007c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007c4:	f383 8811 	msr	BASEPRI, r3
1a0007c8:	f3bf 8f6f 	isb	sy
1a0007cc:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0007d0:	e7fe      	b.n	1a0007d0 <xQueueGenericSend+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0007d2:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0007d4:	2a00      	cmp	r2, #0
1a0007d6:	d0e5      	beq.n	1a0007a4 <xQueueGenericSend+0xc>
1a0007d8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007dc:	f383 8811 	msr	BASEPRI, r3
1a0007e0:	f3bf 8f6f 	isb	sy
1a0007e4:	f3bf 8f4f 	dsb	sy
1a0007e8:	e7fe      	b.n	1a0007e8 <xQueueGenericSend+0x50>
1a0007ea:	461e      	mov	r6, r3
1a0007ec:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0007ee:	f000 ff0f 	bl	1a001610 <xTaskGetSchedulerState>
1a0007f2:	b950      	cbnz	r0, 1a00080a <xQueueGenericSend+0x72>
1a0007f4:	9b01      	ldr	r3, [sp, #4]
1a0007f6:	b153      	cbz	r3, 1a00080e <xQueueGenericSend+0x76>
1a0007f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007fc:	f383 8811 	msr	BASEPRI, r3
1a000800:	f3bf 8f6f 	isb	sy
1a000804:	f3bf 8f4f 	dsb	sy
1a000808:	e7fe      	b.n	1a000808 <xQueueGenericSend+0x70>
1a00080a:	2500      	movs	r5, #0
1a00080c:	e03b      	b.n	1a000886 <xQueueGenericSend+0xee>
1a00080e:	2500      	movs	r5, #0
1a000810:	e039      	b.n	1a000886 <xQueueGenericSend+0xee>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000812:	4632      	mov	r2, r6
1a000814:	4639      	mov	r1, r7
1a000816:	4620      	mov	r0, r4
1a000818:	f7ff fec1 	bl	1a00059e <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a00081c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00081e:	b96b      	cbnz	r3, 1a00083c <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
1a000820:	b138      	cbz	r0, 1a000832 <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
1a000822:	4b3c      	ldr	r3, [pc, #240]	; (1a000914 <xQueueGenericSend+0x17c>)
1a000824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000828:	601a      	str	r2, [r3, #0]
1a00082a:	f3bf 8f4f 	dsb	sy
1a00082e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000832:	f001 f9e1 	bl	1a001bf8 <vPortExitCritical>
				return pdPASS;
1a000836:	2001      	movs	r0, #1
}
1a000838:	b005      	add	sp, #20
1a00083a:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a00083c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000840:	f000 fe4c 	bl	1a0014dc <xTaskRemoveFromEventList>
1a000844:	2800      	cmp	r0, #0
1a000846:	d0f4      	beq.n	1a000832 <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
1a000848:	4b32      	ldr	r3, [pc, #200]	; (1a000914 <xQueueGenericSend+0x17c>)
1a00084a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00084e:	601a      	str	r2, [r3, #0]
1a000850:	f3bf 8f4f 	dsb	sy
1a000854:	f3bf 8f6f 	isb	sy
1a000858:	e7eb      	b.n	1a000832 <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
1a00085a:	f001 f9cd 	bl	1a001bf8 <vPortExitCritical>
					return errQUEUE_FULL;
1a00085e:	2000      	movs	r0, #0
1a000860:	e7ea      	b.n	1a000838 <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000862:	a802      	add	r0, sp, #8
1a000864:	f000 fe80 	bl	1a001568 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000868:	2501      	movs	r5, #1
1a00086a:	e019      	b.n	1a0008a0 <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
1a00086c:	2300      	movs	r3, #0
1a00086e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000872:	e021      	b.n	1a0008b8 <xQueueGenericSend+0x120>
1a000874:	2300      	movs	r3, #0
1a000876:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00087a:	e023      	b.n	1a0008c4 <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
1a00087c:	4620      	mov	r0, r4
1a00087e:	f7ff fedb 	bl	1a000638 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000882:	f000 fc9b 	bl	1a0011bc <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000886:	f001 f995 	bl	1a001bb4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a00088a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00088c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00088e:	429a      	cmp	r2, r3
1a000890:	d3bf      	bcc.n	1a000812 <xQueueGenericSend+0x7a>
1a000892:	2e02      	cmp	r6, #2
1a000894:	d0bd      	beq.n	1a000812 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000896:	9b01      	ldr	r3, [sp, #4]
1a000898:	2b00      	cmp	r3, #0
1a00089a:	d0de      	beq.n	1a00085a <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
1a00089c:	2d00      	cmp	r5, #0
1a00089e:	d0e0      	beq.n	1a000862 <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
1a0008a0:	f001 f9aa 	bl	1a001bf8 <vPortExitCritical>
		vTaskSuspendAll();
1a0008a4:	f000 fbf0 	bl	1a001088 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a0008a8:	f001 f984 	bl	1a001bb4 <vPortEnterCritical>
1a0008ac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0008b0:	b25b      	sxtb	r3, r3
1a0008b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0008b6:	d0d9      	beq.n	1a00086c <xQueueGenericSend+0xd4>
1a0008b8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0008bc:	b25b      	sxtb	r3, r3
1a0008be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0008c2:	d0d7      	beq.n	1a000874 <xQueueGenericSend+0xdc>
1a0008c4:	f001 f998 	bl	1a001bf8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0008c8:	a901      	add	r1, sp, #4
1a0008ca:	a802      	add	r0, sp, #8
1a0008cc:	f000 fe58 	bl	1a001580 <xTaskCheckForTimeOut>
1a0008d0:	b9c8      	cbnz	r0, 1a000906 <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a0008d2:	4620      	mov	r0, r4
1a0008d4:	f7ff fe47 	bl	1a000566 <prvIsQueueFull>
1a0008d8:	2800      	cmp	r0, #0
1a0008da:	d0cf      	beq.n	1a00087c <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a0008dc:	9901      	ldr	r1, [sp, #4]
1a0008de:	f104 0010 	add.w	r0, r4, #16
1a0008e2:	f000 fdc7 	bl	1a001474 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0008e6:	4620      	mov	r0, r4
1a0008e8:	f7ff fea6 	bl	1a000638 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0008ec:	f000 fc66 	bl	1a0011bc <xTaskResumeAll>
1a0008f0:	2800      	cmp	r0, #0
1a0008f2:	d1c8      	bne.n	1a000886 <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
1a0008f4:	4b07      	ldr	r3, [pc, #28]	; (1a000914 <xQueueGenericSend+0x17c>)
1a0008f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0008fa:	601a      	str	r2, [r3, #0]
1a0008fc:	f3bf 8f4f 	dsb	sy
1a000900:	f3bf 8f6f 	isb	sy
1a000904:	e7bf      	b.n	1a000886 <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
1a000906:	4620      	mov	r0, r4
1a000908:	f7ff fe96 	bl	1a000638 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a00090c:	f000 fc56 	bl	1a0011bc <xTaskResumeAll>
			return errQUEUE_FULL;
1a000910:	2000      	movs	r0, #0
1a000912:	e791      	b.n	1a000838 <xQueueGenericSend+0xa0>
1a000914:	e000ed04 	.word	0xe000ed04

1a000918 <xQueueGenericSendFromISR>:
{
1a000918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a00091c:	b178      	cbz	r0, 1a00093e <xQueueGenericSendFromISR+0x26>
1a00091e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000920:	b1b1      	cbz	r1, 1a000950 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000922:	2b02      	cmp	r3, #2
1a000924:	d120      	bne.n	1a000968 <xQueueGenericSendFromISR+0x50>
1a000926:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a000928:	2801      	cmp	r0, #1
1a00092a:	d01d      	beq.n	1a000968 <xQueueGenericSendFromISR+0x50>
1a00092c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000930:	f383 8811 	msr	BASEPRI, r3
1a000934:	f3bf 8f6f 	isb	sy
1a000938:	f3bf 8f4f 	dsb	sy
1a00093c:	e7fe      	b.n	1a00093c <xQueueGenericSendFromISR+0x24>
1a00093e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000942:	f383 8811 	msr	BASEPRI, r3
1a000946:	f3bf 8f6f 	isb	sy
1a00094a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a00094e:	e7fe      	b.n	1a00094e <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000950:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a000952:	2800      	cmp	r0, #0
1a000954:	d0e5      	beq.n	1a000922 <xQueueGenericSendFromISR+0xa>
1a000956:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00095a:	f383 8811 	msr	BASEPRI, r3
1a00095e:	f3bf 8f6f 	isb	sy
1a000962:	f3bf 8f4f 	dsb	sy
1a000966:	e7fe      	b.n	1a000966 <xQueueGenericSendFromISR+0x4e>
1a000968:	461f      	mov	r7, r3
1a00096a:	4690      	mov	r8, r2
1a00096c:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a00096e:	f001 fa4b 	bl	1a001e08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000972:	f3ef 8611 	mrs	r6, BASEPRI
1a000976:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00097a:	f383 8811 	msr	BASEPRI, r3
1a00097e:	f3bf 8f6f 	isb	sy
1a000982:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000986:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000988:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00098a:	429a      	cmp	r2, r3
1a00098c:	d306      	bcc.n	1a00099c <xQueueGenericSendFromISR+0x84>
1a00098e:	2f02      	cmp	r7, #2
1a000990:	d004      	beq.n	1a00099c <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
1a000992:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000994:	f386 8811 	msr	BASEPRI, r6
}
1a000998:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
1a00099c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a0009a0:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a0009a2:	463a      	mov	r2, r7
1a0009a4:	4649      	mov	r1, r9
1a0009a6:	4620      	mov	r0, r4
1a0009a8:	f7ff fdf9 	bl	1a00059e <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a0009ac:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a0009b0:	d005      	beq.n	1a0009be <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a0009b2:	1c6b      	adds	r3, r5, #1
1a0009b4:	b25b      	sxtb	r3, r3
1a0009b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a0009ba:	2001      	movs	r0, #1
1a0009bc:	e7ea      	b.n	1a000994 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0009be:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0009c0:	b90b      	cbnz	r3, 1a0009c6 <xQueueGenericSendFromISR+0xae>
			xReturn = pdPASS;
1a0009c2:	2001      	movs	r0, #1
1a0009c4:	e7e6      	b.n	1a000994 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0009c6:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0009ca:	f000 fd87 	bl	1a0014dc <xTaskRemoveFromEventList>
1a0009ce:	b130      	cbz	r0, 1a0009de <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
1a0009d0:	f1b8 0f00 	cmp.w	r8, #0
1a0009d4:	d005      	beq.n	1a0009e2 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a0009d6:	2001      	movs	r0, #1
1a0009d8:	f8c8 0000 	str.w	r0, [r8]
1a0009dc:	e7da      	b.n	1a000994 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
1a0009de:	2001      	movs	r0, #1
1a0009e0:	e7d8      	b.n	1a000994 <xQueueGenericSendFromISR+0x7c>
1a0009e2:	2001      	movs	r0, #1
1a0009e4:	e7d6      	b.n	1a000994 <xQueueGenericSendFromISR+0x7c>
1a0009e6:	Address 0x000000001a0009e6 is out of bounds.


1a0009e8 <xQueueReceive>:
{
1a0009e8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0009ea:	b085      	sub	sp, #20
1a0009ec:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a0009ee:	b180      	cbz	r0, 1a000a12 <xQueueReceive+0x2a>
1a0009f0:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0009f2:	b1b9      	cbz	r1, 1a000a24 <xQueueReceive+0x3c>
1a0009f4:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0009f6:	f000 fe0b 	bl	1a001610 <xTaskGetSchedulerState>
1a0009fa:	b9f8      	cbnz	r0, 1a000a3c <xQueueReceive+0x54>
1a0009fc:	9b01      	ldr	r3, [sp, #4]
1a0009fe:	b1fb      	cbz	r3, 1a000a40 <xQueueReceive+0x58>
	__asm volatile
1a000a00:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a04:	f383 8811 	msr	BASEPRI, r3
1a000a08:	f3bf 8f6f 	isb	sy
1a000a0c:	f3bf 8f4f 	dsb	sy
1a000a10:	e7fe      	b.n	1a000a10 <xQueueReceive+0x28>
1a000a12:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a16:	f383 8811 	msr	BASEPRI, r3
1a000a1a:	f3bf 8f6f 	isb	sy
1a000a1e:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a000a22:	e7fe      	b.n	1a000a22 <xQueueReceive+0x3a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000a24:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000a26:	2b00      	cmp	r3, #0
1a000a28:	d0e4      	beq.n	1a0009f4 <xQueueReceive+0xc>
1a000a2a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a2e:	f383 8811 	msr	BASEPRI, r3
1a000a32:	f3bf 8f6f 	isb	sy
1a000a36:	f3bf 8f4f 	dsb	sy
1a000a3a:	e7fe      	b.n	1a000a3a <xQueueReceive+0x52>
1a000a3c:	2600      	movs	r6, #0
1a000a3e:	e03e      	b.n	1a000abe <xQueueReceive+0xd6>
1a000a40:	2600      	movs	r6, #0
1a000a42:	e03c      	b.n	1a000abe <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000a44:	4639      	mov	r1, r7
1a000a46:	4620      	mov	r0, r4
1a000a48:	f7ff fde4 	bl	1a000614 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000a4c:	3d01      	subs	r5, #1
1a000a4e:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000a50:	6923      	ldr	r3, [r4, #16]
1a000a52:	b923      	cbnz	r3, 1a000a5e <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
1a000a54:	f001 f8d0 	bl	1a001bf8 <vPortExitCritical>
				return pdPASS;
1a000a58:	2001      	movs	r0, #1
}
1a000a5a:	b005      	add	sp, #20
1a000a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000a5e:	f104 0010 	add.w	r0, r4, #16
1a000a62:	f000 fd3b 	bl	1a0014dc <xTaskRemoveFromEventList>
1a000a66:	2800      	cmp	r0, #0
1a000a68:	d0f4      	beq.n	1a000a54 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
1a000a6a:	4b35      	ldr	r3, [pc, #212]	; (1a000b40 <xQueueReceive+0x158>)
1a000a6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000a70:	601a      	str	r2, [r3, #0]
1a000a72:	f3bf 8f4f 	dsb	sy
1a000a76:	f3bf 8f6f 	isb	sy
1a000a7a:	e7eb      	b.n	1a000a54 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
1a000a7c:	f001 f8bc 	bl	1a001bf8 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000a80:	2000      	movs	r0, #0
1a000a82:	e7ea      	b.n	1a000a5a <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000a84:	a802      	add	r0, sp, #8
1a000a86:	f000 fd6f 	bl	1a001568 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000a8a:	2601      	movs	r6, #1
1a000a8c:	e021      	b.n	1a000ad2 <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
1a000a8e:	2300      	movs	r3, #0
1a000a90:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000a94:	e029      	b.n	1a000aea <xQueueReceive+0x102>
1a000a96:	2300      	movs	r3, #0
1a000a98:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000a9c:	e02b      	b.n	1a000af6 <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
1a000a9e:	4620      	mov	r0, r4
1a000aa0:	f7ff fdca 	bl	1a000638 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000aa4:	f000 fb8a 	bl	1a0011bc <xTaskResumeAll>
1a000aa8:	e009      	b.n	1a000abe <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
1a000aaa:	4620      	mov	r0, r4
1a000aac:	f7ff fdc4 	bl	1a000638 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000ab0:	f000 fb84 	bl	1a0011bc <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000ab4:	4620      	mov	r0, r4
1a000ab6:	f7ff fd65 	bl	1a000584 <prvIsQueueEmpty>
1a000aba:	2800      	cmp	r0, #0
1a000abc:	d13d      	bne.n	1a000b3a <xQueueReceive+0x152>
		taskENTER_CRITICAL();
1a000abe:	f001 f879 	bl	1a001bb4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000ac2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000ac4:	2d00      	cmp	r5, #0
1a000ac6:	d1bd      	bne.n	1a000a44 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000ac8:	9b01      	ldr	r3, [sp, #4]
1a000aca:	2b00      	cmp	r3, #0
1a000acc:	d0d6      	beq.n	1a000a7c <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
1a000ace:	2e00      	cmp	r6, #0
1a000ad0:	d0d8      	beq.n	1a000a84 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
1a000ad2:	f001 f891 	bl	1a001bf8 <vPortExitCritical>
		vTaskSuspendAll();
1a000ad6:	f000 fad7 	bl	1a001088 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000ada:	f001 f86b 	bl	1a001bb4 <vPortEnterCritical>
1a000ade:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000ae2:	b25b      	sxtb	r3, r3
1a000ae4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000ae8:	d0d1      	beq.n	1a000a8e <xQueueReceive+0xa6>
1a000aea:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000aee:	b25b      	sxtb	r3, r3
1a000af0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000af4:	d0cf      	beq.n	1a000a96 <xQueueReceive+0xae>
1a000af6:	f001 f87f 	bl	1a001bf8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000afa:	a901      	add	r1, sp, #4
1a000afc:	a802      	add	r0, sp, #8
1a000afe:	f000 fd3f 	bl	1a001580 <xTaskCheckForTimeOut>
1a000b02:	2800      	cmp	r0, #0
1a000b04:	d1d1      	bne.n	1a000aaa <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000b06:	4620      	mov	r0, r4
1a000b08:	f7ff fd3c 	bl	1a000584 <prvIsQueueEmpty>
1a000b0c:	2800      	cmp	r0, #0
1a000b0e:	d0c6      	beq.n	1a000a9e <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a000b10:	9901      	ldr	r1, [sp, #4]
1a000b12:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000b16:	f000 fcad 	bl	1a001474 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000b1a:	4620      	mov	r0, r4
1a000b1c:	f7ff fd8c 	bl	1a000638 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000b20:	f000 fb4c 	bl	1a0011bc <xTaskResumeAll>
1a000b24:	2800      	cmp	r0, #0
1a000b26:	d1ca      	bne.n	1a000abe <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
1a000b28:	4b05      	ldr	r3, [pc, #20]	; (1a000b40 <xQueueReceive+0x158>)
1a000b2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000b2e:	601a      	str	r2, [r3, #0]
1a000b30:	f3bf 8f4f 	dsb	sy
1a000b34:	f3bf 8f6f 	isb	sy
1a000b38:	e7c1      	b.n	1a000abe <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
1a000b3a:	2000      	movs	r0, #0
1a000b3c:	e78d      	b.n	1a000a5a <xQueueReceive+0x72>
1a000b3e:	bf00      	nop
1a000b40:	e000ed04 	.word	0xe000ed04

1a000b44 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a000b44:	2300      	movs	r3, #0
1a000b46:	2b07      	cmp	r3, #7
1a000b48:	d80c      	bhi.n	1a000b64 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a000b4a:	4a07      	ldr	r2, [pc, #28]	; (1a000b68 <vQueueAddToRegistry+0x24>)
1a000b4c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a000b50:	b10a      	cbz	r2, 1a000b56 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a000b52:	3301      	adds	r3, #1
1a000b54:	e7f7      	b.n	1a000b46 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a000b56:	4a04      	ldr	r2, [pc, #16]	; (1a000b68 <vQueueAddToRegistry+0x24>)
1a000b58:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a000b5c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a000b60:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a000b62:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a000b64:	4770      	bx	lr
1a000b66:	bf00      	nop
1a000b68:	1000223c 	.word	0x1000223c

1a000b6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a000b6c:	b570      	push	{r4, r5, r6, lr}
1a000b6e:	4604      	mov	r4, r0
1a000b70:	460d      	mov	r5, r1
1a000b72:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a000b74:	f001 f81e 	bl	1a001bb4 <vPortEnterCritical>
1a000b78:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000b7c:	b25b      	sxtb	r3, r3
1a000b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000b82:	d00d      	beq.n	1a000ba0 <vQueueWaitForMessageRestricted+0x34>
1a000b84:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000b88:	b25b      	sxtb	r3, r3
1a000b8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000b8e:	d00b      	beq.n	1a000ba8 <vQueueWaitForMessageRestricted+0x3c>
1a000b90:	f001 f832 	bl	1a001bf8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a000b94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000b96:	b15b      	cbz	r3, 1a000bb0 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a000b98:	4620      	mov	r0, r4
1a000b9a:	f7ff fd4d 	bl	1a000638 <prvUnlockQueue>
	}
1a000b9e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a000ba0:	2300      	movs	r3, #0
1a000ba2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000ba6:	e7ed      	b.n	1a000b84 <vQueueWaitForMessageRestricted+0x18>
1a000ba8:	2300      	movs	r3, #0
1a000baa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000bae:	e7ef      	b.n	1a000b90 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a000bb0:	4632      	mov	r2, r6
1a000bb2:	4629      	mov	r1, r5
1a000bb4:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000bb8:	f000 fc74 	bl	1a0014a4 <vTaskPlaceOnEventListRestricted>
1a000bbc:	e7ec      	b.n	1a000b98 <vQueueWaitForMessageRestricted+0x2c>

1a000bbe <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000bbe:	f100 0308 	add.w	r3, r0, #8
1a000bc2:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a000bc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000bc8:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000bca:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000bcc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a000bce:	2300      	movs	r3, #0
1a000bd0:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a000bd2:	4770      	bx	lr

1a000bd4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a000bd4:	2300      	movs	r3, #0
1a000bd6:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a000bd8:	4770      	bx	lr

1a000bda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a000bda:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a000bdc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a000bde:	689a      	ldr	r2, [r3, #8]
1a000be0:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a000be2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a000be4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000be6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000be8:	6803      	ldr	r3, [r0, #0]
1a000bea:	3301      	adds	r3, #1
1a000bec:	6003      	str	r3, [r0, #0]
}
1a000bee:	4770      	bx	lr

1a000bf0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a000bf0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a000bf2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a000bf4:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000bf8:	d002      	beq.n	1a000c00 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000bfa:	f100 0208 	add.w	r2, r0, #8
1a000bfe:	e002      	b.n	1a000c06 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a000c00:	6902      	ldr	r2, [r0, #16]
1a000c02:	e004      	b.n	1a000c0e <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000c04:	461a      	mov	r2, r3
1a000c06:	6853      	ldr	r3, [r2, #4]
1a000c08:	681c      	ldr	r4, [r3, #0]
1a000c0a:	42ac      	cmp	r4, r5
1a000c0c:	d9fa      	bls.n	1a000c04 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a000c0e:	6853      	ldr	r3, [r2, #4]
1a000c10:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a000c12:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a000c14:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a000c16:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000c18:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000c1a:	6803      	ldr	r3, [r0, #0]
1a000c1c:	3301      	adds	r3, #1
1a000c1e:	6003      	str	r3, [r0, #0]
}
1a000c20:	bc30      	pop	{r4, r5}
1a000c22:	4770      	bx	lr

1a000c24 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a000c24:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a000c26:	6841      	ldr	r1, [r0, #4]
1a000c28:	6882      	ldr	r2, [r0, #8]
1a000c2a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a000c2c:	6841      	ldr	r1, [r0, #4]
1a000c2e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a000c30:	685a      	ldr	r2, [r3, #4]
1a000c32:	4282      	cmp	r2, r0
1a000c34:	d006      	beq.n	1a000c44 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a000c36:	2200      	movs	r2, #0
1a000c38:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a000c3a:	681a      	ldr	r2, [r3, #0]
1a000c3c:	3a01      	subs	r2, #1
1a000c3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a000c40:	6818      	ldr	r0, [r3, #0]
}
1a000c42:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a000c44:	6882      	ldr	r2, [r0, #8]
1a000c46:	605a      	str	r2, [r3, #4]
1a000c48:	e7f5      	b.n	1a000c36 <uxListRemove+0x12>
1a000c4a:	Address 0x000000001a000c4a is out of bounds.


1a000c4c <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a000c4c:	b510      	push	{r4, lr}
1a000c4e:	b082      	sub	sp, #8
1a000c50:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a000c52:	9001      	str	r0, [sp, #4]
1a000c54:	2300      	movs	r3, #0
1a000c56:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a000c58:	f000 ffac 	bl	1a001bb4 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a000c5c:	9901      	ldr	r1, [sp, #4]
1a000c5e:	4622      	mov	r2, r4
1a000c60:	4804      	ldr	r0, [pc, #16]	; (1a000c74 <vAssertCalled+0x28>)
1a000c62:	f003 f87b 	bl	1a003d5c <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a000c66:	9b00      	ldr	r3, [sp, #0]
1a000c68:	2b00      	cmp	r3, #0
1a000c6a:	d0fc      	beq.n	1a000c66 <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a000c6c:	f000 ffc4 	bl	1a001bf8 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a000c70:	b002      	add	sp, #8
1a000c72:	bd10      	pop	{r4, pc}
1a000c74:	1a0042b4 	.word	0x1a0042b4

1a000c78 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a000c78:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a000c7a:	4804      	ldr	r0, [pc, #16]	; (1a000c8c <vApplicationMallocFailedHook+0x14>)
1a000c7c:	f003 f8f4 	bl	1a003e68 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a000c80:	4903      	ldr	r1, [pc, #12]	; (1a000c90 <vApplicationMallocFailedHook+0x18>)
1a000c82:	202c      	movs	r0, #44	; 0x2c
1a000c84:	f7ff ffe2 	bl	1a000c4c <vAssertCalled>
}
1a000c88:	bd08      	pop	{r3, pc}
1a000c8a:	bf00      	nop
1a000c8c:	1a004240 	.word	0x1a004240
1a000c90:	1a004264 	.word	0x1a004264

1a000c94 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a000c94:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a000c96:	4804      	ldr	r0, [pc, #16]	; (1a000ca8 <vApplicationStackOverflowHook+0x14>)
1a000c98:	f003 f860 	bl	1a003d5c <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a000c9c:	4903      	ldr	r1, [pc, #12]	; (1a000cac <vApplicationStackOverflowHook+0x18>)
1a000c9e:	2050      	movs	r0, #80	; 0x50
1a000ca0:	f7ff ffd4 	bl	1a000c4c <vAssertCalled>
}
1a000ca4:	bd08      	pop	{r3, pc}
1a000ca6:	bf00      	nop
1a000ca8:	1a004284 	.word	0x1a004284
1a000cac:	1a004264 	.word	0x1a004264

1a000cb0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000cb0:	4b08      	ldr	r3, [pc, #32]	; (1a000cd4 <prvResetNextTaskUnblockTime+0x24>)
1a000cb2:	681b      	ldr	r3, [r3, #0]
1a000cb4:	681b      	ldr	r3, [r3, #0]
1a000cb6:	b923      	cbnz	r3, 1a000cc2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a000cb8:	4b07      	ldr	r3, [pc, #28]	; (1a000cd8 <prvResetNextTaskUnblockTime+0x28>)
1a000cba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000cbe:	601a      	str	r2, [r3, #0]
1a000cc0:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000cc2:	4b04      	ldr	r3, [pc, #16]	; (1a000cd4 <prvResetNextTaskUnblockTime+0x24>)
1a000cc4:	681b      	ldr	r3, [r3, #0]
1a000cc6:	68db      	ldr	r3, [r3, #12]
1a000cc8:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a000cca:	685a      	ldr	r2, [r3, #4]
1a000ccc:	4b02      	ldr	r3, [pc, #8]	; (1a000cd8 <prvResetNextTaskUnblockTime+0x28>)
1a000cce:	601a      	str	r2, [r3, #0]
	}
}
1a000cd0:	4770      	bx	lr
1a000cd2:	bf00      	nop
1a000cd4:	100020b8 	.word	0x100020b8
1a000cd8:	10002190 	.word	0x10002190

1a000cdc <prvDeleteTCB>:
	{
1a000cdc:	b510      	push	{r4, lr}
1a000cde:	4604      	mov	r4, r0
			vPortFree( pxTCB->pxStack );
1a000ce0:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000ce2:	f7ff fc35 	bl	1a000550 <vPortFree>
			vPortFree( pxTCB );
1a000ce6:	4620      	mov	r0, r4
1a000ce8:	f7ff fc32 	bl	1a000550 <vPortFree>
	}
1a000cec:	bd10      	pop	{r4, pc}

1a000cee <prvInitialiseNewTask>:
{
1a000cee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a000cf2:	4681      	mov	r9, r0
1a000cf4:	460d      	mov	r5, r1
1a000cf6:	4617      	mov	r7, r2
1a000cf8:	469a      	mov	sl, r3
1a000cfa:	9e08      	ldr	r6, [sp, #32]
1a000cfc:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a000d00:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a000d02:	0092      	lsls	r2, r2, #2
1a000d04:	21a5      	movs	r1, #165	; 0xa5
1a000d06:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a000d08:	f002 fc9b 	bl	1a003642 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a000d0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a000d0e:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a000d12:	3a01      	subs	r2, #1
1a000d14:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a000d18:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a000d1c:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000d1e:	2300      	movs	r3, #0
1a000d20:	2b0f      	cmp	r3, #15
1a000d22:	d806      	bhi.n	1a000d32 <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a000d24:	5cea      	ldrb	r2, [r5, r3]
1a000d26:	18e1      	adds	r1, r4, r3
1a000d28:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a000d2c:	b10a      	cbz	r2, 1a000d32 <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000d2e:	3301      	adds	r3, #1
1a000d30:	e7f6      	b.n	1a000d20 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a000d32:	2300      	movs	r3, #0
1a000d34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a000d38:	2e06      	cmp	r6, #6
1a000d3a:	d900      	bls.n	1a000d3e <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a000d3c:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a000d3e:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a000d40:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a000d42:	2500      	movs	r5, #0
1a000d44:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a000d46:	1d20      	adds	r0, r4, #4
1a000d48:	f7ff ff44 	bl	1a000bd4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a000d4c:	f104 0018 	add.w	r0, r4, #24
1a000d50:	f7ff ff40 	bl	1a000bd4 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a000d54:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000d56:	f1c6 0607 	rsb	r6, r6, #7
1a000d5a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a000d5c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a000d5e:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a000d60:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a000d64:	4652      	mov	r2, sl
1a000d66:	4649      	mov	r1, r9
1a000d68:	4638      	mov	r0, r7
1a000d6a:	f000 fefb 	bl	1a001b64 <pxPortInitialiseStack>
1a000d6e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a000d70:	f1b8 0f00 	cmp.w	r8, #0
1a000d74:	d001      	beq.n	1a000d7a <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a000d76:	f8c8 4000 	str.w	r4, [r8]
}
1a000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a000d7e:	Address 0x000000001a000d7e is out of bounds.


1a000d80 <prvInitialiseTaskLists>:
{
1a000d80:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000d82:	2400      	movs	r4, #0
1a000d84:	2c06      	cmp	r4, #6
1a000d86:	d808      	bhi.n	1a000d9a <prvInitialiseTaskLists+0x1a>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a000d88:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a000d8c:	0093      	lsls	r3, r2, #2
1a000d8e:	480e      	ldr	r0, [pc, #56]	; (1a000dc8 <prvInitialiseTaskLists+0x48>)
1a000d90:	4418      	add	r0, r3
1a000d92:	f7ff ff14 	bl	1a000bbe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000d96:	3401      	adds	r4, #1
1a000d98:	e7f4      	b.n	1a000d84 <prvInitialiseTaskLists+0x4>
	vListInitialise( &xDelayedTaskList1 );
1a000d9a:	4d0c      	ldr	r5, [pc, #48]	; (1a000dcc <prvInitialiseTaskLists+0x4c>)
1a000d9c:	4628      	mov	r0, r5
1a000d9e:	f7ff ff0e 	bl	1a000bbe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a000da2:	4c0b      	ldr	r4, [pc, #44]	; (1a000dd0 <prvInitialiseTaskLists+0x50>)
1a000da4:	4620      	mov	r0, r4
1a000da6:	f7ff ff0a 	bl	1a000bbe <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a000daa:	480a      	ldr	r0, [pc, #40]	; (1a000dd4 <prvInitialiseTaskLists+0x54>)
1a000dac:	f7ff ff07 	bl	1a000bbe <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a000db0:	4809      	ldr	r0, [pc, #36]	; (1a000dd8 <prvInitialiseTaskLists+0x58>)
1a000db2:	f7ff ff04 	bl	1a000bbe <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a000db6:	4809      	ldr	r0, [pc, #36]	; (1a000ddc <prvInitialiseTaskLists+0x5c>)
1a000db8:	f7ff ff01 	bl	1a000bbe <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a000dbc:	4b08      	ldr	r3, [pc, #32]	; (1a000de0 <prvInitialiseTaskLists+0x60>)
1a000dbe:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a000dc0:	4b08      	ldr	r3, [pc, #32]	; (1a000de4 <prvInitialiseTaskLists+0x64>)
1a000dc2:	601c      	str	r4, [r3, #0]
}
1a000dc4:	bd38      	pop	{r3, r4, r5, pc}
1a000dc6:	bf00      	nop
1a000dc8:	100020c0 	.word	0x100020c0
1a000dcc:	10002164 	.word	0x10002164
1a000dd0:	10002178 	.word	0x10002178
1a000dd4:	10002198 	.word	0x10002198
1a000dd8:	100021c4 	.word	0x100021c4
1a000ddc:	100021b0 	.word	0x100021b0
1a000de0:	100020b8 	.word	0x100020b8
1a000de4:	100020bc 	.word	0x100020bc

1a000de8 <prvAddNewTaskToReadyList>:
{
1a000de8:	b510      	push	{r4, lr}
1a000dea:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000dec:	f000 fee2 	bl	1a001bb4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a000df0:	4a21      	ldr	r2, [pc, #132]	; (1a000e78 <prvAddNewTaskToReadyList+0x90>)
1a000df2:	6813      	ldr	r3, [r2, #0]
1a000df4:	3301      	adds	r3, #1
1a000df6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a000df8:	4b20      	ldr	r3, [pc, #128]	; (1a000e7c <prvAddNewTaskToReadyList+0x94>)
1a000dfa:	681b      	ldr	r3, [r3, #0]
1a000dfc:	b15b      	cbz	r3, 1a000e16 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a000dfe:	4b20      	ldr	r3, [pc, #128]	; (1a000e80 <prvAddNewTaskToReadyList+0x98>)
1a000e00:	681b      	ldr	r3, [r3, #0]
1a000e02:	b96b      	cbnz	r3, 1a000e20 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a000e04:	4b1d      	ldr	r3, [pc, #116]	; (1a000e7c <prvAddNewTaskToReadyList+0x94>)
1a000e06:	681b      	ldr	r3, [r3, #0]
1a000e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000e0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000e0c:	429a      	cmp	r2, r3
1a000e0e:	d807      	bhi.n	1a000e20 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a000e10:	4b1a      	ldr	r3, [pc, #104]	; (1a000e7c <prvAddNewTaskToReadyList+0x94>)
1a000e12:	601c      	str	r4, [r3, #0]
1a000e14:	e004      	b.n	1a000e20 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a000e16:	4b19      	ldr	r3, [pc, #100]	; (1a000e7c <prvAddNewTaskToReadyList+0x94>)
1a000e18:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a000e1a:	6813      	ldr	r3, [r2, #0]
1a000e1c:	2b01      	cmp	r3, #1
1a000e1e:	d027      	beq.n	1a000e70 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a000e20:	4a18      	ldr	r2, [pc, #96]	; (1a000e84 <prvAddNewTaskToReadyList+0x9c>)
1a000e22:	6813      	ldr	r3, [r2, #0]
1a000e24:	3301      	adds	r3, #1
1a000e26:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a000e28:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a000e2a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000e2c:	2201      	movs	r2, #1
1a000e2e:	409a      	lsls	r2, r3
1a000e30:	4915      	ldr	r1, [pc, #84]	; (1a000e88 <prvAddNewTaskToReadyList+0xa0>)
1a000e32:	6808      	ldr	r0, [r1, #0]
1a000e34:	4302      	orrs	r2, r0
1a000e36:	600a      	str	r2, [r1, #0]
1a000e38:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000e3c:	009a      	lsls	r2, r3, #2
1a000e3e:	1d21      	adds	r1, r4, #4
1a000e40:	4812      	ldr	r0, [pc, #72]	; (1a000e8c <prvAddNewTaskToReadyList+0xa4>)
1a000e42:	4410      	add	r0, r2
1a000e44:	f7ff fec9 	bl	1a000bda <vListInsertEnd>
	taskEXIT_CRITICAL();
1a000e48:	f000 fed6 	bl	1a001bf8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a000e4c:	4b0c      	ldr	r3, [pc, #48]	; (1a000e80 <prvAddNewTaskToReadyList+0x98>)
1a000e4e:	681b      	ldr	r3, [r3, #0]
1a000e50:	b16b      	cbz	r3, 1a000e6e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a000e52:	4b0a      	ldr	r3, [pc, #40]	; (1a000e7c <prvAddNewTaskToReadyList+0x94>)
1a000e54:	681b      	ldr	r3, [r3, #0]
1a000e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000e58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a000e5a:	429a      	cmp	r2, r3
1a000e5c:	d207      	bcs.n	1a000e6e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a000e5e:	4b0c      	ldr	r3, [pc, #48]	; (1a000e90 <prvAddNewTaskToReadyList+0xa8>)
1a000e60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000e64:	601a      	str	r2, [r3, #0]
1a000e66:	f3bf 8f4f 	dsb	sy
1a000e6a:	f3bf 8f6f 	isb	sy
}
1a000e6e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a000e70:	f7ff ff86 	bl	1a000d80 <prvInitialiseTaskLists>
1a000e74:	e7d4      	b.n	1a000e20 <prvAddNewTaskToReadyList+0x38>
1a000e76:	bf00      	nop
1a000e78:	1000214c 	.word	0x1000214c
1a000e7c:	100020b4 	.word	0x100020b4
1a000e80:	100021ac 	.word	0x100021ac
1a000e84:	1000215c 	.word	0x1000215c
1a000e88:	10002160 	.word	0x10002160
1a000e8c:	100020c0 	.word	0x100020c0
1a000e90:	e000ed04 	.word	0xe000ed04

1a000e94 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a000e94:	4b0f      	ldr	r3, [pc, #60]	; (1a000ed4 <prvCheckTasksWaitingTermination+0x40>)
1a000e96:	681b      	ldr	r3, [r3, #0]
1a000e98:	b1d3      	cbz	r3, 1a000ed0 <prvCheckTasksWaitingTermination+0x3c>
{
1a000e9a:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a000e9c:	f000 fe8a 	bl	1a001bb4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a000ea0:	4b0d      	ldr	r3, [pc, #52]	; (1a000ed8 <prvCheckTasksWaitingTermination+0x44>)
1a000ea2:	68db      	ldr	r3, [r3, #12]
1a000ea4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a000ea6:	1d20      	adds	r0, r4, #4
1a000ea8:	f7ff febc 	bl	1a000c24 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a000eac:	4a0b      	ldr	r2, [pc, #44]	; (1a000edc <prvCheckTasksWaitingTermination+0x48>)
1a000eae:	6813      	ldr	r3, [r2, #0]
1a000eb0:	3b01      	subs	r3, #1
1a000eb2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a000eb4:	4a07      	ldr	r2, [pc, #28]	; (1a000ed4 <prvCheckTasksWaitingTermination+0x40>)
1a000eb6:	6813      	ldr	r3, [r2, #0]
1a000eb8:	3b01      	subs	r3, #1
1a000eba:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a000ebc:	f000 fe9c 	bl	1a001bf8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a000ec0:	4620      	mov	r0, r4
1a000ec2:	f7ff ff0b 	bl	1a000cdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a000ec6:	4b03      	ldr	r3, [pc, #12]	; (1a000ed4 <prvCheckTasksWaitingTermination+0x40>)
1a000ec8:	681b      	ldr	r3, [r3, #0]
1a000eca:	2b00      	cmp	r3, #0
1a000ecc:	d1e6      	bne.n	1a000e9c <prvCheckTasksWaitingTermination+0x8>
}
1a000ece:	bd10      	pop	{r4, pc}
1a000ed0:	4770      	bx	lr
1a000ed2:	bf00      	nop
1a000ed4:	10002150 	.word	0x10002150
1a000ed8:	100021c4 	.word	0x100021c4
1a000edc:	1000214c 	.word	0x1000214c

1a000ee0 <prvIdleTask>:
{
1a000ee0:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a000ee2:	f7ff ffd7 	bl	1a000e94 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a000ee6:	4b06      	ldr	r3, [pc, #24]	; (1a000f00 <prvIdleTask+0x20>)
1a000ee8:	681b      	ldr	r3, [r3, #0]
1a000eea:	2b01      	cmp	r3, #1
1a000eec:	d9f9      	bls.n	1a000ee2 <prvIdleTask+0x2>
				taskYIELD();
1a000eee:	4b05      	ldr	r3, [pc, #20]	; (1a000f04 <prvIdleTask+0x24>)
1a000ef0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000ef4:	601a      	str	r2, [r3, #0]
1a000ef6:	f3bf 8f4f 	dsb	sy
1a000efa:	f3bf 8f6f 	isb	sy
1a000efe:	e7f0      	b.n	1a000ee2 <prvIdleTask+0x2>
1a000f00:	100020c0 	.word	0x100020c0
1a000f04:	e000ed04 	.word	0xe000ed04

1a000f08 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a000f08:	b570      	push	{r4, r5, r6, lr}
1a000f0a:	4604      	mov	r4, r0
1a000f0c:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a000f0e:	4b1d      	ldr	r3, [pc, #116]	; (1a000f84 <prvAddCurrentTaskToDelayedList+0x7c>)
1a000f10:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a000f12:	4b1d      	ldr	r3, [pc, #116]	; (1a000f88 <prvAddCurrentTaskToDelayedList+0x80>)
1a000f14:	6818      	ldr	r0, [r3, #0]
1a000f16:	3004      	adds	r0, #4
1a000f18:	f7ff fe84 	bl	1a000c24 <uxListRemove>
1a000f1c:	b950      	cbnz	r0, 1a000f34 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a000f1e:	4b1a      	ldr	r3, [pc, #104]	; (1a000f88 <prvAddCurrentTaskToDelayedList+0x80>)
1a000f20:	681b      	ldr	r3, [r3, #0]
1a000f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a000f24:	2301      	movs	r3, #1
1a000f26:	fa03 f202 	lsl.w	r2, r3, r2
1a000f2a:	4918      	ldr	r1, [pc, #96]	; (1a000f8c <prvAddCurrentTaskToDelayedList+0x84>)
1a000f2c:	680b      	ldr	r3, [r1, #0]
1a000f2e:	ea23 0302 	bic.w	r3, r3, r2
1a000f32:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a000f34:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a000f38:	d00d      	beq.n	1a000f56 <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a000f3a:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a000f3c:	4b12      	ldr	r3, [pc, #72]	; (1a000f88 <prvAddCurrentTaskToDelayedList+0x80>)
1a000f3e:	681b      	ldr	r3, [r3, #0]
1a000f40:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a000f42:	42a5      	cmp	r5, r4
1a000f44:	d910      	bls.n	1a000f68 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a000f46:	4b12      	ldr	r3, [pc, #72]	; (1a000f90 <prvAddCurrentTaskToDelayedList+0x88>)
1a000f48:	6818      	ldr	r0, [r3, #0]
1a000f4a:	4b0f      	ldr	r3, [pc, #60]	; (1a000f88 <prvAddCurrentTaskToDelayedList+0x80>)
1a000f4c:	6819      	ldr	r1, [r3, #0]
1a000f4e:	3104      	adds	r1, #4
1a000f50:	f7ff fe4e 	bl	1a000bf0 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a000f54:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a000f56:	2e00      	cmp	r6, #0
1a000f58:	d0ef      	beq.n	1a000f3a <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a000f5a:	4b0b      	ldr	r3, [pc, #44]	; (1a000f88 <prvAddCurrentTaskToDelayedList+0x80>)
1a000f5c:	6819      	ldr	r1, [r3, #0]
1a000f5e:	3104      	adds	r1, #4
1a000f60:	480c      	ldr	r0, [pc, #48]	; (1a000f94 <prvAddCurrentTaskToDelayedList+0x8c>)
1a000f62:	f7ff fe3a 	bl	1a000bda <vListInsertEnd>
1a000f66:	e7f5      	b.n	1a000f54 <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a000f68:	4b0b      	ldr	r3, [pc, #44]	; (1a000f98 <prvAddCurrentTaskToDelayedList+0x90>)
1a000f6a:	6818      	ldr	r0, [r3, #0]
1a000f6c:	4b06      	ldr	r3, [pc, #24]	; (1a000f88 <prvAddCurrentTaskToDelayedList+0x80>)
1a000f6e:	6819      	ldr	r1, [r3, #0]
1a000f70:	3104      	adds	r1, #4
1a000f72:	f7ff fe3d 	bl	1a000bf0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a000f76:	4b09      	ldr	r3, [pc, #36]	; (1a000f9c <prvAddCurrentTaskToDelayedList+0x94>)
1a000f78:	681b      	ldr	r3, [r3, #0]
1a000f7a:	42a3      	cmp	r3, r4
1a000f7c:	d9ea      	bls.n	1a000f54 <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
1a000f7e:	4b07      	ldr	r3, [pc, #28]	; (1a000f9c <prvAddCurrentTaskToDelayedList+0x94>)
1a000f80:	601c      	str	r4, [r3, #0]
}
1a000f82:	e7e7      	b.n	1a000f54 <prvAddCurrentTaskToDelayedList+0x4c>
1a000f84:	100021d8 	.word	0x100021d8
1a000f88:	100020b4 	.word	0x100020b4
1a000f8c:	10002160 	.word	0x10002160
1a000f90:	100020bc 	.word	0x100020bc
1a000f94:	100021b0 	.word	0x100021b0
1a000f98:	100020b8 	.word	0x100020b8
1a000f9c:	10002190 	.word	0x10002190

1a000fa0 <xTaskCreate>:
	{
1a000fa0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a000fa4:	b085      	sub	sp, #20
1a000fa6:	4607      	mov	r7, r0
1a000fa8:	4688      	mov	r8, r1
1a000faa:	4614      	mov	r4, r2
1a000fac:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000fae:	0090      	lsls	r0, r2, #2
1a000fb0:	f7ff fa96 	bl	1a0004e0 <pvPortMalloc>
			if( pxStack != NULL )
1a000fb4:	b1e8      	cbz	r0, 1a000ff2 <xTaskCreate+0x52>
1a000fb6:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a000fb8:	2060      	movs	r0, #96	; 0x60
1a000fba:	f7ff fa91 	bl	1a0004e0 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a000fbe:	4605      	mov	r5, r0
1a000fc0:	b198      	cbz	r0, 1a000fea <xTaskCreate+0x4a>
					pxNewTCB->pxStack = pxStack;
1a000fc2:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a000fc4:	b1d5      	cbz	r5, 1a000ffc <xTaskCreate+0x5c>
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a000fc6:	2300      	movs	r3, #0
1a000fc8:	9303      	str	r3, [sp, #12]
1a000fca:	9502      	str	r5, [sp, #8]
1a000fcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a000fce:	9301      	str	r3, [sp, #4]
1a000fd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a000fd2:	9300      	str	r3, [sp, #0]
1a000fd4:	464b      	mov	r3, r9
1a000fd6:	4622      	mov	r2, r4
1a000fd8:	4641      	mov	r1, r8
1a000fda:	4638      	mov	r0, r7
1a000fdc:	f7ff fe87 	bl	1a000cee <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a000fe0:	4628      	mov	r0, r5
1a000fe2:	f7ff ff01 	bl	1a000de8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a000fe6:	2001      	movs	r0, #1
1a000fe8:	e005      	b.n	1a000ff6 <xTaskCreate+0x56>
					vPortFree( pxStack );
1a000fea:	4630      	mov	r0, r6
1a000fec:	f7ff fab0 	bl	1a000550 <vPortFree>
1a000ff0:	e7e8      	b.n	1a000fc4 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a000ff2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}
1a000ff6:	b005      	add	sp, #20
1a000ff8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a000ffc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a001000:	e7f9      	b.n	1a000ff6 <xTaskCreate+0x56>
1a001002:	Address 0x000000001a001002 is out of bounds.


1a001004 <vTaskStartScheduler>:
{
1a001004:	b500      	push	{lr}
1a001006:	b083      	sub	sp, #12
		xReturn = xTaskCreate(	prvIdleTask,
1a001008:	4b19      	ldr	r3, [pc, #100]	; (1a001070 <vTaskStartScheduler+0x6c>)
1a00100a:	9301      	str	r3, [sp, #4]
1a00100c:	2300      	movs	r3, #0
1a00100e:	9300      	str	r3, [sp, #0]
1a001010:	225a      	movs	r2, #90	; 0x5a
1a001012:	4918      	ldr	r1, [pc, #96]	; (1a001074 <vTaskStartScheduler+0x70>)
1a001014:	4818      	ldr	r0, [pc, #96]	; (1a001078 <vTaskStartScheduler+0x74>)
1a001016:	f7ff ffc3 	bl	1a000fa0 <xTaskCreate>
		if( xReturn == pdPASS )
1a00101a:	2801      	cmp	r0, #1
1a00101c:	d007      	beq.n	1a00102e <vTaskStartScheduler+0x2a>
	if( xReturn == pdPASS )
1a00101e:	2801      	cmp	r0, #1
1a001020:	d008      	beq.n	1a001034 <vTaskStartScheduler+0x30>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001022:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001026:	d01a      	beq.n	1a00105e <vTaskStartScheduler+0x5a>
}
1a001028:	b003      	add	sp, #12
1a00102a:	f85d fb04 	ldr.w	pc, [sp], #4
			xReturn = xTimerCreateTimerTask();
1a00102e:	f000 fbbb 	bl	1a0017a8 <xTimerCreateTimerTask>
1a001032:	e7f4      	b.n	1a00101e <vTaskStartScheduler+0x1a>
1a001034:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001038:	f383 8811 	msr	BASEPRI, r3
1a00103c:	f3bf 8f6f 	isb	sy
1a001040:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a001044:	4b0d      	ldr	r3, [pc, #52]	; (1a00107c <vTaskStartScheduler+0x78>)
1a001046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00104a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a00104c:	4b0c      	ldr	r3, [pc, #48]	; (1a001080 <vTaskStartScheduler+0x7c>)
1a00104e:	2201      	movs	r2, #1
1a001050:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001052:	4b0c      	ldr	r3, [pc, #48]	; (1a001084 <vTaskStartScheduler+0x80>)
1a001054:	2200      	movs	r2, #0
1a001056:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a001058:	f000 fe4e 	bl	1a001cf8 <xPortStartScheduler>
1a00105c:	e7e4      	b.n	1a001028 <vTaskStartScheduler+0x24>
1a00105e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001062:	f383 8811 	msr	BASEPRI, r3
1a001066:	f3bf 8f6f 	isb	sy
1a00106a:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a00106e:	e7fe      	b.n	1a00106e <vTaskStartScheduler+0x6a>
1a001070:	1000218c 	.word	0x1000218c
1a001074:	1a0042f4 	.word	0x1a0042f4
1a001078:	1a000ee1 	.word	0x1a000ee1
1a00107c:	10002190 	.word	0x10002190
1a001080:	100021ac 	.word	0x100021ac
1a001084:	100021d8 	.word	0x100021d8

1a001088 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001088:	4a02      	ldr	r2, [pc, #8]	; (1a001094 <vTaskSuspendAll+0xc>)
1a00108a:	6813      	ldr	r3, [r2, #0]
1a00108c:	3301      	adds	r3, #1
1a00108e:	6013      	str	r3, [r2, #0]
}
1a001090:	4770      	bx	lr
1a001092:	bf00      	nop
1a001094:	10002158 	.word	0x10002158

1a001098 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001098:	4b01      	ldr	r3, [pc, #4]	; (1a0010a0 <xTaskGetTickCount+0x8>)
1a00109a:	6818      	ldr	r0, [r3, #0]
}
1a00109c:	4770      	bx	lr
1a00109e:	bf00      	nop
1a0010a0:	100021d8 	.word	0x100021d8

1a0010a4 <xTaskIncrementTick>:
{
1a0010a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0010a6:	4b3a      	ldr	r3, [pc, #232]	; (1a001190 <xTaskIncrementTick+0xec>)
1a0010a8:	681b      	ldr	r3, [r3, #0]
1a0010aa:	2b00      	cmp	r3, #0
1a0010ac:	d164      	bne.n	1a001178 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a0010ae:	4b39      	ldr	r3, [pc, #228]	; (1a001194 <xTaskIncrementTick+0xf0>)
1a0010b0:	681d      	ldr	r5, [r3, #0]
1a0010b2:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a0010b4:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a0010b6:	b9c5      	cbnz	r5, 1a0010ea <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a0010b8:	4b37      	ldr	r3, [pc, #220]	; (1a001198 <xTaskIncrementTick+0xf4>)
1a0010ba:	681b      	ldr	r3, [r3, #0]
1a0010bc:	681b      	ldr	r3, [r3, #0]
1a0010be:	b143      	cbz	r3, 1a0010d2 <xTaskIncrementTick+0x2e>
1a0010c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010c4:	f383 8811 	msr	BASEPRI, r3
1a0010c8:	f3bf 8f6f 	isb	sy
1a0010cc:	f3bf 8f4f 	dsb	sy
1a0010d0:	e7fe      	b.n	1a0010d0 <xTaskIncrementTick+0x2c>
1a0010d2:	4a31      	ldr	r2, [pc, #196]	; (1a001198 <xTaskIncrementTick+0xf4>)
1a0010d4:	6811      	ldr	r1, [r2, #0]
1a0010d6:	4b31      	ldr	r3, [pc, #196]	; (1a00119c <xTaskIncrementTick+0xf8>)
1a0010d8:	6818      	ldr	r0, [r3, #0]
1a0010da:	6010      	str	r0, [r2, #0]
1a0010dc:	6019      	str	r1, [r3, #0]
1a0010de:	4a30      	ldr	r2, [pc, #192]	; (1a0011a0 <xTaskIncrementTick+0xfc>)
1a0010e0:	6813      	ldr	r3, [r2, #0]
1a0010e2:	3301      	adds	r3, #1
1a0010e4:	6013      	str	r3, [r2, #0]
1a0010e6:	f7ff fde3 	bl	1a000cb0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a0010ea:	4b2e      	ldr	r3, [pc, #184]	; (1a0011a4 <xTaskIncrementTick+0x100>)
1a0010ec:	681b      	ldr	r3, [r3, #0]
1a0010ee:	42ab      	cmp	r3, r5
1a0010f0:	d938      	bls.n	1a001164 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a0010f2:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a0010f4:	4b2c      	ldr	r3, [pc, #176]	; (1a0011a8 <xTaskIncrementTick+0x104>)
1a0010f6:	681b      	ldr	r3, [r3, #0]
1a0010f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0010fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0010fe:	009a      	lsls	r2, r3, #2
1a001100:	4b2a      	ldr	r3, [pc, #168]	; (1a0011ac <xTaskIncrementTick+0x108>)
1a001102:	589b      	ldr	r3, [r3, r2]
1a001104:	2b01      	cmp	r3, #1
1a001106:	d93c      	bls.n	1a001182 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a001108:	2401      	movs	r4, #1
1a00110a:	e03a      	b.n	1a001182 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a00110c:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00110e:	4b22      	ldr	r3, [pc, #136]	; (1a001198 <xTaskIncrementTick+0xf4>)
1a001110:	681b      	ldr	r3, [r3, #0]
1a001112:	681b      	ldr	r3, [r3, #0]
1a001114:	b343      	cbz	r3, 1a001168 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001116:	4b20      	ldr	r3, [pc, #128]	; (1a001198 <xTaskIncrementTick+0xf4>)
1a001118:	681b      	ldr	r3, [r3, #0]
1a00111a:	68db      	ldr	r3, [r3, #12]
1a00111c:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a00111e:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001120:	429d      	cmp	r5, r3
1a001122:	d326      	bcc.n	1a001172 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001124:	1d37      	adds	r7, r6, #4
1a001126:	4638      	mov	r0, r7
1a001128:	f7ff fd7c 	bl	1a000c24 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a00112c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a00112e:	b11b      	cbz	r3, 1a001138 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001130:	f106 0018 	add.w	r0, r6, #24
1a001134:	f7ff fd76 	bl	1a000c24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001138:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00113a:	2201      	movs	r2, #1
1a00113c:	409a      	lsls	r2, r3
1a00113e:	491c      	ldr	r1, [pc, #112]	; (1a0011b0 <xTaskIncrementTick+0x10c>)
1a001140:	6808      	ldr	r0, [r1, #0]
1a001142:	4302      	orrs	r2, r0
1a001144:	600a      	str	r2, [r1, #0]
1a001146:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00114a:	009a      	lsls	r2, r3, #2
1a00114c:	4639      	mov	r1, r7
1a00114e:	4817      	ldr	r0, [pc, #92]	; (1a0011ac <xTaskIncrementTick+0x108>)
1a001150:	4410      	add	r0, r2
1a001152:	f7ff fd42 	bl	1a000bda <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001156:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001158:	4b13      	ldr	r3, [pc, #76]	; (1a0011a8 <xTaskIncrementTick+0x104>)
1a00115a:	681b      	ldr	r3, [r3, #0]
1a00115c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00115e:	429a      	cmp	r2, r3
1a001160:	d2d4      	bcs.n	1a00110c <xTaskIncrementTick+0x68>
1a001162:	e7d4      	b.n	1a00110e <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a001164:	2400      	movs	r4, #0
1a001166:	e7d2      	b.n	1a00110e <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001168:	4b0e      	ldr	r3, [pc, #56]	; (1a0011a4 <xTaskIncrementTick+0x100>)
1a00116a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00116e:	601a      	str	r2, [r3, #0]
					break;
1a001170:	e7c0      	b.n	1a0010f4 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a001172:	4a0c      	ldr	r2, [pc, #48]	; (1a0011a4 <xTaskIncrementTick+0x100>)
1a001174:	6013      	str	r3, [r2, #0]
						break;
1a001176:	e7bd      	b.n	1a0010f4 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001178:	4a0e      	ldr	r2, [pc, #56]	; (1a0011b4 <xTaskIncrementTick+0x110>)
1a00117a:	6813      	ldr	r3, [r2, #0]
1a00117c:	3301      	adds	r3, #1
1a00117e:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001180:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a001182:	4b0d      	ldr	r3, [pc, #52]	; (1a0011b8 <xTaskIncrementTick+0x114>)
1a001184:	681b      	ldr	r3, [r3, #0]
1a001186:	b103      	cbz	r3, 1a00118a <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001188:	2401      	movs	r4, #1
}
1a00118a:	4620      	mov	r0, r4
1a00118c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00118e:	bf00      	nop
1a001190:	10002158 	.word	0x10002158
1a001194:	100021d8 	.word	0x100021d8
1a001198:	100020b8 	.word	0x100020b8
1a00119c:	100020bc 	.word	0x100020bc
1a0011a0:	10002194 	.word	0x10002194
1a0011a4:	10002190 	.word	0x10002190
1a0011a8:	100020b4 	.word	0x100020b4
1a0011ac:	100020c0 	.word	0x100020c0
1a0011b0:	10002160 	.word	0x10002160
1a0011b4:	10002154 	.word	0x10002154
1a0011b8:	100021dc 	.word	0x100021dc

1a0011bc <xTaskResumeAll>:
{
1a0011bc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a0011be:	4b35      	ldr	r3, [pc, #212]	; (1a001294 <xTaskResumeAll+0xd8>)
1a0011c0:	681b      	ldr	r3, [r3, #0]
1a0011c2:	b943      	cbnz	r3, 1a0011d6 <xTaskResumeAll+0x1a>
1a0011c4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0011c8:	f383 8811 	msr	BASEPRI, r3
1a0011cc:	f3bf 8f6f 	isb	sy
1a0011d0:	f3bf 8f4f 	dsb	sy
1a0011d4:	e7fe      	b.n	1a0011d4 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a0011d6:	f000 fced 	bl	1a001bb4 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a0011da:	4b2e      	ldr	r3, [pc, #184]	; (1a001294 <xTaskResumeAll+0xd8>)
1a0011dc:	681a      	ldr	r2, [r3, #0]
1a0011de:	3a01      	subs	r2, #1
1a0011e0:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0011e2:	681b      	ldr	r3, [r3, #0]
1a0011e4:	2b00      	cmp	r3, #0
1a0011e6:	d14d      	bne.n	1a001284 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a0011e8:	4b2b      	ldr	r3, [pc, #172]	; (1a001298 <xTaskResumeAll+0xdc>)
1a0011ea:	681b      	ldr	r3, [r3, #0]
1a0011ec:	b90b      	cbnz	r3, 1a0011f2 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
1a0011ee:	2400      	movs	r4, #0
1a0011f0:	e049      	b.n	1a001286 <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
1a0011f2:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a0011f4:	4b29      	ldr	r3, [pc, #164]	; (1a00129c <xTaskResumeAll+0xe0>)
1a0011f6:	681b      	ldr	r3, [r3, #0]
1a0011f8:	b31b      	cbz	r3, 1a001242 <xTaskResumeAll+0x86>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a0011fa:	4b28      	ldr	r3, [pc, #160]	; (1a00129c <xTaskResumeAll+0xe0>)
1a0011fc:	68db      	ldr	r3, [r3, #12]
1a0011fe:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001200:	f104 0018 	add.w	r0, r4, #24
1a001204:	f7ff fd0e 	bl	1a000c24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001208:	1d25      	adds	r5, r4, #4
1a00120a:	4628      	mov	r0, r5
1a00120c:	f7ff fd0a 	bl	1a000c24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001210:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001212:	2201      	movs	r2, #1
1a001214:	409a      	lsls	r2, r3
1a001216:	4922      	ldr	r1, [pc, #136]	; (1a0012a0 <xTaskResumeAll+0xe4>)
1a001218:	6808      	ldr	r0, [r1, #0]
1a00121a:	4302      	orrs	r2, r0
1a00121c:	600a      	str	r2, [r1, #0]
1a00121e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001222:	009a      	lsls	r2, r3, #2
1a001224:	4629      	mov	r1, r5
1a001226:	481f      	ldr	r0, [pc, #124]	; (1a0012a4 <xTaskResumeAll+0xe8>)
1a001228:	4410      	add	r0, r2
1a00122a:	f7ff fcd6 	bl	1a000bda <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00122e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001230:	4b1d      	ldr	r3, [pc, #116]	; (1a0012a8 <xTaskResumeAll+0xec>)
1a001232:	681b      	ldr	r3, [r3, #0]
1a001234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001236:	429a      	cmp	r2, r3
1a001238:	d3dc      	bcc.n	1a0011f4 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
1a00123a:	4b1c      	ldr	r3, [pc, #112]	; (1a0012ac <xTaskResumeAll+0xf0>)
1a00123c:	2201      	movs	r2, #1
1a00123e:	601a      	str	r2, [r3, #0]
1a001240:	e7d8      	b.n	1a0011f4 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
1a001242:	b10c      	cbz	r4, 1a001248 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
1a001244:	f7ff fd34 	bl	1a000cb0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001248:	4b19      	ldr	r3, [pc, #100]	; (1a0012b0 <xTaskResumeAll+0xf4>)
1a00124a:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a00124c:	b974      	cbnz	r4, 1a00126c <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
1a00124e:	4b17      	ldr	r3, [pc, #92]	; (1a0012ac <xTaskResumeAll+0xf0>)
1a001250:	681b      	ldr	r3, [r3, #0]
1a001252:	b1e3      	cbz	r3, 1a00128e <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
1a001254:	4b17      	ldr	r3, [pc, #92]	; (1a0012b4 <xTaskResumeAll+0xf8>)
1a001256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00125a:	601a      	str	r2, [r3, #0]
1a00125c:	f3bf 8f4f 	dsb	sy
1a001260:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001264:	2401      	movs	r4, #1
1a001266:	e00e      	b.n	1a001286 <xTaskResumeAll+0xca>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001268:	3c01      	subs	r4, #1
1a00126a:	d007      	beq.n	1a00127c <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
1a00126c:	f7ff ff1a 	bl	1a0010a4 <xTaskIncrementTick>
1a001270:	2800      	cmp	r0, #0
1a001272:	d0f9      	beq.n	1a001268 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
1a001274:	4b0d      	ldr	r3, [pc, #52]	; (1a0012ac <xTaskResumeAll+0xf0>)
1a001276:	2201      	movs	r2, #1
1a001278:	601a      	str	r2, [r3, #0]
1a00127a:	e7f5      	b.n	1a001268 <xTaskResumeAll+0xac>
						uxPendedTicks = 0;
1a00127c:	4b0c      	ldr	r3, [pc, #48]	; (1a0012b0 <xTaskResumeAll+0xf4>)
1a00127e:	2200      	movs	r2, #0
1a001280:	601a      	str	r2, [r3, #0]
1a001282:	e7e4      	b.n	1a00124e <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
1a001284:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001286:	f000 fcb7 	bl	1a001bf8 <vPortExitCritical>
}
1a00128a:	4620      	mov	r0, r4
1a00128c:	bd38      	pop	{r3, r4, r5, pc}
BaseType_t xAlreadyYielded = pdFALSE;
1a00128e:	2400      	movs	r4, #0
1a001290:	e7f9      	b.n	1a001286 <xTaskResumeAll+0xca>
1a001292:	bf00      	nop
1a001294:	10002158 	.word	0x10002158
1a001298:	1000214c 	.word	0x1000214c
1a00129c:	10002198 	.word	0x10002198
1a0012a0:	10002160 	.word	0x10002160
1a0012a4:	100020c0 	.word	0x100020c0
1a0012a8:	100020b4 	.word	0x100020b4
1a0012ac:	100021dc 	.word	0x100021dc
1a0012b0:	10002154 	.word	0x10002154
1a0012b4:	e000ed04 	.word	0xe000ed04

1a0012b8 <vTaskDelayUntil>:
	{
1a0012b8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
1a0012ba:	b150      	cbz	r0, 1a0012d2 <vTaskDelayUntil+0x1a>
1a0012bc:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
1a0012be:	b989      	cbnz	r1, 1a0012e4 <vTaskDelayUntil+0x2c>
1a0012c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012c4:	f383 8811 	msr	BASEPRI, r3
1a0012c8:	f3bf 8f6f 	isb	sy
1a0012cc:	f3bf 8f4f 	dsb	sy
1a0012d0:	e7fe      	b.n	1a0012d0 <vTaskDelayUntil+0x18>
1a0012d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012d6:	f383 8811 	msr	BASEPRI, r3
1a0012da:	f3bf 8f6f 	isb	sy
1a0012de:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
1a0012e2:	e7fe      	b.n	1a0012e2 <vTaskDelayUntil+0x2a>
		configASSERT( uxSchedulerSuspended == 0 );
1a0012e4:	4b1a      	ldr	r3, [pc, #104]	; (1a001350 <vTaskDelayUntil+0x98>)
1a0012e6:	681b      	ldr	r3, [r3, #0]
1a0012e8:	b143      	cbz	r3, 1a0012fc <vTaskDelayUntil+0x44>
1a0012ea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012ee:	f383 8811 	msr	BASEPRI, r3
1a0012f2:	f3bf 8f6f 	isb	sy
1a0012f6:	f3bf 8f4f 	dsb	sy
1a0012fa:	e7fe      	b.n	1a0012fa <vTaskDelayUntil+0x42>
1a0012fc:	460c      	mov	r4, r1
		vTaskSuspendAll();
1a0012fe:	f7ff fec3 	bl	1a001088 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
1a001302:	4b14      	ldr	r3, [pc, #80]	; (1a001354 <vTaskDelayUntil+0x9c>)
1a001304:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
1a001306:	682a      	ldr	r2, [r5, #0]
1a001308:	4414      	add	r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
1a00130a:	4282      	cmp	r2, r0
1a00130c:	d909      	bls.n	1a001322 <vTaskDelayUntil+0x6a>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a00130e:	42a2      	cmp	r2, r4
1a001310:	d801      	bhi.n	1a001316 <vTaskDelayUntil+0x5e>
			*pxPreviousWakeTime = xTimeToWake;
1a001312:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a001314:	e00e      	b.n	1a001334 <vTaskDelayUntil+0x7c>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a001316:	42a0      	cmp	r0, r4
1a001318:	d301      	bcc.n	1a00131e <vTaskDelayUntil+0x66>
			*pxPreviousWakeTime = xTimeToWake;
1a00131a:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a00131c:	e00a      	b.n	1a001334 <vTaskDelayUntil+0x7c>
			*pxPreviousWakeTime = xTimeToWake;
1a00131e:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a001320:	e004      	b.n	1a00132c <vTaskDelayUntil+0x74>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
1a001322:	42a2      	cmp	r2, r4
1a001324:	d801      	bhi.n	1a00132a <vTaskDelayUntil+0x72>
1a001326:	42a0      	cmp	r0, r4
1a001328:	d210      	bcs.n	1a00134c <vTaskDelayUntil+0x94>
			*pxPreviousWakeTime = xTimeToWake;
1a00132a:	602c      	str	r4, [r5, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
1a00132c:	2100      	movs	r1, #0
1a00132e:	1a20      	subs	r0, r4, r0
1a001330:	f7ff fdea 	bl	1a000f08 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
1a001334:	f7ff ff42 	bl	1a0011bc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a001338:	b938      	cbnz	r0, 1a00134a <vTaskDelayUntil+0x92>
			portYIELD_WITHIN_API();
1a00133a:	4b07      	ldr	r3, [pc, #28]	; (1a001358 <vTaskDelayUntil+0xa0>)
1a00133c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001340:	601a      	str	r2, [r3, #0]
1a001342:	f3bf 8f4f 	dsb	sy
1a001346:	f3bf 8f6f 	isb	sy
	}
1a00134a:	bd38      	pop	{r3, r4, r5, pc}
			*pxPreviousWakeTime = xTimeToWake;
1a00134c:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a00134e:	e7f1      	b.n	1a001334 <vTaskDelayUntil+0x7c>
1a001350:	10002158 	.word	0x10002158
1a001354:	100021d8 	.word	0x100021d8
1a001358:	e000ed04 	.word	0xe000ed04

1a00135c <vTaskDelay>:
	{
1a00135c:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a00135e:	b1a8      	cbz	r0, 1a00138c <vTaskDelay+0x30>
1a001360:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a001362:	4b0f      	ldr	r3, [pc, #60]	; (1a0013a0 <vTaskDelay+0x44>)
1a001364:	681b      	ldr	r3, [r3, #0]
1a001366:	b143      	cbz	r3, 1a00137a <vTaskDelay+0x1e>
1a001368:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00136c:	f383 8811 	msr	BASEPRI, r3
1a001370:	f3bf 8f6f 	isb	sy
1a001374:	f3bf 8f4f 	dsb	sy
1a001378:	e7fe      	b.n	1a001378 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a00137a:	f7ff fe85 	bl	1a001088 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a00137e:	2100      	movs	r1, #0
1a001380:	4620      	mov	r0, r4
1a001382:	f7ff fdc1 	bl	1a000f08 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a001386:	f7ff ff19 	bl	1a0011bc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a00138a:	b938      	cbnz	r0, 1a00139c <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a00138c:	4b05      	ldr	r3, [pc, #20]	; (1a0013a4 <vTaskDelay+0x48>)
1a00138e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001392:	601a      	str	r2, [r3, #0]
1a001394:	f3bf 8f4f 	dsb	sy
1a001398:	f3bf 8f6f 	isb	sy
	}
1a00139c:	bd10      	pop	{r4, pc}
1a00139e:	bf00      	nop
1a0013a0:	10002158 	.word	0x10002158
1a0013a4:	e000ed04 	.word	0xe000ed04

1a0013a8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a0013a8:	4b2d      	ldr	r3, [pc, #180]	; (1a001460 <vTaskSwitchContext+0xb8>)
1a0013aa:	681b      	ldr	r3, [r3, #0]
1a0013ac:	b11b      	cbz	r3, 1a0013b6 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a0013ae:	4b2d      	ldr	r3, [pc, #180]	; (1a001464 <vTaskSwitchContext+0xbc>)
1a0013b0:	2201      	movs	r2, #1
1a0013b2:	601a      	str	r2, [r3, #0]
1a0013b4:	4770      	bx	lr
{
1a0013b6:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a0013b8:	4b2a      	ldr	r3, [pc, #168]	; (1a001464 <vTaskSwitchContext+0xbc>)
1a0013ba:	2200      	movs	r2, #0
1a0013bc:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a0013be:	4b2a      	ldr	r3, [pc, #168]	; (1a001468 <vTaskSwitchContext+0xc0>)
1a0013c0:	681b      	ldr	r3, [r3, #0]
1a0013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a0013c4:	681a      	ldr	r2, [r3, #0]
1a0013c6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0013ca:	d103      	bne.n	1a0013d4 <vTaskSwitchContext+0x2c>
1a0013cc:	685a      	ldr	r2, [r3, #4]
1a0013ce:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0013d2:	d01b      	beq.n	1a00140c <vTaskSwitchContext+0x64>
1a0013d4:	4b24      	ldr	r3, [pc, #144]	; (1a001468 <vTaskSwitchContext+0xc0>)
1a0013d6:	6818      	ldr	r0, [r3, #0]
1a0013d8:	6819      	ldr	r1, [r3, #0]
1a0013da:	3134      	adds	r1, #52	; 0x34
1a0013dc:	f7ff fc5a 	bl	1a000c94 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0013e0:	4b22      	ldr	r3, [pc, #136]	; (1a00146c <vTaskSwitchContext+0xc4>)
1a0013e2:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a0013e4:	fab3 f383 	clz	r3, r3
1a0013e8:	b2db      	uxtb	r3, r3
1a0013ea:	f1c3 031f 	rsb	r3, r3, #31
1a0013ee:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a0013f2:	008a      	lsls	r2, r1, #2
1a0013f4:	491e      	ldr	r1, [pc, #120]	; (1a001470 <vTaskSwitchContext+0xc8>)
1a0013f6:	588a      	ldr	r2, [r1, r2]
1a0013f8:	b98a      	cbnz	r2, 1a00141e <vTaskSwitchContext+0x76>
	__asm volatile
1a0013fa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0013fe:	f383 8811 	msr	BASEPRI, r3
1a001402:	f3bf 8f6f 	isb	sy
1a001406:	f3bf 8f4f 	dsb	sy
1a00140a:	e7fe      	b.n	1a00140a <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a00140c:	689a      	ldr	r2, [r3, #8]
1a00140e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001412:	d1df      	bne.n	1a0013d4 <vTaskSwitchContext+0x2c>
1a001414:	68db      	ldr	r3, [r3, #12]
1a001416:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a00141a:	d1db      	bne.n	1a0013d4 <vTaskSwitchContext+0x2c>
1a00141c:	e7e0      	b.n	1a0013e0 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00141e:	4814      	ldr	r0, [pc, #80]	; (1a001470 <vTaskSwitchContext+0xc8>)
1a001420:	009a      	lsls	r2, r3, #2
1a001422:	18d4      	adds	r4, r2, r3
1a001424:	00a1      	lsls	r1, r4, #2
1a001426:	4401      	add	r1, r0
1a001428:	684c      	ldr	r4, [r1, #4]
1a00142a:	6864      	ldr	r4, [r4, #4]
1a00142c:	604c      	str	r4, [r1, #4]
1a00142e:	441a      	add	r2, r3
1a001430:	0091      	lsls	r1, r2, #2
1a001432:	3108      	adds	r1, #8
1a001434:	4408      	add	r0, r1
1a001436:	4284      	cmp	r4, r0
1a001438:	d009      	beq.n	1a00144e <vTaskSwitchContext+0xa6>
1a00143a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00143e:	009a      	lsls	r2, r3, #2
1a001440:	4b0b      	ldr	r3, [pc, #44]	; (1a001470 <vTaskSwitchContext+0xc8>)
1a001442:	4413      	add	r3, r2
1a001444:	685b      	ldr	r3, [r3, #4]
1a001446:	68da      	ldr	r2, [r3, #12]
1a001448:	4b07      	ldr	r3, [pc, #28]	; (1a001468 <vTaskSwitchContext+0xc0>)
1a00144a:	601a      	str	r2, [r3, #0]
}
1a00144c:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00144e:	6860      	ldr	r0, [r4, #4]
1a001450:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a001454:	0091      	lsls	r1, r2, #2
1a001456:	4a06      	ldr	r2, [pc, #24]	; (1a001470 <vTaskSwitchContext+0xc8>)
1a001458:	440a      	add	r2, r1
1a00145a:	6050      	str	r0, [r2, #4]
1a00145c:	e7ed      	b.n	1a00143a <vTaskSwitchContext+0x92>
1a00145e:	bf00      	nop
1a001460:	10002158 	.word	0x10002158
1a001464:	100021dc 	.word	0x100021dc
1a001468:	100020b4 	.word	0x100020b4
1a00146c:	10002160 	.word	0x10002160
1a001470:	100020c0 	.word	0x100020c0

1a001474 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a001474:	b158      	cbz	r0, 1a00148e <vTaskPlaceOnEventList+0x1a>
{
1a001476:	b510      	push	{r4, lr}
1a001478:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a00147a:	4b09      	ldr	r3, [pc, #36]	; (1a0014a0 <vTaskPlaceOnEventList+0x2c>)
1a00147c:	6819      	ldr	r1, [r3, #0]
1a00147e:	3118      	adds	r1, #24
1a001480:	f7ff fbb6 	bl	1a000bf0 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001484:	2101      	movs	r1, #1
1a001486:	4620      	mov	r0, r4
1a001488:	f7ff fd3e 	bl	1a000f08 <prvAddCurrentTaskToDelayedList>
}
1a00148c:	bd10      	pop	{r4, pc}
1a00148e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001492:	f383 8811 	msr	BASEPRI, r3
1a001496:	f3bf 8f6f 	isb	sy
1a00149a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
1a00149e:	e7fe      	b.n	1a00149e <vTaskPlaceOnEventList+0x2a>
1a0014a0:	100020b4 	.word	0x100020b4

1a0014a4 <vTaskPlaceOnEventListRestricted>:
	{
1a0014a4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a0014a6:	b170      	cbz	r0, 1a0014c6 <vTaskPlaceOnEventListRestricted+0x22>
1a0014a8:	460c      	mov	r4, r1
1a0014aa:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0014ac:	4a0a      	ldr	r2, [pc, #40]	; (1a0014d8 <vTaskPlaceOnEventListRestricted+0x34>)
1a0014ae:	6811      	ldr	r1, [r2, #0]
1a0014b0:	3118      	adds	r1, #24
1a0014b2:	f7ff fb92 	bl	1a000bda <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a0014b6:	b10d      	cbz	r5, 1a0014bc <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a0014b8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a0014bc:	4629      	mov	r1, r5
1a0014be:	4620      	mov	r0, r4
1a0014c0:	f7ff fd22 	bl	1a000f08 <prvAddCurrentTaskToDelayedList>
	}
1a0014c4:	bd38      	pop	{r3, r4, r5, pc}
1a0014c6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014ca:	f383 8811 	msr	BASEPRI, r3
1a0014ce:	f3bf 8f6f 	isb	sy
1a0014d2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
1a0014d6:	e7fe      	b.n	1a0014d6 <vTaskPlaceOnEventListRestricted+0x32>
1a0014d8:	100020b4 	.word	0x100020b4

1a0014dc <xTaskRemoveFromEventList>:
{
1a0014dc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a0014de:	68c3      	ldr	r3, [r0, #12]
1a0014e0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a0014e2:	b324      	cbz	r4, 1a00152e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a0014e4:	f104 0518 	add.w	r5, r4, #24
1a0014e8:	4628      	mov	r0, r5
1a0014ea:	f7ff fb9b 	bl	1a000c24 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0014ee:	4b18      	ldr	r3, [pc, #96]	; (1a001550 <xTaskRemoveFromEventList+0x74>)
1a0014f0:	681b      	ldr	r3, [r3, #0]
1a0014f2:	bb2b      	cbnz	r3, 1a001540 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a0014f4:	1d25      	adds	r5, r4, #4
1a0014f6:	4628      	mov	r0, r5
1a0014f8:	f7ff fb94 	bl	1a000c24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0014fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0014fe:	2201      	movs	r2, #1
1a001500:	409a      	lsls	r2, r3
1a001502:	4914      	ldr	r1, [pc, #80]	; (1a001554 <xTaskRemoveFromEventList+0x78>)
1a001504:	6808      	ldr	r0, [r1, #0]
1a001506:	4302      	orrs	r2, r0
1a001508:	600a      	str	r2, [r1, #0]
1a00150a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00150e:	009a      	lsls	r2, r3, #2
1a001510:	4629      	mov	r1, r5
1a001512:	4811      	ldr	r0, [pc, #68]	; (1a001558 <xTaskRemoveFromEventList+0x7c>)
1a001514:	4410      	add	r0, r2
1a001516:	f7ff fb60 	bl	1a000bda <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a00151a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00151c:	4b0f      	ldr	r3, [pc, #60]	; (1a00155c <xTaskRemoveFromEventList+0x80>)
1a00151e:	681b      	ldr	r3, [r3, #0]
1a001520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001522:	429a      	cmp	r2, r3
1a001524:	d911      	bls.n	1a00154a <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a001526:	2001      	movs	r0, #1
1a001528:	4b0d      	ldr	r3, [pc, #52]	; (1a001560 <xTaskRemoveFromEventList+0x84>)
1a00152a:	6018      	str	r0, [r3, #0]
1a00152c:	e00e      	b.n	1a00154c <xTaskRemoveFromEventList+0x70>
1a00152e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001532:	f383 8811 	msr	BASEPRI, r3
1a001536:	f3bf 8f6f 	isb	sy
1a00153a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
1a00153e:	e7fe      	b.n	1a00153e <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001540:	4629      	mov	r1, r5
1a001542:	4808      	ldr	r0, [pc, #32]	; (1a001564 <xTaskRemoveFromEventList+0x88>)
1a001544:	f7ff fb49 	bl	1a000bda <vListInsertEnd>
1a001548:	e7e7      	b.n	1a00151a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a00154a:	2000      	movs	r0, #0
}
1a00154c:	bd38      	pop	{r3, r4, r5, pc}
1a00154e:	bf00      	nop
1a001550:	10002158 	.word	0x10002158
1a001554:	10002160 	.word	0x10002160
1a001558:	100020c0 	.word	0x100020c0
1a00155c:	100020b4 	.word	0x100020b4
1a001560:	100021dc 	.word	0x100021dc
1a001564:	10002198 	.word	0x10002198

1a001568 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001568:	4b03      	ldr	r3, [pc, #12]	; (1a001578 <vTaskInternalSetTimeOutState+0x10>)
1a00156a:	681b      	ldr	r3, [r3, #0]
1a00156c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a00156e:	4b03      	ldr	r3, [pc, #12]	; (1a00157c <vTaskInternalSetTimeOutState+0x14>)
1a001570:	681b      	ldr	r3, [r3, #0]
1a001572:	6043      	str	r3, [r0, #4]
}
1a001574:	4770      	bx	lr
1a001576:	bf00      	nop
1a001578:	10002194 	.word	0x10002194
1a00157c:	100021d8 	.word	0x100021d8

1a001580 <xTaskCheckForTimeOut>:
{
1a001580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a001582:	b1c8      	cbz	r0, 1a0015b8 <xTaskCheckForTimeOut+0x38>
1a001584:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001586:	b301      	cbz	r1, 1a0015ca <xTaskCheckForTimeOut+0x4a>
1a001588:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a00158a:	f000 fb13 	bl	1a001bb4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a00158e:	4b1b      	ldr	r3, [pc, #108]	; (1a0015fc <xTaskCheckForTimeOut+0x7c>)
1a001590:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001592:	686b      	ldr	r3, [r5, #4]
1a001594:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
1a001596:	6822      	ldr	r2, [r4, #0]
1a001598:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
1a00159c:	d026      	beq.n	1a0015ec <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a00159e:	682f      	ldr	r7, [r5, #0]
1a0015a0:	4e17      	ldr	r6, [pc, #92]	; (1a001600 <xTaskCheckForTimeOut+0x80>)
1a0015a2:	6836      	ldr	r6, [r6, #0]
1a0015a4:	42b7      	cmp	r7, r6
1a0015a6:	d001      	beq.n	1a0015ac <xTaskCheckForTimeOut+0x2c>
1a0015a8:	428b      	cmp	r3, r1
1a0015aa:	d924      	bls.n	1a0015f6 <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a0015ac:	4282      	cmp	r2, r0
1a0015ae:	d815      	bhi.n	1a0015dc <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a0015b0:	2300      	movs	r3, #0
1a0015b2:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a0015b4:	2401      	movs	r4, #1
1a0015b6:	e01a      	b.n	1a0015ee <xTaskCheckForTimeOut+0x6e>
1a0015b8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015bc:	f383 8811 	msr	BASEPRI, r3
1a0015c0:	f3bf 8f6f 	isb	sy
1a0015c4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
1a0015c8:	e7fe      	b.n	1a0015c8 <xTaskCheckForTimeOut+0x48>
1a0015ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015ce:	f383 8811 	msr	BASEPRI, r3
1a0015d2:	f3bf 8f6f 	isb	sy
1a0015d6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
1a0015da:	e7fe      	b.n	1a0015da <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
1a0015dc:	1a5b      	subs	r3, r3, r1
1a0015de:	4413      	add	r3, r2
1a0015e0:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a0015e2:	4628      	mov	r0, r5
1a0015e4:	f7ff ffc0 	bl	1a001568 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a0015e8:	2400      	movs	r4, #0
1a0015ea:	e000      	b.n	1a0015ee <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
1a0015ec:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0015ee:	f000 fb03 	bl	1a001bf8 <vPortExitCritical>
}
1a0015f2:	4620      	mov	r0, r4
1a0015f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
1a0015f6:	2401      	movs	r4, #1
1a0015f8:	e7f9      	b.n	1a0015ee <xTaskCheckForTimeOut+0x6e>
1a0015fa:	bf00      	nop
1a0015fc:	100021d8 	.word	0x100021d8
1a001600:	10002194 	.word	0x10002194

1a001604 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a001604:	4b01      	ldr	r3, [pc, #4]	; (1a00160c <vTaskMissedYield+0x8>)
1a001606:	2201      	movs	r2, #1
1a001608:	601a      	str	r2, [r3, #0]
}
1a00160a:	4770      	bx	lr
1a00160c:	100021dc 	.word	0x100021dc

1a001610 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a001610:	4b05      	ldr	r3, [pc, #20]	; (1a001628 <xTaskGetSchedulerState+0x18>)
1a001612:	681b      	ldr	r3, [r3, #0]
1a001614:	b133      	cbz	r3, 1a001624 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001616:	4b05      	ldr	r3, [pc, #20]	; (1a00162c <xTaskGetSchedulerState+0x1c>)
1a001618:	681b      	ldr	r3, [r3, #0]
1a00161a:	b10b      	cbz	r3, 1a001620 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a00161c:	2000      	movs	r0, #0
	}
1a00161e:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a001620:	2002      	movs	r0, #2
1a001622:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001624:	2001      	movs	r0, #1
1a001626:	4770      	bx	lr
1a001628:	100021ac 	.word	0x100021ac
1a00162c:	10002158 	.word	0x10002158

1a001630 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001630:	2800      	cmp	r0, #0
1a001632:	d04c      	beq.n	1a0016ce <xTaskPriorityDisinherit+0x9e>
	{
1a001634:	b538      	push	{r3, r4, r5, lr}
1a001636:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001638:	4a27      	ldr	r2, [pc, #156]	; (1a0016d8 <xTaskPriorityDisinherit+0xa8>)
1a00163a:	6812      	ldr	r2, [r2, #0]
1a00163c:	4282      	cmp	r2, r0
1a00163e:	d008      	beq.n	1a001652 <xTaskPriorityDisinherit+0x22>
1a001640:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001644:	f383 8811 	msr	BASEPRI, r3
1a001648:	f3bf 8f6f 	isb	sy
1a00164c:	f3bf 8f4f 	dsb	sy
1a001650:	e7fe      	b.n	1a001650 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001652:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001654:	b942      	cbnz	r2, 1a001668 <xTaskPriorityDisinherit+0x38>
1a001656:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00165a:	f383 8811 	msr	BASEPRI, r3
1a00165e:	f3bf 8f6f 	isb	sy
1a001662:	f3bf 8f4f 	dsb	sy
1a001666:	e7fe      	b.n	1a001666 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001668:	3a01      	subs	r2, #1
1a00166a:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a00166c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a00166e:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001670:	4288      	cmp	r0, r1
1a001672:	d02e      	beq.n	1a0016d2 <xTaskPriorityDisinherit+0xa2>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001674:	b10a      	cbz	r2, 1a00167a <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
1a001676:	2000      	movs	r0, #0
	}
1a001678:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a00167a:	1d25      	adds	r5, r4, #4
1a00167c:	4628      	mov	r0, r5
1a00167e:	f7ff fad1 	bl	1a000c24 <uxListRemove>
1a001682:	b970      	cbnz	r0, 1a0016a2 <xTaskPriorityDisinherit+0x72>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001684:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001686:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a00168a:	008b      	lsls	r3, r1, #2
1a00168c:	4913      	ldr	r1, [pc, #76]	; (1a0016dc <xTaskPriorityDisinherit+0xac>)
1a00168e:	58cb      	ldr	r3, [r1, r3]
1a001690:	b93b      	cbnz	r3, 1a0016a2 <xTaskPriorityDisinherit+0x72>
1a001692:	2301      	movs	r3, #1
1a001694:	fa03 f202 	lsl.w	r2, r3, r2
1a001698:	4911      	ldr	r1, [pc, #68]	; (1a0016e0 <xTaskPriorityDisinherit+0xb0>)
1a00169a:	680b      	ldr	r3, [r1, #0]
1a00169c:	ea23 0302 	bic.w	r3, r3, r2
1a0016a0:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a0016a2:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a0016a4:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0016a6:	f1c3 0207 	rsb	r2, r3, #7
1a0016aa:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a0016ac:	2401      	movs	r4, #1
1a0016ae:	fa04 f203 	lsl.w	r2, r4, r3
1a0016b2:	490b      	ldr	r1, [pc, #44]	; (1a0016e0 <xTaskPriorityDisinherit+0xb0>)
1a0016b4:	6808      	ldr	r0, [r1, #0]
1a0016b6:	4302      	orrs	r2, r0
1a0016b8:	600a      	str	r2, [r1, #0]
1a0016ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0016be:	009a      	lsls	r2, r3, #2
1a0016c0:	4629      	mov	r1, r5
1a0016c2:	4806      	ldr	r0, [pc, #24]	; (1a0016dc <xTaskPriorityDisinherit+0xac>)
1a0016c4:	4410      	add	r0, r2
1a0016c6:	f7ff fa88 	bl	1a000bda <vListInsertEnd>
					xReturn = pdTRUE;
1a0016ca:	4620      	mov	r0, r4
1a0016cc:	e7d4      	b.n	1a001678 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
1a0016ce:	2000      	movs	r0, #0
	}
1a0016d0:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a0016d2:	2000      	movs	r0, #0
1a0016d4:	e7d0      	b.n	1a001678 <xTaskPriorityDisinherit+0x48>
1a0016d6:	bf00      	nop
1a0016d8:	100020b4 	.word	0x100020b4
1a0016dc:	100020c0 	.word	0x100020c0
1a0016e0:	10002160 	.word	0x10002160

1a0016e4 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a0016e4:	4b06      	ldr	r3, [pc, #24]	; (1a001700 <prvGetNextExpireTime+0x1c>)
1a0016e6:	681a      	ldr	r2, [r3, #0]
1a0016e8:	6813      	ldr	r3, [r2, #0]
1a0016ea:	fab3 f383 	clz	r3, r3
1a0016ee:	095b      	lsrs	r3, r3, #5
1a0016f0:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a0016f2:	b913      	cbnz	r3, 1a0016fa <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0016f4:	68d3      	ldr	r3, [r2, #12]
1a0016f6:	6818      	ldr	r0, [r3, #0]
1a0016f8:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a0016fa:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a0016fc:	4770      	bx	lr
1a0016fe:	bf00      	nop
1a001700:	100021e0 	.word	0x100021e0

1a001704 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a001704:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a001706:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001708:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a00170a:	4291      	cmp	r1, r2
1a00170c:	d80c      	bhi.n	1a001728 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00170e:	1ad2      	subs	r2, r2, r3
1a001710:	6983      	ldr	r3, [r0, #24]
1a001712:	429a      	cmp	r2, r3
1a001714:	d301      	bcc.n	1a00171a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001716:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a001718:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a00171a:	1d01      	adds	r1, r0, #4
1a00171c:	4b09      	ldr	r3, [pc, #36]	; (1a001744 <prvInsertTimerInActiveList+0x40>)
1a00171e:	6818      	ldr	r0, [r3, #0]
1a001720:	f7ff fa66 	bl	1a000bf0 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001724:	2000      	movs	r0, #0
1a001726:	e7f7      	b.n	1a001718 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001728:	429a      	cmp	r2, r3
1a00172a:	d201      	bcs.n	1a001730 <prvInsertTimerInActiveList+0x2c>
1a00172c:	4299      	cmp	r1, r3
1a00172e:	d206      	bcs.n	1a00173e <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001730:	1d01      	adds	r1, r0, #4
1a001732:	4b05      	ldr	r3, [pc, #20]	; (1a001748 <prvInsertTimerInActiveList+0x44>)
1a001734:	6818      	ldr	r0, [r3, #0]
1a001736:	f7ff fa5b 	bl	1a000bf0 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a00173a:	2000      	movs	r0, #0
1a00173c:	e7ec      	b.n	1a001718 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
1a00173e:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a001740:	e7ea      	b.n	1a001718 <prvInsertTimerInActiveList+0x14>
1a001742:	bf00      	nop
1a001744:	100021e4 	.word	0x100021e4
1a001748:	100021e0 	.word	0x100021e0

1a00174c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a00174c:	b538      	push	{r3, r4, r5, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a00174e:	f000 fa31 	bl	1a001bb4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001752:	4b0f      	ldr	r3, [pc, #60]	; (1a001790 <prvCheckForValidListAndQueue+0x44>)
1a001754:	681b      	ldr	r3, [r3, #0]
1a001756:	b113      	cbz	r3, 1a00175e <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001758:	f000 fa4e 	bl	1a001bf8 <vPortExitCritical>
}
1a00175c:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a00175e:	4d0d      	ldr	r5, [pc, #52]	; (1a001794 <prvCheckForValidListAndQueue+0x48>)
1a001760:	4628      	mov	r0, r5
1a001762:	f7ff fa2c 	bl	1a000bbe <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001766:	4c0c      	ldr	r4, [pc, #48]	; (1a001798 <prvCheckForValidListAndQueue+0x4c>)
1a001768:	4620      	mov	r0, r4
1a00176a:	f7ff fa28 	bl	1a000bbe <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a00176e:	4b0b      	ldr	r3, [pc, #44]	; (1a00179c <prvCheckForValidListAndQueue+0x50>)
1a001770:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001772:	4b0b      	ldr	r3, [pc, #44]	; (1a0017a0 <prvCheckForValidListAndQueue+0x54>)
1a001774:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
1a001776:	2200      	movs	r2, #0
1a001778:	2110      	movs	r1, #16
1a00177a:	200a      	movs	r0, #10
1a00177c:	f7fe ffe7 	bl	1a00074e <xQueueGenericCreate>
1a001780:	4b03      	ldr	r3, [pc, #12]	; (1a001790 <prvCheckForValidListAndQueue+0x44>)
1a001782:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a001784:	2800      	cmp	r0, #0
1a001786:	d0e7      	beq.n	1a001758 <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001788:	4906      	ldr	r1, [pc, #24]	; (1a0017a4 <prvCheckForValidListAndQueue+0x58>)
1a00178a:	f7ff f9db 	bl	1a000b44 <vQueueAddToRegistry>
1a00178e:	e7e3      	b.n	1a001758 <prvCheckForValidListAndQueue+0xc>
1a001790:	10002214 	.word	0x10002214
1a001794:	100021e8 	.word	0x100021e8
1a001798:	100021fc 	.word	0x100021fc
1a00179c:	100021e0 	.word	0x100021e0
1a0017a0:	100021e4 	.word	0x100021e4
1a0017a4:	1a0042fc 	.word	0x1a0042fc

1a0017a8 <xTimerCreateTimerTask>:
{
1a0017a8:	b500      	push	{lr}
1a0017aa:	b083      	sub	sp, #12
	prvCheckForValidListAndQueue();
1a0017ac:	f7ff ffce 	bl	1a00174c <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a0017b0:	4b0d      	ldr	r3, [pc, #52]	; (1a0017e8 <xTimerCreateTimerTask+0x40>)
1a0017b2:	681b      	ldr	r3, [r3, #0]
1a0017b4:	b15b      	cbz	r3, 1a0017ce <xTimerCreateTimerTask+0x26>
			xReturn = xTaskCreate(	prvTimerTask,
1a0017b6:	4b0d      	ldr	r3, [pc, #52]	; (1a0017ec <xTimerCreateTimerTask+0x44>)
1a0017b8:	9301      	str	r3, [sp, #4]
1a0017ba:	2304      	movs	r3, #4
1a0017bc:	9300      	str	r3, [sp, #0]
1a0017be:	2300      	movs	r3, #0
1a0017c0:	f44f 72b4 	mov.w	r2, #360	; 0x168
1a0017c4:	490a      	ldr	r1, [pc, #40]	; (1a0017f0 <xTimerCreateTimerTask+0x48>)
1a0017c6:	480b      	ldr	r0, [pc, #44]	; (1a0017f4 <xTimerCreateTimerTask+0x4c>)
1a0017c8:	f7ff fbea 	bl	1a000fa0 <xTaskCreate>
	configASSERT( xReturn );
1a0017cc:	b940      	cbnz	r0, 1a0017e0 <xTimerCreateTimerTask+0x38>
1a0017ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017d2:	f383 8811 	msr	BASEPRI, r3
1a0017d6:	f3bf 8f6f 	isb	sy
1a0017da:	f3bf 8f4f 	dsb	sy
1a0017de:	e7fe      	b.n	1a0017de <xTimerCreateTimerTask+0x36>
}
1a0017e0:	b003      	add	sp, #12
1a0017e2:	f85d fb04 	ldr.w	pc, [sp], #4
1a0017e6:	bf00      	nop
1a0017e8:	10002214 	.word	0x10002214
1a0017ec:	10002218 	.word	0x10002218
1a0017f0:	1a004304 	.word	0x1a004304
1a0017f4:	1a001ad1 	.word	0x1a001ad1

1a0017f8 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a0017f8:	b1c0      	cbz	r0, 1a00182c <xTimerGenericCommand+0x34>
{
1a0017fa:	b530      	push	{r4, r5, lr}
1a0017fc:	b085      	sub	sp, #20
1a0017fe:	4615      	mov	r5, r2
1a001800:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a001802:	4a17      	ldr	r2, [pc, #92]	; (1a001860 <xTimerGenericCommand+0x68>)
1a001804:	6810      	ldr	r0, [r2, #0]
1a001806:	b340      	cbz	r0, 1a00185a <xTimerGenericCommand+0x62>
1a001808:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a00180a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a00180c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a00180e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a001810:	2905      	cmp	r1, #5
1a001812:	dc1c      	bgt.n	1a00184e <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a001814:	f7ff fefc 	bl	1a001610 <xTaskGetSchedulerState>
1a001818:	2802      	cmp	r0, #2
1a00181a:	d010      	beq.n	1a00183e <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a00181c:	2300      	movs	r3, #0
1a00181e:	461a      	mov	r2, r3
1a001820:	4669      	mov	r1, sp
1a001822:	480f      	ldr	r0, [pc, #60]	; (1a001860 <xTimerGenericCommand+0x68>)
1a001824:	6800      	ldr	r0, [r0, #0]
1a001826:	f7fe ffb7 	bl	1a000798 <xQueueGenericSend>
1a00182a:	e014      	b.n	1a001856 <xTimerGenericCommand+0x5e>
1a00182c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001830:	f383 8811 	msr	BASEPRI, r3
1a001834:	f3bf 8f6f 	isb	sy
1a001838:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
1a00183c:	e7fe      	b.n	1a00183c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a00183e:	2300      	movs	r3, #0
1a001840:	9a08      	ldr	r2, [sp, #32]
1a001842:	4669      	mov	r1, sp
1a001844:	4806      	ldr	r0, [pc, #24]	; (1a001860 <xTimerGenericCommand+0x68>)
1a001846:	6800      	ldr	r0, [r0, #0]
1a001848:	f7fe ffa6 	bl	1a000798 <xQueueGenericSend>
1a00184c:	e003      	b.n	1a001856 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a00184e:	2300      	movs	r3, #0
1a001850:	4669      	mov	r1, sp
1a001852:	f7ff f861 	bl	1a000918 <xQueueGenericSendFromISR>
}
1a001856:	b005      	add	sp, #20
1a001858:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
1a00185a:	2000      	movs	r0, #0
	return xReturn;
1a00185c:	e7fb      	b.n	1a001856 <xTimerGenericCommand+0x5e>
1a00185e:	bf00      	nop
1a001860:	10002214 	.word	0x10002214

1a001864 <prvSwitchTimerLists>:
{
1a001864:	b570      	push	{r4, r5, r6, lr}
1a001866:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001868:	4b1a      	ldr	r3, [pc, #104]	; (1a0018d4 <prvSwitchTimerLists+0x70>)
1a00186a:	681b      	ldr	r3, [r3, #0]
1a00186c:	681a      	ldr	r2, [r3, #0]
1a00186e:	b352      	cbz	r2, 1a0018c6 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001870:	68db      	ldr	r3, [r3, #12]
1a001872:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001874:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001876:	1d25      	adds	r5, r4, #4
1a001878:	4628      	mov	r0, r5
1a00187a:	f7ff f9d3 	bl	1a000c24 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00187e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001880:	4620      	mov	r0, r4
1a001882:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001884:	69e3      	ldr	r3, [r4, #28]
1a001886:	2b01      	cmp	r3, #1
1a001888:	d1ee      	bne.n	1a001868 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a00188a:	69a3      	ldr	r3, [r4, #24]
1a00188c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a00188e:	429e      	cmp	r6, r3
1a001890:	d207      	bcs.n	1a0018a2 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a001892:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001894:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001896:	4629      	mov	r1, r5
1a001898:	4b0e      	ldr	r3, [pc, #56]	; (1a0018d4 <prvSwitchTimerLists+0x70>)
1a00189a:	6818      	ldr	r0, [r3, #0]
1a00189c:	f7ff f9a8 	bl	1a000bf0 <vListInsert>
1a0018a0:	e7e2      	b.n	1a001868 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a0018a2:	2100      	movs	r1, #0
1a0018a4:	9100      	str	r1, [sp, #0]
1a0018a6:	460b      	mov	r3, r1
1a0018a8:	4632      	mov	r2, r6
1a0018aa:	4620      	mov	r0, r4
1a0018ac:	f7ff ffa4 	bl	1a0017f8 <xTimerGenericCommand>
				configASSERT( xResult );
1a0018b0:	2800      	cmp	r0, #0
1a0018b2:	d1d9      	bne.n	1a001868 <prvSwitchTimerLists+0x4>
1a0018b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018b8:	f383 8811 	msr	BASEPRI, r3
1a0018bc:	f3bf 8f6f 	isb	sy
1a0018c0:	f3bf 8f4f 	dsb	sy
1a0018c4:	e7fe      	b.n	1a0018c4 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a0018c6:	4a04      	ldr	r2, [pc, #16]	; (1a0018d8 <prvSwitchTimerLists+0x74>)
1a0018c8:	6810      	ldr	r0, [r2, #0]
1a0018ca:	4902      	ldr	r1, [pc, #8]	; (1a0018d4 <prvSwitchTimerLists+0x70>)
1a0018cc:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a0018ce:	6013      	str	r3, [r2, #0]
}
1a0018d0:	b002      	add	sp, #8
1a0018d2:	bd70      	pop	{r4, r5, r6, pc}
1a0018d4:	100021e0 	.word	0x100021e0
1a0018d8:	100021e4 	.word	0x100021e4

1a0018dc <prvSampleTimeNow>:
{
1a0018dc:	b538      	push	{r3, r4, r5, lr}
1a0018de:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a0018e0:	f7ff fbda 	bl	1a001098 <xTaskGetTickCount>
1a0018e4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a0018e6:	4b07      	ldr	r3, [pc, #28]	; (1a001904 <prvSampleTimeNow+0x28>)
1a0018e8:	681b      	ldr	r3, [r3, #0]
1a0018ea:	4283      	cmp	r3, r0
1a0018ec:	d805      	bhi.n	1a0018fa <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a0018ee:	2300      	movs	r3, #0
1a0018f0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a0018f2:	4b04      	ldr	r3, [pc, #16]	; (1a001904 <prvSampleTimeNow+0x28>)
1a0018f4:	601c      	str	r4, [r3, #0]
}
1a0018f6:	4620      	mov	r0, r4
1a0018f8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a0018fa:	f7ff ffb3 	bl	1a001864 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a0018fe:	2301      	movs	r3, #1
1a001900:	602b      	str	r3, [r5, #0]
1a001902:	e7f6      	b.n	1a0018f2 <prvSampleTimeNow+0x16>
1a001904:	10002210 	.word	0x10002210

1a001908 <prvProcessExpiredTimer>:
{
1a001908:	b570      	push	{r4, r5, r6, lr}
1a00190a:	b082      	sub	sp, #8
1a00190c:	4605      	mov	r5, r0
1a00190e:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001910:	4b14      	ldr	r3, [pc, #80]	; (1a001964 <prvProcessExpiredTimer+0x5c>)
1a001912:	681b      	ldr	r3, [r3, #0]
1a001914:	68db      	ldr	r3, [r3, #12]
1a001916:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001918:	1d20      	adds	r0, r4, #4
1a00191a:	f7ff f983 	bl	1a000c24 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a00191e:	69e3      	ldr	r3, [r4, #28]
1a001920:	2b01      	cmp	r3, #1
1a001922:	d004      	beq.n	1a00192e <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001924:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001926:	4620      	mov	r0, r4
1a001928:	4798      	blx	r3
}
1a00192a:	b002      	add	sp, #8
1a00192c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a00192e:	69a1      	ldr	r1, [r4, #24]
1a001930:	462b      	mov	r3, r5
1a001932:	4632      	mov	r2, r6
1a001934:	4429      	add	r1, r5
1a001936:	4620      	mov	r0, r4
1a001938:	f7ff fee4 	bl	1a001704 <prvInsertTimerInActiveList>
1a00193c:	2800      	cmp	r0, #0
1a00193e:	d0f1      	beq.n	1a001924 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001940:	2100      	movs	r1, #0
1a001942:	9100      	str	r1, [sp, #0]
1a001944:	460b      	mov	r3, r1
1a001946:	462a      	mov	r2, r5
1a001948:	4620      	mov	r0, r4
1a00194a:	f7ff ff55 	bl	1a0017f8 <xTimerGenericCommand>
			configASSERT( xResult );
1a00194e:	2800      	cmp	r0, #0
1a001950:	d1e8      	bne.n	1a001924 <prvProcessExpiredTimer+0x1c>
1a001952:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001956:	f383 8811 	msr	BASEPRI, r3
1a00195a:	f3bf 8f6f 	isb	sy
1a00195e:	f3bf 8f4f 	dsb	sy
1a001962:	e7fe      	b.n	1a001962 <prvProcessExpiredTimer+0x5a>
1a001964:	100021e0 	.word	0x100021e0

1a001968 <prvProcessTimerOrBlockTask>:
{
1a001968:	b570      	push	{r4, r5, r6, lr}
1a00196a:	b082      	sub	sp, #8
1a00196c:	4606      	mov	r6, r0
1a00196e:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a001970:	f7ff fb8a 	bl	1a001088 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001974:	a801      	add	r0, sp, #4
1a001976:	f7ff ffb1 	bl	1a0018dc <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a00197a:	9b01      	ldr	r3, [sp, #4]
1a00197c:	bb1b      	cbnz	r3, 1a0019c6 <prvProcessTimerOrBlockTask+0x5e>
1a00197e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a001980:	b90c      	cbnz	r4, 1a001986 <prvProcessTimerOrBlockTask+0x1e>
1a001982:	42b0      	cmp	r0, r6
1a001984:	d218      	bcs.n	1a0019b8 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a001986:	b12c      	cbz	r4, 1a001994 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a001988:	4b11      	ldr	r3, [pc, #68]	; (1a0019d0 <prvProcessTimerOrBlockTask+0x68>)
1a00198a:	681b      	ldr	r3, [r3, #0]
1a00198c:	681c      	ldr	r4, [r3, #0]
1a00198e:	fab4 f484 	clz	r4, r4
1a001992:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a001994:	4622      	mov	r2, r4
1a001996:	1b71      	subs	r1, r6, r5
1a001998:	4b0e      	ldr	r3, [pc, #56]	; (1a0019d4 <prvProcessTimerOrBlockTask+0x6c>)
1a00199a:	6818      	ldr	r0, [r3, #0]
1a00199c:	f7ff f8e6 	bl	1a000b6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a0019a0:	f7ff fc0c 	bl	1a0011bc <xTaskResumeAll>
1a0019a4:	b988      	cbnz	r0, 1a0019ca <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a0019a6:	4b0c      	ldr	r3, [pc, #48]	; (1a0019d8 <prvProcessTimerOrBlockTask+0x70>)
1a0019a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0019ac:	601a      	str	r2, [r3, #0]
1a0019ae:	f3bf 8f4f 	dsb	sy
1a0019b2:	f3bf 8f6f 	isb	sy
1a0019b6:	e008      	b.n	1a0019ca <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a0019b8:	f7ff fc00 	bl	1a0011bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a0019bc:	4629      	mov	r1, r5
1a0019be:	4630      	mov	r0, r6
1a0019c0:	f7ff ffa2 	bl	1a001908 <prvProcessExpiredTimer>
1a0019c4:	e001      	b.n	1a0019ca <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a0019c6:	f7ff fbf9 	bl	1a0011bc <xTaskResumeAll>
}
1a0019ca:	b002      	add	sp, #8
1a0019cc:	bd70      	pop	{r4, r5, r6, pc}
1a0019ce:	bf00      	nop
1a0019d0:	100021e4 	.word	0x100021e4
1a0019d4:	10002214 	.word	0x10002214
1a0019d8:	e000ed04 	.word	0xe000ed04

1a0019dc <prvProcessReceivedCommands>:
{
1a0019dc:	b530      	push	{r4, r5, lr}
1a0019de:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0019e0:	e006      	b.n	1a0019f0 <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a0019e2:	9907      	ldr	r1, [sp, #28]
1a0019e4:	9806      	ldr	r0, [sp, #24]
1a0019e6:	9b05      	ldr	r3, [sp, #20]
1a0019e8:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a0019ea:	9b04      	ldr	r3, [sp, #16]
1a0019ec:	2b00      	cmp	r3, #0
1a0019ee:	da0b      	bge.n	1a001a08 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0019f0:	2200      	movs	r2, #0
1a0019f2:	a904      	add	r1, sp, #16
1a0019f4:	4b35      	ldr	r3, [pc, #212]	; (1a001acc <prvProcessReceivedCommands+0xf0>)
1a0019f6:	6818      	ldr	r0, [r3, #0]
1a0019f8:	f7fe fff6 	bl	1a0009e8 <xQueueReceive>
1a0019fc:	2800      	cmp	r0, #0
1a0019fe:	d062      	beq.n	1a001ac6 <prvProcessReceivedCommands+0xea>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a001a00:	9b04      	ldr	r3, [sp, #16]
1a001a02:	2b00      	cmp	r3, #0
1a001a04:	daf1      	bge.n	1a0019ea <prvProcessReceivedCommands+0xe>
1a001a06:	e7ec      	b.n	1a0019e2 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a001a08:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a001a0a:	6963      	ldr	r3, [r4, #20]
1a001a0c:	b113      	cbz	r3, 1a001a14 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001a0e:	1d20      	adds	r0, r4, #4
1a001a10:	f7ff f908 	bl	1a000c24 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001a14:	a803      	add	r0, sp, #12
1a001a16:	f7ff ff61 	bl	1a0018dc <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a001a1a:	9b04      	ldr	r3, [sp, #16]
1a001a1c:	2b09      	cmp	r3, #9
1a001a1e:	d8e7      	bhi.n	1a0019f0 <prvProcessReceivedCommands+0x14>
1a001a20:	a201      	add	r2, pc, #4	; (adr r2, 1a001a28 <prvProcessReceivedCommands+0x4c>)
1a001a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a001a26:	bf00      	nop
1a001a28:	1a001a51 	.word	0x1a001a51
1a001a2c:	1a001a51 	.word	0x1a001a51
1a001a30:	1a001a51 	.word	0x1a001a51
1a001a34:	1a0019f1 	.word	0x1a0019f1
1a001a38:	1a001a99 	.word	0x1a001a99
1a001a3c:	1a001abf 	.word	0x1a001abf
1a001a40:	1a001a51 	.word	0x1a001a51
1a001a44:	1a001a51 	.word	0x1a001a51
1a001a48:	1a0019f1 	.word	0x1a0019f1
1a001a4c:	1a001a99 	.word	0x1a001a99
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a001a50:	9905      	ldr	r1, [sp, #20]
1a001a52:	69a5      	ldr	r5, [r4, #24]
1a001a54:	460b      	mov	r3, r1
1a001a56:	4602      	mov	r2, r0
1a001a58:	4429      	add	r1, r5
1a001a5a:	4620      	mov	r0, r4
1a001a5c:	f7ff fe52 	bl	1a001704 <prvInsertTimerInActiveList>
1a001a60:	2800      	cmp	r0, #0
1a001a62:	d0c5      	beq.n	1a0019f0 <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001a64:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001a66:	4620      	mov	r0, r4
1a001a68:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001a6a:	69e3      	ldr	r3, [r4, #28]
1a001a6c:	2b01      	cmp	r3, #1
1a001a6e:	d1bf      	bne.n	1a0019f0 <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a001a70:	69a2      	ldr	r2, [r4, #24]
1a001a72:	2100      	movs	r1, #0
1a001a74:	9100      	str	r1, [sp, #0]
1a001a76:	460b      	mov	r3, r1
1a001a78:	9805      	ldr	r0, [sp, #20]
1a001a7a:	4402      	add	r2, r0
1a001a7c:	4620      	mov	r0, r4
1a001a7e:	f7ff febb 	bl	1a0017f8 <xTimerGenericCommand>
							configASSERT( xResult );
1a001a82:	2800      	cmp	r0, #0
1a001a84:	d1b4      	bne.n	1a0019f0 <prvProcessReceivedCommands+0x14>
1a001a86:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a8a:	f383 8811 	msr	BASEPRI, r3
1a001a8e:	f3bf 8f6f 	isb	sy
1a001a92:	f3bf 8f4f 	dsb	sy
1a001a96:	e7fe      	b.n	1a001a96 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a001a98:	9905      	ldr	r1, [sp, #20]
1a001a9a:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001a9c:	b131      	cbz	r1, 1a001aac <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a001a9e:	4603      	mov	r3, r0
1a001aa0:	4602      	mov	r2, r0
1a001aa2:	4401      	add	r1, r0
1a001aa4:	4620      	mov	r0, r4
1a001aa6:	f7ff fe2d 	bl	1a001704 <prvInsertTimerInActiveList>
					break;
1a001aaa:	e7a1      	b.n	1a0019f0 <prvProcessReceivedCommands+0x14>
1a001aac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ab0:	f383 8811 	msr	BASEPRI, r3
1a001ab4:	f3bf 8f6f 	isb	sy
1a001ab8:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001abc:	e7fe      	b.n	1a001abc <prvProcessReceivedCommands+0xe0>
						vPortFree( pxTimer );
1a001abe:	4620      	mov	r0, r4
1a001ac0:	f7fe fd46 	bl	1a000550 <vPortFree>
					break;
1a001ac4:	e794      	b.n	1a0019f0 <prvProcessReceivedCommands+0x14>
}
1a001ac6:	b009      	add	sp, #36	; 0x24
1a001ac8:	bd30      	pop	{r4, r5, pc}
1a001aca:	bf00      	nop
1a001acc:	10002214 	.word	0x10002214

1a001ad0 <prvTimerTask>:
{
1a001ad0:	b500      	push	{lr}
1a001ad2:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a001ad4:	a801      	add	r0, sp, #4
1a001ad6:	f7ff fe05 	bl	1a0016e4 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a001ada:	9901      	ldr	r1, [sp, #4]
1a001adc:	f7ff ff44 	bl	1a001968 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a001ae0:	f7ff ff7c 	bl	1a0019dc <prvProcessReceivedCommands>
1a001ae4:	e7f6      	b.n	1a001ad4 <prvTimerTask+0x4>
1a001ae6:	Address 0x000000001a001ae6 is out of bounds.


1a001ae8 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a001ae8:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a001aea:	2300      	movs	r3, #0
1a001aec:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a001aee:	4b0d      	ldr	r3, [pc, #52]	; (1a001b24 <prvTaskExitError+0x3c>)
1a001af0:	681b      	ldr	r3, [r3, #0]
1a001af2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001af6:	d008      	beq.n	1a001b0a <prvTaskExitError+0x22>
1a001af8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001afc:	f383 8811 	msr	BASEPRI, r3
1a001b00:	f3bf 8f6f 	isb	sy
1a001b04:	f3bf 8f4f 	dsb	sy
1a001b08:	e7fe      	b.n	1a001b08 <prvTaskExitError+0x20>
1a001b0a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b0e:	f383 8811 	msr	BASEPRI, r3
1a001b12:	f3bf 8f6f 	isb	sy
1a001b16:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a001b1a:	9b01      	ldr	r3, [sp, #4]
1a001b1c:	2b00      	cmp	r3, #0
1a001b1e:	d0fc      	beq.n	1a001b1a <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a001b20:	b002      	add	sp, #8
1a001b22:	4770      	bx	lr
1a001b24:	10000000 	.word	0x10000000

1a001b28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a001b28:	4808      	ldr	r0, [pc, #32]	; (1a001b4c <prvPortStartFirstTask+0x24>)
1a001b2a:	6800      	ldr	r0, [r0, #0]
1a001b2c:	6800      	ldr	r0, [r0, #0]
1a001b2e:	f380 8808 	msr	MSP, r0
1a001b32:	f04f 0000 	mov.w	r0, #0
1a001b36:	f380 8814 	msr	CONTROL, r0
1a001b3a:	b662      	cpsie	i
1a001b3c:	b661      	cpsie	f
1a001b3e:	f3bf 8f4f 	dsb	sy
1a001b42:	f3bf 8f6f 	isb	sy
1a001b46:	df00      	svc	0
1a001b48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a001b4a:	0000      	.short	0x0000
1a001b4c:	e000ed08 	.word	0xe000ed08

1a001b50 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a001b50:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a001b60 <vPortEnableVFP+0x10>
1a001b54:	6801      	ldr	r1, [r0, #0]
1a001b56:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a001b5a:	6001      	str	r1, [r0, #0]
1a001b5c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a001b5e:	0000      	.short	0x0000
1a001b60:	e000ed88 	.word	0xe000ed88

1a001b64 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a001b64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a001b68:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a001b6c:	f021 0101 	bic.w	r1, r1, #1
1a001b70:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a001b74:	4b05      	ldr	r3, [pc, #20]	; (1a001b8c <pxPortInitialiseStack+0x28>)
1a001b76:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a001b7a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a001b7e:	f06f 0302 	mvn.w	r3, #2
1a001b82:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a001b86:	3844      	subs	r0, #68	; 0x44
1a001b88:	4770      	bx	lr
1a001b8a:	bf00      	nop
1a001b8c:	1a001ae9 	.word	0x1a001ae9

1a001b90 <SVC_Handler>:
	__asm volatile (
1a001b90:	4b07      	ldr	r3, [pc, #28]	; (1a001bb0 <pxCurrentTCBConst2>)
1a001b92:	6819      	ldr	r1, [r3, #0]
1a001b94:	6808      	ldr	r0, [r1, #0]
1a001b96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001b9a:	f380 8809 	msr	PSP, r0
1a001b9e:	f3bf 8f6f 	isb	sy
1a001ba2:	f04f 0000 	mov.w	r0, #0
1a001ba6:	f380 8811 	msr	BASEPRI, r0
1a001baa:	4770      	bx	lr
1a001bac:	f3af 8000 	nop.w

1a001bb0 <pxCurrentTCBConst2>:
1a001bb0:	100020b4 	.word	0x100020b4

1a001bb4 <vPortEnterCritical>:
1a001bb4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bb8:	f383 8811 	msr	BASEPRI, r3
1a001bbc:	f3bf 8f6f 	isb	sy
1a001bc0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a001bc4:	4a0a      	ldr	r2, [pc, #40]	; (1a001bf0 <vPortEnterCritical+0x3c>)
1a001bc6:	6813      	ldr	r3, [r2, #0]
1a001bc8:	3301      	adds	r3, #1
1a001bca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a001bcc:	2b01      	cmp	r3, #1
1a001bce:	d000      	beq.n	1a001bd2 <vPortEnterCritical+0x1e>
}
1a001bd0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a001bd2:	4b08      	ldr	r3, [pc, #32]	; (1a001bf4 <vPortEnterCritical+0x40>)
1a001bd4:	681b      	ldr	r3, [r3, #0]
1a001bd6:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001bda:	d0f9      	beq.n	1a001bd0 <vPortEnterCritical+0x1c>
1a001bdc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001be0:	f383 8811 	msr	BASEPRI, r3
1a001be4:	f3bf 8f6f 	isb	sy
1a001be8:	f3bf 8f4f 	dsb	sy
1a001bec:	e7fe      	b.n	1a001bec <vPortEnterCritical+0x38>
1a001bee:	bf00      	nop
1a001bf0:	10000000 	.word	0x10000000
1a001bf4:	e000ed04 	.word	0xe000ed04

1a001bf8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a001bf8:	4b09      	ldr	r3, [pc, #36]	; (1a001c20 <vPortExitCritical+0x28>)
1a001bfa:	681b      	ldr	r3, [r3, #0]
1a001bfc:	b943      	cbnz	r3, 1a001c10 <vPortExitCritical+0x18>
1a001bfe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c02:	f383 8811 	msr	BASEPRI, r3
1a001c06:	f3bf 8f6f 	isb	sy
1a001c0a:	f3bf 8f4f 	dsb	sy
1a001c0e:	e7fe      	b.n	1a001c0e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a001c10:	3b01      	subs	r3, #1
1a001c12:	4a03      	ldr	r2, [pc, #12]	; (1a001c20 <vPortExitCritical+0x28>)
1a001c14:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a001c16:	b90b      	cbnz	r3, 1a001c1c <vPortExitCritical+0x24>
	__asm volatile
1a001c18:	f383 8811 	msr	BASEPRI, r3
}
1a001c1c:	4770      	bx	lr
1a001c1e:	bf00      	nop
1a001c20:	10000000 	.word	0x10000000
1a001c24:	ffffffff 	.word	0xffffffff
1a001c28:	ffffffff 	.word	0xffffffff
1a001c2c:	ffffffff 	.word	0xffffffff

1a001c30 <PendSV_Handler>:
	__asm volatile
1a001c30:	f3ef 8009 	mrs	r0, PSP
1a001c34:	f3bf 8f6f 	isb	sy
1a001c38:	4b15      	ldr	r3, [pc, #84]	; (1a001c90 <pxCurrentTCBConst>)
1a001c3a:	681a      	ldr	r2, [r3, #0]
1a001c3c:	f01e 0f10 	tst.w	lr, #16
1a001c40:	bf08      	it	eq
1a001c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a001c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001c4a:	6010      	str	r0, [r2, #0]
1a001c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a001c50:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a001c54:	f380 8811 	msr	BASEPRI, r0
1a001c58:	f3bf 8f4f 	dsb	sy
1a001c5c:	f3bf 8f6f 	isb	sy
1a001c60:	f7ff fba2 	bl	1a0013a8 <vTaskSwitchContext>
1a001c64:	f04f 0000 	mov.w	r0, #0
1a001c68:	f380 8811 	msr	BASEPRI, r0
1a001c6c:	bc09      	pop	{r0, r3}
1a001c6e:	6819      	ldr	r1, [r3, #0]
1a001c70:	6808      	ldr	r0, [r1, #0]
1a001c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001c76:	f01e 0f10 	tst.w	lr, #16
1a001c7a:	bf08      	it	eq
1a001c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a001c80:	f380 8809 	msr	PSP, r0
1a001c84:	f3bf 8f6f 	isb	sy
1a001c88:	4770      	bx	lr
1a001c8a:	bf00      	nop
1a001c8c:	f3af 8000 	nop.w

1a001c90 <pxCurrentTCBConst>:
1a001c90:	100020b4 	.word	0x100020b4

1a001c94 <SysTick_Handler>:
{
1a001c94:	b508      	push	{r3, lr}
	__asm volatile
1a001c96:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c9a:	f383 8811 	msr	BASEPRI, r3
1a001c9e:	f3bf 8f6f 	isb	sy
1a001ca2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a001ca6:	f7ff f9fd 	bl	1a0010a4 <xTaskIncrementTick>
1a001caa:	b118      	cbz	r0, 1a001cb4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a001cac:	4b03      	ldr	r3, [pc, #12]	; (1a001cbc <SysTick_Handler+0x28>)
1a001cae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001cb2:	601a      	str	r2, [r3, #0]
	__asm volatile
1a001cb4:	2300      	movs	r3, #0
1a001cb6:	f383 8811 	msr	BASEPRI, r3
}
1a001cba:	bd08      	pop	{r3, pc}
1a001cbc:	e000ed04 	.word	0xe000ed04

1a001cc0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a001cc0:	4a08      	ldr	r2, [pc, #32]	; (1a001ce4 <vPortSetupTimerInterrupt+0x24>)
1a001cc2:	2300      	movs	r3, #0
1a001cc4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a001cc6:	4908      	ldr	r1, [pc, #32]	; (1a001ce8 <vPortSetupTimerInterrupt+0x28>)
1a001cc8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a001cca:	4b08      	ldr	r3, [pc, #32]	; (1a001cec <vPortSetupTimerInterrupt+0x2c>)
1a001ccc:	681b      	ldr	r3, [r3, #0]
1a001cce:	4908      	ldr	r1, [pc, #32]	; (1a001cf0 <vPortSetupTimerInterrupt+0x30>)
1a001cd0:	fba1 1303 	umull	r1, r3, r1, r3
1a001cd4:	099b      	lsrs	r3, r3, #6
1a001cd6:	3b01      	subs	r3, #1
1a001cd8:	4906      	ldr	r1, [pc, #24]	; (1a001cf4 <vPortSetupTimerInterrupt+0x34>)
1a001cda:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a001cdc:	2307      	movs	r3, #7
1a001cde:	6013      	str	r3, [r2, #0]
}
1a001ce0:	4770      	bx	lr
1a001ce2:	bf00      	nop
1a001ce4:	e000e010 	.word	0xe000e010
1a001ce8:	e000e018 	.word	0xe000e018
1a001cec:	1000227c 	.word	0x1000227c
1a001cf0:	10624dd3 	.word	0x10624dd3
1a001cf4:	e000e014 	.word	0xe000e014

1a001cf8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a001cf8:	4b3a      	ldr	r3, [pc, #232]	; (1a001de4 <xPortStartScheduler+0xec>)
1a001cfa:	681a      	ldr	r2, [r3, #0]
1a001cfc:	4b3a      	ldr	r3, [pc, #232]	; (1a001de8 <xPortStartScheduler+0xf0>)
1a001cfe:	429a      	cmp	r2, r3
1a001d00:	d029      	beq.n	1a001d56 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a001d02:	4b38      	ldr	r3, [pc, #224]	; (1a001de4 <xPortStartScheduler+0xec>)
1a001d04:	681a      	ldr	r2, [r3, #0]
1a001d06:	4b39      	ldr	r3, [pc, #228]	; (1a001dec <xPortStartScheduler+0xf4>)
1a001d08:	429a      	cmp	r2, r3
1a001d0a:	d02d      	beq.n	1a001d68 <xPortStartScheduler+0x70>
{
1a001d0c:	b510      	push	{r4, lr}
1a001d0e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a001d10:	4b37      	ldr	r3, [pc, #220]	; (1a001df0 <xPortStartScheduler+0xf8>)
1a001d12:	781a      	ldrb	r2, [r3, #0]
1a001d14:	b2d2      	uxtb	r2, r2
1a001d16:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a001d18:	22ff      	movs	r2, #255	; 0xff
1a001d1a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a001d1c:	781b      	ldrb	r3, [r3, #0]
1a001d1e:	b2db      	uxtb	r3, r3
1a001d20:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a001d24:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001d28:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a001d2c:	4a31      	ldr	r2, [pc, #196]	; (1a001df4 <xPortStartScheduler+0xfc>)
1a001d2e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a001d30:	4b31      	ldr	r3, [pc, #196]	; (1a001df8 <xPortStartScheduler+0x100>)
1a001d32:	2207      	movs	r2, #7
1a001d34:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a001d36:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001d3a:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001d3e:	d01c      	beq.n	1a001d7a <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
1a001d40:	4a2d      	ldr	r2, [pc, #180]	; (1a001df8 <xPortStartScheduler+0x100>)
1a001d42:	6813      	ldr	r3, [r2, #0]
1a001d44:	3b01      	subs	r3, #1
1a001d46:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a001d48:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a001d4c:	005b      	lsls	r3, r3, #1
1a001d4e:	b2db      	uxtb	r3, r3
1a001d50:	f88d 3003 	strb.w	r3, [sp, #3]
1a001d54:	e7ef      	b.n	1a001d36 <xPortStartScheduler+0x3e>
	__asm volatile
1a001d56:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d5a:	f383 8811 	msr	BASEPRI, r3
1a001d5e:	f3bf 8f6f 	isb	sy
1a001d62:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a001d66:	e7fe      	b.n	1a001d66 <xPortStartScheduler+0x6e>
1a001d68:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d6c:	f383 8811 	msr	BASEPRI, r3
1a001d70:	f3bf 8f6f 	isb	sy
1a001d74:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a001d78:	e7fe      	b.n	1a001d78 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a001d7a:	4b1f      	ldr	r3, [pc, #124]	; (1a001df8 <xPortStartScheduler+0x100>)
1a001d7c:	681b      	ldr	r3, [r3, #0]
1a001d7e:	2b04      	cmp	r3, #4
1a001d80:	d008      	beq.n	1a001d94 <xPortStartScheduler+0x9c>
1a001d82:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d86:	f383 8811 	msr	BASEPRI, r3
1a001d8a:	f3bf 8f6f 	isb	sy
1a001d8e:	f3bf 8f4f 	dsb	sy
1a001d92:	e7fe      	b.n	1a001d92 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a001d94:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a001d96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a001d9a:	4a17      	ldr	r2, [pc, #92]	; (1a001df8 <xPortStartScheduler+0x100>)
1a001d9c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a001d9e:	9b01      	ldr	r3, [sp, #4]
1a001da0:	b2db      	uxtb	r3, r3
1a001da2:	4a13      	ldr	r2, [pc, #76]	; (1a001df0 <xPortStartScheduler+0xf8>)
1a001da4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a001da6:	4b15      	ldr	r3, [pc, #84]	; (1a001dfc <xPortStartScheduler+0x104>)
1a001da8:	681a      	ldr	r2, [r3, #0]
1a001daa:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a001dae:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a001db0:	681a      	ldr	r2, [r3, #0]
1a001db2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a001db6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a001db8:	f7ff ff82 	bl	1a001cc0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a001dbc:	2400      	movs	r4, #0
1a001dbe:	4b10      	ldr	r3, [pc, #64]	; (1a001e00 <xPortStartScheduler+0x108>)
1a001dc0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a001dc2:	f7ff fec5 	bl	1a001b50 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a001dc6:	4a0f      	ldr	r2, [pc, #60]	; (1a001e04 <xPortStartScheduler+0x10c>)
1a001dc8:	6813      	ldr	r3, [r2, #0]
1a001dca:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a001dce:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a001dd0:	f7ff feaa 	bl	1a001b28 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a001dd4:	f7ff fae8 	bl	1a0013a8 <vTaskSwitchContext>
	prvTaskExitError();
1a001dd8:	f7ff fe86 	bl	1a001ae8 <prvTaskExitError>
}
1a001ddc:	4620      	mov	r0, r4
1a001dde:	b002      	add	sp, #8
1a001de0:	bd10      	pop	{r4, pc}
1a001de2:	bf00      	nop
1a001de4:	e000ed00 	.word	0xe000ed00
1a001de8:	410fc271 	.word	0x410fc271
1a001dec:	410fc270 	.word	0x410fc270
1a001df0:	e000e400 	.word	0xe000e400
1a001df4:	1000221c 	.word	0x1000221c
1a001df8:	10002220 	.word	0x10002220
1a001dfc:	e000ed20 	.word	0xe000ed20
1a001e00:	10000000 	.word	0x10000000
1a001e04:	e000ef34 	.word	0xe000ef34

1a001e08 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a001e08:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a001e0c:	2b0f      	cmp	r3, #15
1a001e0e:	d90f      	bls.n	1a001e30 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a001e10:	4a10      	ldr	r2, [pc, #64]	; (1a001e54 <vPortValidateInterruptPriority+0x4c>)
1a001e12:	5c9b      	ldrb	r3, [r3, r2]
1a001e14:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a001e16:	4a10      	ldr	r2, [pc, #64]	; (1a001e58 <vPortValidateInterruptPriority+0x50>)
1a001e18:	7812      	ldrb	r2, [r2, #0]
1a001e1a:	429a      	cmp	r2, r3
1a001e1c:	d908      	bls.n	1a001e30 <vPortValidateInterruptPriority+0x28>
1a001e1e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e22:	f383 8811 	msr	BASEPRI, r3
1a001e26:	f3bf 8f6f 	isb	sy
1a001e2a:	f3bf 8f4f 	dsb	sy
1a001e2e:	e7fe      	b.n	1a001e2e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a001e30:	4b0a      	ldr	r3, [pc, #40]	; (1a001e5c <vPortValidateInterruptPriority+0x54>)
1a001e32:	681b      	ldr	r3, [r3, #0]
1a001e34:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a001e38:	4a09      	ldr	r2, [pc, #36]	; (1a001e60 <vPortValidateInterruptPriority+0x58>)
1a001e3a:	6812      	ldr	r2, [r2, #0]
1a001e3c:	4293      	cmp	r3, r2
1a001e3e:	d908      	bls.n	1a001e52 <vPortValidateInterruptPriority+0x4a>
1a001e40:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e44:	f383 8811 	msr	BASEPRI, r3
1a001e48:	f3bf 8f6f 	isb	sy
1a001e4c:	f3bf 8f4f 	dsb	sy
1a001e50:	e7fe      	b.n	1a001e50 <vPortValidateInterruptPriority+0x48>
	}
1a001e52:	4770      	bx	lr
1a001e54:	e000e3f0 	.word	0xe000e3f0
1a001e58:	1000221c 	.word	0x1000221c
1a001e5c:	e000ed0c 	.word	0xe000ed0c
1a001e60:	10002220 	.word	0x10002220

1a001e64 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a001e64:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a001e66:	4b05      	ldr	r3, [pc, #20]	; (1a001e7c <DAC_IRQHandler+0x18>)
1a001e68:	2201      	movs	r2, #1
1a001e6a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a001e6e:	4b04      	ldr	r3, [pc, #16]	; (1a001e80 <DAC_IRQHandler+0x1c>)
1a001e70:	681b      	ldr	r3, [r3, #0]
1a001e72:	b113      	cbz	r3, 1a001e7a <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a001e74:	4b02      	ldr	r3, [pc, #8]	; (1a001e80 <DAC_IRQHandler+0x1c>)
1a001e76:	681b      	ldr	r3, [r3, #0]
1a001e78:	4798      	blx	r3
   }
}
1a001e7a:	bd08      	pop	{r3, pc}
1a001e7c:	e000e100 	.word	0xe000e100
1a001e80:	10002224 	.word	0x10002224

1a001e84 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001e84:	2200      	movs	r2, #0
1a001e86:	2a05      	cmp	r2, #5
1a001e88:	d819      	bhi.n	1a001ebe <Board_LED_Init+0x3a>
{
1a001e8a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a001e8c:	490c      	ldr	r1, [pc, #48]	; (1a001ec0 <Board_LED_Init+0x3c>)
1a001e8e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a001e92:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a001e96:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a001e98:	4b0a      	ldr	r3, [pc, #40]	; (1a001ec4 <Board_LED_Init+0x40>)
1a001e9a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a001e9e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a001ea2:	2001      	movs	r0, #1
1a001ea4:	40a0      	lsls	r0, r4
1a001ea6:	4301      	orrs	r1, r0
1a001ea8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a001eac:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a001eb0:	2100      	movs	r1, #0
1a001eb2:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001eb4:	3201      	adds	r2, #1
1a001eb6:	2a05      	cmp	r2, #5
1a001eb8:	d9e8      	bls.n	1a001e8c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a001eba:	bc70      	pop	{r4, r5, r6}
1a001ebc:	4770      	bx	lr
1a001ebe:	4770      	bx	lr
1a001ec0:	1a004318 	.word	0x1a004318
1a001ec4:	400f4000 	.word	0x400f4000

1a001ec8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001ec8:	2300      	movs	r3, #0
1a001eca:	2b03      	cmp	r3, #3
1a001ecc:	d816      	bhi.n	1a001efc <Board_TEC_Init+0x34>
{
1a001ece:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001ed0:	490b      	ldr	r1, [pc, #44]	; (1a001f00 <Board_TEC_Init+0x38>)
1a001ed2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a001ed6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a001eda:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a001edc:	4c09      	ldr	r4, [pc, #36]	; (1a001f04 <Board_TEC_Init+0x3c>)
1a001ede:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001ee2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a001ee6:	2001      	movs	r0, #1
1a001ee8:	40a8      	lsls	r0, r5
1a001eea:	ea21 0100 	bic.w	r1, r1, r0
1a001eee:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001ef2:	3301      	adds	r3, #1
1a001ef4:	2b03      	cmp	r3, #3
1a001ef6:	d9eb      	bls.n	1a001ed0 <Board_TEC_Init+0x8>
   }
}
1a001ef8:	bc30      	pop	{r4, r5}
1a001efa:	4770      	bx	lr
1a001efc:	4770      	bx	lr
1a001efe:	bf00      	nop
1a001f00:	1a004310 	.word	0x1a004310
1a001f04:	400f4000 	.word	0x400f4000

1a001f08 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001f08:	2300      	movs	r3, #0
1a001f0a:	2b08      	cmp	r3, #8
1a001f0c:	d816      	bhi.n	1a001f3c <Board_GPIO_Init+0x34>
{
1a001f0e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001f10:	490b      	ldr	r1, [pc, #44]	; (1a001f40 <Board_GPIO_Init+0x38>)
1a001f12:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a001f16:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a001f1a:	784d      	ldrb	r5, [r1, #1]
1a001f1c:	4c09      	ldr	r4, [pc, #36]	; (1a001f44 <Board_GPIO_Init+0x3c>)
1a001f1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001f22:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a001f26:	2001      	movs	r0, #1
1a001f28:	40a8      	lsls	r0, r5
1a001f2a:	ea21 0100 	bic.w	r1, r1, r0
1a001f2e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001f32:	3301      	adds	r3, #1
1a001f34:	2b08      	cmp	r3, #8
1a001f36:	d9eb      	bls.n	1a001f10 <Board_GPIO_Init+0x8>
   }
}
1a001f38:	bc30      	pop	{r4, r5}
1a001f3a:	4770      	bx	lr
1a001f3c:	4770      	bx	lr
1a001f3e:	bf00      	nop
1a001f40:	1a004324 	.word	0x1a004324
1a001f44:	400f4000 	.word	0x400f4000

1a001f48 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a001f48:	b510      	push	{r4, lr}
1a001f4a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a001f4c:	4c08      	ldr	r4, [pc, #32]	; (1a001f70 <Board_ADC_Init+0x28>)
1a001f4e:	4669      	mov	r1, sp
1a001f50:	4620      	mov	r0, r4
1a001f52:	f000 fa17 	bl	1a002384 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a001f56:	4a07      	ldr	r2, [pc, #28]	; (1a001f74 <Board_ADC_Init+0x2c>)
1a001f58:	4669      	mov	r1, sp
1a001f5a:	4620      	mov	r0, r4
1a001f5c:	f000 fa32 	bl	1a0023c4 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a001f60:	2200      	movs	r2, #0
1a001f62:	4669      	mov	r1, sp
1a001f64:	4620      	mov	r0, r4
1a001f66:	f000 fa46 	bl	1a0023f6 <Chip_ADC_SetResolution>
}
1a001f6a:	b002      	add	sp, #8
1a001f6c:	bd10      	pop	{r4, pc}
1a001f6e:	bf00      	nop
1a001f70:	400e3000 	.word	0x400e3000
1a001f74:	00061a80 	.word	0x00061a80

1a001f78 <Board_SPI_Init>:
{
1a001f78:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a001f7a:	4c0b      	ldr	r4, [pc, #44]	; (1a001fa8 <Board_SPI_Init+0x30>)
1a001f7c:	4620      	mov	r0, r4
1a001f7e:	f000 fdfd 	bl	1a002b7c <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001f82:	6863      	ldr	r3, [r4, #4]
1a001f84:	f023 0304 	bic.w	r3, r3, #4
1a001f88:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001f8a:	6823      	ldr	r3, [r4, #0]
1a001f8c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001f90:	f043 0307 	orr.w	r3, r3, #7
1a001f94:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a001f96:	4905      	ldr	r1, [pc, #20]	; (1a001fac <Board_SPI_Init+0x34>)
1a001f98:	4620      	mov	r0, r4
1a001f9a:	f000 fdd0 	bl	1a002b3e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a001f9e:	6863      	ldr	r3, [r4, #4]
1a001fa0:	f043 0302 	orr.w	r3, r3, #2
1a001fa4:	6063      	str	r3, [r4, #4]
}
1a001fa6:	bd10      	pop	{r4, pc}
1a001fa8:	400c5000 	.word	0x400c5000
1a001fac:	000186a0 	.word	0x000186a0

1a001fb0 <Board_I2C_Init>:
{
1a001fb0:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a001fb2:	2000      	movs	r0, #0
1a001fb4:	f000 f8c6 	bl	1a002144 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a001fb8:	4b04      	ldr	r3, [pc, #16]	; (1a001fcc <Board_I2C_Init+0x1c>)
1a001fba:	f640 0208 	movw	r2, #2056	; 0x808
1a001fbe:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a001fc2:	4903      	ldr	r1, [pc, #12]	; (1a001fd0 <Board_I2C_Init+0x20>)
1a001fc4:	2000      	movs	r0, #0
1a001fc6:	f000 f8cf 	bl	1a002168 <Chip_I2C_SetClockRate>
}
1a001fca:	bd08      	pop	{r3, pc}
1a001fcc:	40086000 	.word	0x40086000
1a001fd0:	000f4240 	.word	0x000f4240

1a001fd4 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a001fd4:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a001fd6:	4c07      	ldr	r4, [pc, #28]	; (1a001ff4 <Board_Debug_Init+0x20>)
1a001fd8:	4620      	mov	r0, r4
1a001fda:	f000 f8f7 	bl	1a0021cc <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a001fde:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001fe2:	4620      	mov	r0, r4
1a001fe4:	f000 f93c 	bl	1a002260 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a001fe8:	2303      	movs	r3, #3
1a001fea:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a001fec:	2301      	movs	r3, #1
1a001fee:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a001ff0:	bd10      	pop	{r4, pc}
1a001ff2:	bf00      	nop
1a001ff4:	400c1000 	.word	0x400c1000

1a001ff8 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a001ff8:	4b03      	ldr	r3, [pc, #12]	; (1a002008 <Board_UARTPutChar+0x10>)
1a001ffa:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a001ffc:	f013 0f20 	tst.w	r3, #32
1a002000:	d0fa      	beq.n	1a001ff8 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002002:	4b01      	ldr	r3, [pc, #4]	; (1a002008 <Board_UARTPutChar+0x10>)
1a002004:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002006:	4770      	bx	lr
1a002008:	400c1000 	.word	0x400c1000

1a00200c <Board_UARTGetChar>:
	return pUART->LSR;
1a00200c:	4b05      	ldr	r3, [pc, #20]	; (1a002024 <Board_UARTGetChar+0x18>)
1a00200e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002010:	f013 0f01 	tst.w	r3, #1
1a002014:	d003      	beq.n	1a00201e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002016:	4b03      	ldr	r3, [pc, #12]	; (1a002024 <Board_UARTGetChar+0x18>)
1a002018:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00201a:	b2c0      	uxtb	r0, r0
1a00201c:	4770      	bx	lr
   }
   return EOF;
1a00201e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a002022:	4770      	bx	lr
1a002024:	400c1000 	.word	0x400c1000

1a002028 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002028:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00202a:	f7ff ffd3 	bl	1a001fd4 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00202e:	4809      	ldr	r0, [pc, #36]	; (1a002054 <Board_Init+0x2c>)
1a002030:	f000 fcb8 	bl	1a0029a4 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002034:	f7ff ff68 	bl	1a001f08 <Board_GPIO_Init>
   Board_ADC_Init();
1a002038:	f7ff ff86 	bl	1a001f48 <Board_ADC_Init>
   Board_SPI_Init();
1a00203c:	f7ff ff9c 	bl	1a001f78 <Board_SPI_Init>
   Board_I2C_Init();
1a002040:	f7ff ffb6 	bl	1a001fb0 <Board_I2C_Init>

   Board_LED_Init();
1a002044:	f7ff ff1e 	bl	1a001e84 <Board_LED_Init>
   Board_TEC_Init();
1a002048:	f7ff ff3e 	bl	1a001ec8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a00204c:	f000 f9da 	bl	1a002404 <SystemCoreClockUpdate>
}
1a002050:	bd08      	pop	{r3, pc}
1a002052:	bf00      	nop
1a002054:	400f4000 	.word	0x400f4000

1a002058 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002058:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00205a:	b2c0      	uxtb	r0, r0
1a00205c:	f7ff ffcc 	bl	1a001ff8 <Board_UARTPutChar>
}
1a002060:	bd08      	pop	{r3, pc}

1a002062 <__stdio_getchar>:

int __stdio_getchar()
{
1a002062:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002064:	f7ff ffd2 	bl	1a00200c <Board_UARTGetChar>
}
1a002068:	bd08      	pop	{r3, pc}

1a00206a <__stdio_init>:

void __stdio_init()
{
1a00206a:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00206c:	f7ff ffb2 	bl	1a001fd4 <Board_Debug_Init>
1a002070:	bd08      	pop	{r3, pc}
1a002072:	Address 0x000000001a002072 is out of bounds.


1a002074 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002074:	2300      	movs	r3, #0
1a002076:	2b1c      	cmp	r3, #28
1a002078:	d812      	bhi.n	1a0020a0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00207a:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a00207c:	4a09      	ldr	r2, [pc, #36]	; (1a0020a4 <Board_SetupMuxing+0x30>)
1a00207e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a002082:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a002086:	784a      	ldrb	r2, [r1, #1]
1a002088:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00208a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00208e:	4906      	ldr	r1, [pc, #24]	; (1a0020a8 <Board_SetupMuxing+0x34>)
1a002090:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002094:	3301      	adds	r3, #1
1a002096:	2b1c      	cmp	r3, #28
1a002098:	d9f0      	bls.n	1a00207c <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00209a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00209e:	4770      	bx	lr
1a0020a0:	4770      	bx	lr
1a0020a2:	bf00      	nop
1a0020a4:	1a004340 	.word	0x1a004340
1a0020a8:	40086000 	.word	0x40086000

1a0020ac <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0020ac:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0020ae:	4a17      	ldr	r2, [pc, #92]	; (1a00210c <Board_SetupClocking+0x60>)
1a0020b0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0020b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0020b8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0020bc:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0020c0:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0020c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0020c8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0020cc:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0020d0:	2201      	movs	r2, #1
1a0020d2:	490f      	ldr	r1, [pc, #60]	; (1a002110 <Board_SetupClocking+0x64>)
1a0020d4:	2006      	movs	r0, #6
1a0020d6:	f000 fc67 	bl	1a0029a8 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0020da:	2400      	movs	r4, #0
1a0020dc:	b14c      	cbz	r4, 1a0020f2 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a0020de:	4b0b      	ldr	r3, [pc, #44]	; (1a00210c <Board_SetupClocking+0x60>)
1a0020e0:	685a      	ldr	r2, [r3, #4]
1a0020e2:	f022 020c 	bic.w	r2, r2, #12
1a0020e6:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0020e8:	685a      	ldr	r2, [r3, #4]
1a0020ea:	f042 0203 	orr.w	r2, r2, #3
1a0020ee:	605a      	str	r2, [r3, #4]
}
1a0020f0:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a0020f2:	4808      	ldr	r0, [pc, #32]	; (1a002114 <Board_SetupClocking+0x68>)
1a0020f4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0020f8:	2301      	movs	r3, #1
1a0020fa:	788a      	ldrb	r2, [r1, #2]
1a0020fc:	7849      	ldrb	r1, [r1, #1]
1a0020fe:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002102:	f000 fbab 	bl	1a00285c <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002106:	3401      	adds	r4, #1
1a002108:	e7e8      	b.n	1a0020dc <Board_SetupClocking+0x30>
1a00210a:	bf00      	nop
1a00210c:	40043000 	.word	0x40043000
1a002110:	0c28cb00 	.word	0x0c28cb00
1a002114:	1a00433c 	.word	0x1a00433c

1a002118 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002118:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00211a:	f7ff ffab 	bl	1a002074 <Board_SetupMuxing>
    Board_SetupClocking();
1a00211e:	f7ff ffc5 	bl	1a0020ac <Board_SetupClocking>
}
1a002122:	bd08      	pop	{r3, pc}

1a002124 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a002124:	2901      	cmp	r1, #1
1a002126:	d109      	bne.n	1a00213c <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a002128:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a00212c:	0082      	lsls	r2, r0, #2
1a00212e:	4b04      	ldr	r3, [pc, #16]	; (1a002140 <Chip_I2C_EventHandler+0x1c>)
1a002130:	4413      	add	r3, r2
1a002132:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a002134:	7d13      	ldrb	r3, [r2, #20]
1a002136:	b2db      	uxtb	r3, r3
1a002138:	2b04      	cmp	r3, #4
1a00213a:	d0fb      	beq.n	1a002134 <Chip_I2C_EventHandler+0x10>
}
1a00213c:	4770      	bx	lr
1a00213e:	bf00      	nop
1a002140:	10000004 	.word	0x10000004

1a002144 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002144:	b570      	push	{r4, r5, r6, lr}
1a002146:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002148:	4e06      	ldr	r6, [pc, #24]	; (1a002164 <Chip_I2C_Init+0x20>)
1a00214a:	00c4      	lsls	r4, r0, #3
1a00214c:	1a22      	subs	r2, r4, r0
1a00214e:	0093      	lsls	r3, r2, #2
1a002150:	4433      	add	r3, r6
1a002152:	8898      	ldrh	r0, [r3, #4]
1a002154:	f000 fbe6 	bl	1a002924 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002158:	1b64      	subs	r4, r4, r5
1a00215a:	00a3      	lsls	r3, r4, #2
1a00215c:	58f3      	ldr	r3, [r6, r3]
1a00215e:	226c      	movs	r2, #108	; 0x6c
1a002160:	619a      	str	r2, [r3, #24]
}
1a002162:	bd70      	pop	{r4, r5, r6, pc}
1a002164:	10000004 	.word	0x10000004

1a002168 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00216c:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00216e:	4e0b      	ldr	r6, [pc, #44]	; (1a00219c <Chip_I2C_SetClockRate+0x34>)
1a002170:	00c5      	lsls	r5, r0, #3
1a002172:	1a2b      	subs	r3, r5, r0
1a002174:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a002178:	eb06 0308 	add.w	r3, r6, r8
1a00217c:	8898      	ldrh	r0, [r3, #4]
1a00217e:	f000 fbeb 	bl	1a002958 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002182:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a002186:	f856 3008 	ldr.w	r3, [r6, r8]
1a00218a:	0842      	lsrs	r2, r0, #1
1a00218c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00218e:	f856 3008 	ldr.w	r3, [r6, r8]
1a002192:	691a      	ldr	r2, [r3, #16]
1a002194:	1a80      	subs	r0, r0, r2
1a002196:	6158      	str	r0, [r3, #20]
}
1a002198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00219c:	10000004 	.word	0x10000004

1a0021a0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0021a0:	4b09      	ldr	r3, [pc, #36]	; (1a0021c8 <Chip_UART_GetIndex+0x28>)
1a0021a2:	4298      	cmp	r0, r3
1a0021a4:	d009      	beq.n	1a0021ba <Chip_UART_GetIndex+0x1a>
1a0021a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0021aa:	4298      	cmp	r0, r3
1a0021ac:	d007      	beq.n	1a0021be <Chip_UART_GetIndex+0x1e>
1a0021ae:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0021b2:	4298      	cmp	r0, r3
1a0021b4:	d005      	beq.n	1a0021c2 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0021b6:	2000      	movs	r0, #0
1a0021b8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0021ba:	2002      	movs	r0, #2
1a0021bc:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0021be:	2003      	movs	r0, #3
1a0021c0:	4770      	bx	lr
			return 1;
1a0021c2:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0021c4:	4770      	bx	lr
1a0021c6:	bf00      	nop
1a0021c8:	400c1000 	.word	0x400c1000

1a0021cc <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0021cc:	b530      	push	{r4, r5, lr}
1a0021ce:	b083      	sub	sp, #12
1a0021d0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0021d2:	f7ff ffe5 	bl	1a0021a0 <Chip_UART_GetIndex>
1a0021d6:	2301      	movs	r3, #1
1a0021d8:	461a      	mov	r2, r3
1a0021da:	4619      	mov	r1, r3
1a0021dc:	4d0e      	ldr	r5, [pc, #56]	; (1a002218 <Chip_UART_Init+0x4c>)
1a0021de:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0021e2:	f000 fb81 	bl	1a0028e8 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0021e6:	2307      	movs	r3, #7
1a0021e8:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0021ea:	2300      	movs	r3, #0
1a0021ec:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0021ee:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0021f0:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0021f2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0021f4:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0021f6:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0021f8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0021fa:	4b08      	ldr	r3, [pc, #32]	; (1a00221c <Chip_UART_Init+0x50>)
1a0021fc:	429c      	cmp	r4, r3
1a0021fe:	d006      	beq.n	1a00220e <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a002200:	2303      	movs	r3, #3
1a002202:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a002204:	2310      	movs	r3, #16
1a002206:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002208:	9b01      	ldr	r3, [sp, #4]
}
1a00220a:	b003      	add	sp, #12
1a00220c:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a00220e:	2300      	movs	r3, #0
1a002210:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a002212:	69a3      	ldr	r3, [r4, #24]
1a002214:	9301      	str	r3, [sp, #4]
1a002216:	e7f3      	b.n	1a002200 <Chip_UART_Init+0x34>
1a002218:	1a0043bc 	.word	0x1a0043bc
1a00221c:	40082000 	.word	0x40082000

1a002220 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a002220:	b538      	push	{r3, r4, r5, lr}
1a002222:	4605      	mov	r5, r0
1a002224:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002226:	f7ff ffbb 	bl	1a0021a0 <Chip_UART_GetIndex>
1a00222a:	4b0c      	ldr	r3, [pc, #48]	; (1a00225c <Chip_UART_SetBaud+0x3c>)
1a00222c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002230:	f000 fb92 	bl	1a002958 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a002234:	0123      	lsls	r3, r4, #4
1a002236:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a00223a:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00223c:	68ea      	ldr	r2, [r5, #12]
1a00223e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a002242:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a002244:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a002246:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00224a:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00224c:	68ea      	ldr	r2, [r5, #12]
1a00224e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a002252:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a002254:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002258:	0900      	lsrs	r0, r0, #4
1a00225a:	bd38      	pop	{r3, r4, r5, pc}
1a00225c:	1a0043b4 	.word	0x1a0043b4

1a002260 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002264:	b083      	sub	sp, #12
1a002266:	9001      	str	r0, [sp, #4]
1a002268:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00226a:	f7ff ff99 	bl	1a0021a0 <Chip_UART_GetIndex>
1a00226e:	4b32      	ldr	r3, [pc, #200]	; (1a002338 <Chip_UART_SetBaudFDR+0xd8>)
1a002270:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002274:	f000 fb70 	bl	1a002958 <Chip_Clock_GetRate>
1a002278:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a00227a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00227e:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002280:	f04f 0b00 	mov.w	fp, #0
1a002284:	46a2      	mov	sl, r4
1a002286:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a002288:	e02a      	b.n	1a0022e0 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a00228a:	4242      	negs	r2, r0
				div ++;
1a00228c:	1c4b      	adds	r3, r1, #1
1a00228e:	e017      	b.n	1a0022c0 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002290:	b30a      	cbz	r2, 1a0022d6 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a002292:	4617      	mov	r7, r2
			sd = d;
1a002294:	46ab      	mov	fp, r5
			sm = m;
1a002296:	46a2      	mov	sl, r4
			sdiv = div;
1a002298:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a00229a:	3501      	adds	r5, #1
1a00229c:	42ac      	cmp	r4, r5
1a00229e:	d91e      	bls.n	1a0022de <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0022a0:	0933      	lsrs	r3, r6, #4
1a0022a2:	0730      	lsls	r0, r6, #28
1a0022a4:	fba4 0100 	umull	r0, r1, r4, r0
1a0022a8:	fb04 1103 	mla	r1, r4, r3, r1
1a0022ac:	1962      	adds	r2, r4, r5
1a0022ae:	fb08 f202 	mul.w	r2, r8, r2
1a0022b2:	2300      	movs	r3, #0
1a0022b4:	f000 fe58 	bl	1a002f68 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0022b8:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0022ba:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0022bc:	2800      	cmp	r0, #0
1a0022be:	dbe4      	blt.n	1a00228a <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0022c0:	4297      	cmp	r7, r2
1a0022c2:	d3ea      	bcc.n	1a00229a <Chip_UART_SetBaudFDR+0x3a>
1a0022c4:	2b00      	cmp	r3, #0
1a0022c6:	d0e8      	beq.n	1a00229a <Chip_UART_SetBaudFDR+0x3a>
1a0022c8:	0c19      	lsrs	r1, r3, #16
1a0022ca:	d1e6      	bne.n	1a00229a <Chip_UART_SetBaudFDR+0x3a>
1a0022cc:	2b02      	cmp	r3, #2
1a0022ce:	d8df      	bhi.n	1a002290 <Chip_UART_SetBaudFDR+0x30>
1a0022d0:	2d00      	cmp	r5, #0
1a0022d2:	d0dd      	beq.n	1a002290 <Chip_UART_SetBaudFDR+0x30>
1a0022d4:	e7e1      	b.n	1a00229a <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0022d6:	4617      	mov	r7, r2
			sd = d;
1a0022d8:	46ab      	mov	fp, r5
			sm = m;
1a0022da:	46a2      	mov	sl, r4
			sdiv = div;
1a0022dc:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0022de:	3401      	adds	r4, #1
1a0022e0:	b11f      	cbz	r7, 1a0022ea <Chip_UART_SetBaudFDR+0x8a>
1a0022e2:	2c0f      	cmp	r4, #15
1a0022e4:	d801      	bhi.n	1a0022ea <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0022e6:	2500      	movs	r5, #0
1a0022e8:	e7d8      	b.n	1a00229c <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0022ea:	f1b9 0f00 	cmp.w	r9, #0
1a0022ee:	d01e      	beq.n	1a00232e <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0022f0:	9a01      	ldr	r2, [sp, #4]
1a0022f2:	4611      	mov	r1, r2
1a0022f4:	68d3      	ldr	r3, [r2, #12]
1a0022f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0022fa:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a0022fc:	fa5f f389 	uxtb.w	r3, r9
1a002300:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a002302:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a002306:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002308:	68d3      	ldr	r3, [r2, #12]
1a00230a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00230e:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002310:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002314:	b2db      	uxtb	r3, r3
1a002316:	f00b 020f 	and.w	r2, fp, #15
1a00231a:	4313      	orrs	r3, r2
1a00231c:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00231e:	0933      	lsrs	r3, r6, #4
1a002320:	fb0a f303 	mul.w	r3, sl, r3
1a002324:	44da      	add	sl, fp
1a002326:	fb09 f90a 	mul.w	r9, r9, sl
1a00232a:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a00232e:	4648      	mov	r0, r9
1a002330:	b003      	add	sp, #12
1a002332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002336:	bf00      	nop
1a002338:	1a0043b4 	.word	0x1a0043b4

1a00233c <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a00233c:	4b03      	ldr	r3, [pc, #12]	; (1a00234c <Chip_ADC_GetClockIndex+0x10>)
1a00233e:	4298      	cmp	r0, r3
1a002340:	d001      	beq.n	1a002346 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002342:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002344:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a002346:	2004      	movs	r0, #4
1a002348:	4770      	bx	lr
1a00234a:	bf00      	nop
1a00234c:	400e4000 	.word	0x400e4000

1a002350 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002350:	b570      	push	{r4, r5, r6, lr}
1a002352:	460d      	mov	r5, r1
1a002354:	4614      	mov	r4, r2
1a002356:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a002358:	f7ff fff0 	bl	1a00233c <Chip_ADC_GetClockIndex>
1a00235c:	f000 fafc 	bl	1a002958 <Chip_Clock_GetRate>
	if (burstMode) {
1a002360:	b155      	cbz	r5, 1a002378 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a002362:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002366:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00236a:	0064      	lsls	r4, r4, #1
1a00236c:	fbb0 f0f4 	udiv	r0, r0, r4
1a002370:	b2c0      	uxtb	r0, r0
1a002372:	3801      	subs	r0, #1
	return div;
}
1a002374:	b2c0      	uxtb	r0, r0
1a002376:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a002378:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a00237c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a002380:	e7f1      	b.n	1a002366 <getClkDiv+0x16>
1a002382:	Address 0x000000001a002382 is out of bounds.


1a002384 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002384:	b538      	push	{r3, r4, r5, lr}
1a002386:	4605      	mov	r5, r0
1a002388:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00238a:	f7ff ffd7 	bl	1a00233c <Chip_ADC_GetClockIndex>
1a00238e:	2301      	movs	r3, #1
1a002390:	461a      	mov	r2, r3
1a002392:	4619      	mov	r1, r3
1a002394:	f000 faa8 	bl	1a0028e8 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002398:	2100      	movs	r1, #0
1a00239a:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a00239c:	4a08      	ldr	r2, [pc, #32]	; (1a0023c0 <Chip_ADC_Init+0x3c>)
1a00239e:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0023a0:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0023a2:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0023a4:	230b      	movs	r3, #11
1a0023a6:	4628      	mov	r0, r5
1a0023a8:	f7ff ffd2 	bl	1a002350 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0023ac:	0200      	lsls	r0, r0, #8
1a0023ae:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0023b2:	7920      	ldrb	r0, [r4, #4]
1a0023b4:	0440      	lsls	r0, r0, #17
1a0023b6:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0023ba:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0023bc:	6028      	str	r0, [r5, #0]
}
1a0023be:	bd38      	pop	{r3, r4, r5, pc}
1a0023c0:	00061a80 	.word	0x00061a80

1a0023c4 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a0023c4:	b570      	push	{r4, r5, r6, lr}
1a0023c6:	4605      	mov	r5, r0
1a0023c8:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a0023ca:	6804      	ldr	r4, [r0, #0]
1a0023cc:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a0023d0:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a0023d4:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a0023d6:	790b      	ldrb	r3, [r1, #4]
1a0023d8:	f1c3 030b 	rsb	r3, r3, #11
1a0023dc:	b2db      	uxtb	r3, r3
1a0023de:	7949      	ldrb	r1, [r1, #5]
1a0023e0:	f7ff ffb6 	bl	1a002350 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0023e4:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0023e8:	7933      	ldrb	r3, [r6, #4]
1a0023ea:	045b      	lsls	r3, r3, #17
1a0023ec:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0023f0:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a0023f2:	602b      	str	r3, [r5, #0]
}
1a0023f4:	bd70      	pop	{r4, r5, r6, pc}

1a0023f6 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a0023f6:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a0023f8:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a0023fa:	680a      	ldr	r2, [r1, #0]
1a0023fc:	f7ff ffe2 	bl	1a0023c4 <Chip_ADC_SetSampleRate>
}
1a002400:	bd08      	pop	{r3, pc}
1a002402:	Address 0x000000001a002402 is out of bounds.


1a002404 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002404:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002406:	2069      	movs	r0, #105	; 0x69
1a002408:	f000 faa6 	bl	1a002958 <Chip_Clock_GetRate>
1a00240c:	4b01      	ldr	r3, [pc, #4]	; (1a002414 <SystemCoreClockUpdate+0x10>)
1a00240e:	6018      	str	r0, [r3, #0]
}
1a002410:	bd08      	pop	{r3, pc}
1a002412:	bf00      	nop
1a002414:	1000227c 	.word	0x1000227c

1a002418 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002418:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a00241a:	680b      	ldr	r3, [r1, #0]
1a00241c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002420:	d002      	beq.n	1a002428 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002422:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002426:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002428:	4607      	mov	r7, r0
1a00242a:	2501      	movs	r5, #1
1a00242c:	e03a      	b.n	1a0024a4 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a00242e:	694b      	ldr	r3, [r1, #20]
1a002430:	fb03 f302 	mul.w	r3, r3, r2
1a002434:	fbb3 f3f5 	udiv	r3, r3, r5
1a002438:	e01c      	b.n	1a002474 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a00243a:	461c      	mov	r4, r3
	if (val < 0)
1a00243c:	ebb0 0c04 	subs.w	ip, r0, r4
1a002440:	d427      	bmi.n	1a002492 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a002442:	4567      	cmp	r7, ip
1a002444:	d906      	bls.n	1a002454 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a002446:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002448:	1c77      	adds	r7, r6, #1
1a00244a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a00244c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a00244e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002450:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002452:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a002454:	3201      	adds	r2, #1
1a002456:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00245a:	dc1d      	bgt.n	1a002498 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a00245c:	680c      	ldr	r4, [r1, #0]
1a00245e:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002462:	d0e4      	beq.n	1a00242e <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002464:	1c73      	adds	r3, r6, #1
1a002466:	fa02 fc03 	lsl.w	ip, r2, r3
1a00246a:	694b      	ldr	r3, [r1, #20]
1a00246c:	fb03 f30c 	mul.w	r3, r3, ip
1a002470:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002474:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a0024b0 <pll_calc_divs+0x98>
1a002478:	4563      	cmp	r3, ip
1a00247a:	d9eb      	bls.n	1a002454 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a00247c:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a0024b4 <pll_calc_divs+0x9c>
1a002480:	4563      	cmp	r3, ip
1a002482:	d809      	bhi.n	1a002498 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a002484:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002488:	d1d7      	bne.n	1a00243a <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a00248a:	1c74      	adds	r4, r6, #1
1a00248c:	fa23 f404 	lsr.w	r4, r3, r4
1a002490:	e7d4      	b.n	1a00243c <pll_calc_divs+0x24>
		return -val;
1a002492:	f1cc 0c00 	rsb	ip, ip, #0
1a002496:	e7d4      	b.n	1a002442 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a002498:	3601      	adds	r6, #1
1a00249a:	2e03      	cmp	r6, #3
1a00249c:	dc01      	bgt.n	1a0024a2 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a00249e:	2201      	movs	r2, #1
1a0024a0:	e7d9      	b.n	1a002456 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a0024a2:	3501      	adds	r5, #1
1a0024a4:	2d04      	cmp	r5, #4
1a0024a6:	dc01      	bgt.n	1a0024ac <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a0024a8:	2600      	movs	r6, #0
1a0024aa:	e7f6      	b.n	1a00249a <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a0024ac:	bcf0      	pop	{r4, r5, r6, r7}
1a0024ae:	4770      	bx	lr
1a0024b0:	094c5eff 	.word	0x094c5eff
1a0024b4:	1312d000 	.word	0x1312d000

1a0024b8 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0024b8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0024ba:	b099      	sub	sp, #100	; 0x64
1a0024bc:	4605      	mov	r5, r0
1a0024be:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0024c0:	225c      	movs	r2, #92	; 0x5c
1a0024c2:	2100      	movs	r1, #0
1a0024c4:	a801      	add	r0, sp, #4
1a0024c6:	f001 f8bc 	bl	1a003642 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0024ca:	2380      	movs	r3, #128	; 0x80
1a0024cc:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0024ce:	6963      	ldr	r3, [r4, #20]
1a0024d0:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0024d2:	7923      	ldrb	r3, [r4, #4]
1a0024d4:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a0024d8:	4669      	mov	r1, sp
1a0024da:	4628      	mov	r0, r5
1a0024dc:	f7ff ff9c 	bl	1a002418 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a0024e0:	9b06      	ldr	r3, [sp, #24]
1a0024e2:	42ab      	cmp	r3, r5
1a0024e4:	d027      	beq.n	1a002536 <pll_get_frac+0x7e>
	if (val < 0)
1a0024e6:	1aeb      	subs	r3, r5, r3
1a0024e8:	d42e      	bmi.n	1a002548 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a0024ea:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0024ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0024ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0024f2:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0024f4:	6963      	ldr	r3, [r4, #20]
1a0024f6:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0024f8:	7923      	ldrb	r3, [r4, #4]
1a0024fa:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0024fe:	a910      	add	r1, sp, #64	; 0x40
1a002500:	4628      	mov	r0, r5
1a002502:	f7ff ff89 	bl	1a002418 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002506:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002508:	42ab      	cmp	r3, r5
1a00250a:	d01f      	beq.n	1a00254c <pll_get_frac+0x94>
	if (val < 0)
1a00250c:	1aeb      	subs	r3, r5, r3
1a00250e:	d425      	bmi.n	1a00255c <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002510:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002512:	4b2b      	ldr	r3, [pc, #172]	; (1a0025c0 <pll_get_frac+0x108>)
1a002514:	429d      	cmp	r5, r3
1a002516:	d923      	bls.n	1a002560 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a00251a:	1aed      	subs	r5, r5, r3
1a00251c:	d433      	bmi.n	1a002586 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00251e:	42ae      	cmp	r6, r5
1a002520:	dc3b      	bgt.n	1a00259a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002522:	42be      	cmp	r6, r7
1a002524:	dc31      	bgt.n	1a00258a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002526:	466d      	mov	r5, sp
1a002528:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00252a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00252c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002534:	e006      	b.n	1a002544 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002536:	466d      	mov	r5, sp
1a002538:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00253a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00253c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002540:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002544:	b019      	add	sp, #100	; 0x64
1a002546:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002548:	425b      	negs	r3, r3
1a00254a:	e7ce      	b.n	1a0024ea <pll_get_frac+0x32>
		*ppll = pll[2];
1a00254c:	ad10      	add	r5, sp, #64	; 0x40
1a00254e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002550:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002552:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002556:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a00255a:	e7f3      	b.n	1a002544 <pll_get_frac+0x8c>
		return -val;
1a00255c:	425b      	negs	r3, r3
1a00255e:	e7d7      	b.n	1a002510 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002560:	2340      	movs	r3, #64	; 0x40
1a002562:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002564:	6963      	ldr	r3, [r4, #20]
1a002566:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002568:	a908      	add	r1, sp, #32
1a00256a:	4628      	mov	r0, r5
1a00256c:	f7ff ff54 	bl	1a002418 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002570:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002572:	42ab      	cmp	r3, r5
1a002574:	d1d0      	bne.n	1a002518 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002576:	ad08      	add	r5, sp, #32
1a002578:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00257a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00257c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002580:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002584:	e7de      	b.n	1a002544 <pll_get_frac+0x8c>
		return -val;
1a002586:	426d      	negs	r5, r5
1a002588:	e7c9      	b.n	1a00251e <pll_get_frac+0x66>
			*ppll = pll[2];
1a00258a:	ad10      	add	r5, sp, #64	; 0x40
1a00258c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00258e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002590:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002594:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002598:	e7d4      	b.n	1a002544 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00259a:	42af      	cmp	r7, r5
1a00259c:	db07      	blt.n	1a0025ae <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00259e:	ad08      	add	r5, sp, #32
1a0025a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0025a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0025a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0025a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0025ac:	e7ca      	b.n	1a002544 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a0025ae:	ad10      	add	r5, sp, #64	; 0x40
1a0025b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0025b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0025b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0025b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0025bc:	e7c2      	b.n	1a002544 <pll_get_frac+0x8c>
1a0025be:	bf00      	nop
1a0025c0:	068e7780 	.word	0x068e7780

1a0025c4 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0025c4:	b430      	push	{r4, r5}
1a0025c6:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0025c8:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0025ca:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0025cc:	e000      	b.n	1a0025d0 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0025ce:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0025d0:	281c      	cmp	r0, #28
1a0025d2:	d118      	bne.n	1a002606 <Chip_Clock_FindBaseClock+0x42>
1a0025d4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0025d8:	0051      	lsls	r1, r2, #1
1a0025da:	4a0c      	ldr	r2, [pc, #48]	; (1a00260c <Chip_Clock_FindBaseClock+0x48>)
1a0025dc:	440a      	add	r2, r1
1a0025de:	7914      	ldrb	r4, [r2, #4]
1a0025e0:	4284      	cmp	r4, r0
1a0025e2:	d010      	beq.n	1a002606 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0025e4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0025e8:	004a      	lsls	r2, r1, #1
1a0025ea:	4908      	ldr	r1, [pc, #32]	; (1a00260c <Chip_Clock_FindBaseClock+0x48>)
1a0025ec:	5a8a      	ldrh	r2, [r1, r2]
1a0025ee:	42aa      	cmp	r2, r5
1a0025f0:	d8ed      	bhi.n	1a0025ce <Chip_Clock_FindBaseClock+0xa>
1a0025f2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0025f6:	0051      	lsls	r1, r2, #1
1a0025f8:	4a04      	ldr	r2, [pc, #16]	; (1a00260c <Chip_Clock_FindBaseClock+0x48>)
1a0025fa:	440a      	add	r2, r1
1a0025fc:	8852      	ldrh	r2, [r2, #2]
1a0025fe:	42aa      	cmp	r2, r5
1a002600:	d3e5      	bcc.n	1a0025ce <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002602:	4620      	mov	r0, r4
1a002604:	e7e4      	b.n	1a0025d0 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002606:	bc30      	pop	{r4, r5}
1a002608:	4770      	bx	lr
1a00260a:	bf00      	nop
1a00260c:	1a0043d0 	.word	0x1a0043d0

1a002610 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002610:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002616:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002618:	4a0d      	ldr	r2, [pc, #52]	; (1a002650 <Chip_Clock_EnableCrystal+0x40>)
1a00261a:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a00261c:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002620:	6992      	ldr	r2, [r2, #24]
1a002622:	428a      	cmp	r2, r1
1a002624:	d001      	beq.n	1a00262a <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002626:	4a0a      	ldr	r2, [pc, #40]	; (1a002650 <Chip_Clock_EnableCrystal+0x40>)
1a002628:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a00262a:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00262e:	4a09      	ldr	r2, [pc, #36]	; (1a002654 <Chip_Clock_EnableCrystal+0x44>)
1a002630:	6811      	ldr	r1, [r2, #0]
1a002632:	4a09      	ldr	r2, [pc, #36]	; (1a002658 <Chip_Clock_EnableCrystal+0x48>)
1a002634:	4291      	cmp	r1, r2
1a002636:	d901      	bls.n	1a00263c <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002638:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00263c:	4a04      	ldr	r2, [pc, #16]	; (1a002650 <Chip_Clock_EnableCrystal+0x40>)
1a00263e:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002640:	9b01      	ldr	r3, [sp, #4]
1a002642:	1e5a      	subs	r2, r3, #1
1a002644:	9201      	str	r2, [sp, #4]
1a002646:	2b00      	cmp	r3, #0
1a002648:	d1fa      	bne.n	1a002640 <Chip_Clock_EnableCrystal+0x30>
}
1a00264a:	b002      	add	sp, #8
1a00264c:	4770      	bx	lr
1a00264e:	bf00      	nop
1a002650:	40050000 	.word	0x40050000
1a002654:	1a004338 	.word	0x1a004338
1a002658:	01312cff 	.word	0x01312cff

1a00265c <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a00265c:	3012      	adds	r0, #18
1a00265e:	4b05      	ldr	r3, [pc, #20]	; (1a002674 <Chip_Clock_GetDividerSource+0x18>)
1a002660:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002664:	f010 0f01 	tst.w	r0, #1
1a002668:	d102      	bne.n	1a002670 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00266a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00266e:	4770      	bx	lr
		return CLKINPUT_PD;
1a002670:	2011      	movs	r0, #17
}
1a002672:	4770      	bx	lr
1a002674:	40050000 	.word	0x40050000

1a002678 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002678:	f100 0212 	add.w	r2, r0, #18
1a00267c:	4b03      	ldr	r3, [pc, #12]	; (1a00268c <Chip_Clock_GetDividerDivisor+0x14>)
1a00267e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002682:	4b03      	ldr	r3, [pc, #12]	; (1a002690 <Chip_Clock_GetDividerDivisor+0x18>)
1a002684:	5c18      	ldrb	r0, [r3, r0]
}
1a002686:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00268a:	4770      	bx	lr
1a00268c:	40050000 	.word	0x40050000
1a002690:	1a0043c8 	.word	0x1a0043c8

1a002694 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002694:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002696:	2810      	cmp	r0, #16
1a002698:	d80a      	bhi.n	1a0026b0 <Chip_Clock_GetClockInputHz+0x1c>
1a00269a:	e8df f000 	tbb	[pc, r0]
1a00269e:	0b44      	.short	0x0b44
1a0026a0:	0921180d 	.word	0x0921180d
1a0026a4:	2d2a2724 	.word	0x2d2a2724
1a0026a8:	34300909 	.word	0x34300909
1a0026ac:	3c38      	.short	0x3c38
1a0026ae:	40          	.byte	0x40
1a0026af:	00          	.byte	0x00
	uint32_t rate = 0;
1a0026b0:	2000      	movs	r0, #0
1a0026b2:	e03a      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0026b4:	481e      	ldr	r0, [pc, #120]	; (1a002730 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0026b6:	e038      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0026b8:	4b1e      	ldr	r3, [pc, #120]	; (1a002734 <Chip_Clock_GetClockInputHz+0xa0>)
1a0026ba:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0026be:	f003 0307 	and.w	r3, r3, #7
1a0026c2:	2b04      	cmp	r3, #4
1a0026c4:	d001      	beq.n	1a0026ca <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a0026c6:	481c      	ldr	r0, [pc, #112]	; (1a002738 <Chip_Clock_GetClockInputHz+0xa4>)
1a0026c8:	e02f      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a0026ca:	2000      	movs	r0, #0
1a0026cc:	e02d      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0026ce:	4b19      	ldr	r3, [pc, #100]	; (1a002734 <Chip_Clock_GetClockInputHz+0xa0>)
1a0026d0:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0026d4:	f003 0307 	and.w	r3, r3, #7
1a0026d8:	2b04      	cmp	r3, #4
1a0026da:	d027      	beq.n	1a00272c <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0026dc:	4816      	ldr	r0, [pc, #88]	; (1a002738 <Chip_Clock_GetClockInputHz+0xa4>)
1a0026de:	e024      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0026e0:	4b16      	ldr	r3, [pc, #88]	; (1a00273c <Chip_Clock_GetClockInputHz+0xa8>)
1a0026e2:	6818      	ldr	r0, [r3, #0]
		break;
1a0026e4:	e021      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0026e6:	4b16      	ldr	r3, [pc, #88]	; (1a002740 <Chip_Clock_GetClockInputHz+0xac>)
1a0026e8:	6818      	ldr	r0, [r3, #0]
		break;
1a0026ea:	e01e      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0026ec:	4b15      	ldr	r3, [pc, #84]	; (1a002744 <Chip_Clock_GetClockInputHz+0xb0>)
1a0026ee:	6818      	ldr	r0, [r3, #0]
		break;
1a0026f0:	e01b      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0026f2:	4b14      	ldr	r3, [pc, #80]	; (1a002744 <Chip_Clock_GetClockInputHz+0xb0>)
1a0026f4:	6858      	ldr	r0, [r3, #4]
		break;
1a0026f6:	e018      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0026f8:	f000 f868 	bl	1a0027cc <Chip_Clock_GetMainPLLHz>
		break;
1a0026fc:	e015      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0026fe:	2100      	movs	r1, #0
1a002700:	f000 f89a 	bl	1a002838 <Chip_Clock_GetDivRate>
		break;
1a002704:	e011      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002706:	2101      	movs	r1, #1
1a002708:	f000 f896 	bl	1a002838 <Chip_Clock_GetDivRate>
		break;
1a00270c:	e00d      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00270e:	2102      	movs	r1, #2
1a002710:	f000 f892 	bl	1a002838 <Chip_Clock_GetDivRate>
		break;
1a002714:	e009      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002716:	2103      	movs	r1, #3
1a002718:	f000 f88e 	bl	1a002838 <Chip_Clock_GetDivRate>
		break;
1a00271c:	e005      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00271e:	2104      	movs	r1, #4
1a002720:	f000 f88a 	bl	1a002838 <Chip_Clock_GetDivRate>
		break;
1a002724:	e001      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a002726:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a00272a:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a00272c:	4806      	ldr	r0, [pc, #24]	; (1a002748 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00272e:	e7fc      	b.n	1a00272a <Chip_Clock_GetClockInputHz+0x96>
1a002730:	00b71b00 	.word	0x00b71b00
1a002734:	40043000 	.word	0x40043000
1a002738:	017d7840 	.word	0x017d7840
1a00273c:	1a00430c 	.word	0x1a00430c
1a002740:	1a004338 	.word	0x1a004338
1a002744:	10002228 	.word	0x10002228
1a002748:	02faf080 	.word	0x02faf080

1a00274c <Chip_Clock_CalcMainPLLValue>:
{
1a00274c:	b538      	push	{r3, r4, r5, lr}
1a00274e:	4605      	mov	r5, r0
1a002750:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002752:	7908      	ldrb	r0, [r1, #4]
1a002754:	f7ff ff9e 	bl	1a002694 <Chip_Clock_GetClockInputHz>
1a002758:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00275a:	4b19      	ldr	r3, [pc, #100]	; (1a0027c0 <Chip_Clock_CalcMainPLLValue+0x74>)
1a00275c:	442b      	add	r3, r5
1a00275e:	4a19      	ldr	r2, [pc, #100]	; (1a0027c4 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002760:	4293      	cmp	r3, r2
1a002762:	d821      	bhi.n	1a0027a8 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002764:	b318      	cbz	r0, 1a0027ae <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002766:	2380      	movs	r3, #128	; 0x80
1a002768:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a00276a:	2300      	movs	r3, #0
1a00276c:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a00276e:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002770:	fbb5 f3f0 	udiv	r3, r5, r0
1a002774:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002776:	4a14      	ldr	r2, [pc, #80]	; (1a0027c8 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002778:	4295      	cmp	r5, r2
1a00277a:	d903      	bls.n	1a002784 <Chip_Clock_CalcMainPLLValue+0x38>
1a00277c:	fb03 f000 	mul.w	r0, r3, r0
1a002780:	42a8      	cmp	r0, r5
1a002782:	d007      	beq.n	1a002794 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002784:	4621      	mov	r1, r4
1a002786:	4628      	mov	r0, r5
1a002788:	f7ff fe96 	bl	1a0024b8 <pll_get_frac>
		if (!ppll->nsel) {
1a00278c:	68a3      	ldr	r3, [r4, #8]
1a00278e:	b18b      	cbz	r3, 1a0027b4 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002790:	3b01      	subs	r3, #1
1a002792:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002794:	6923      	ldr	r3, [r4, #16]
1a002796:	b183      	cbz	r3, 1a0027ba <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002798:	68e2      	ldr	r2, [r4, #12]
1a00279a:	b10a      	cbz	r2, 1a0027a0 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a00279c:	3a01      	subs	r2, #1
1a00279e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0027a0:	3b01      	subs	r3, #1
1a0027a2:	6123      	str	r3, [r4, #16]
	return 0;
1a0027a4:	2000      	movs	r0, #0
}
1a0027a6:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0027a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0027ac:	e7fb      	b.n	1a0027a6 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0027ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0027b2:	e7f8      	b.n	1a0027a6 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0027b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0027b8:	e7f5      	b.n	1a0027a6 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0027ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0027be:	e7f2      	b.n	1a0027a6 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0027c0:	ff6b3a10 	.word	0xff6b3a10
1a0027c4:	0b940510 	.word	0x0b940510
1a0027c8:	094c5eff 	.word	0x094c5eff

1a0027cc <Chip_Clock_GetMainPLLHz>:
{
1a0027cc:	b530      	push	{r4, r5, lr}
1a0027ce:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0027d0:	4d17      	ldr	r5, [pc, #92]	; (1a002830 <Chip_Clock_GetMainPLLHz+0x64>)
1a0027d2:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0027d4:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0027d8:	f7ff ff5c 	bl	1a002694 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0027dc:	4b15      	ldr	r3, [pc, #84]	; (1a002834 <Chip_Clock_GetMainPLLHz+0x68>)
1a0027de:	681b      	ldr	r3, [r3, #0]
1a0027e0:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0027e2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0027e4:	f013 0f01 	tst.w	r3, #1
1a0027e8:	d020      	beq.n	1a00282c <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a0027ea:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0027ee:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0027f2:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a0027f6:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0027fa:	3301      	adds	r3, #1
	n = nsel + 1;
1a0027fc:	3201      	adds	r2, #1
	p = ptab[psel];
1a0027fe:	f10d 0c08 	add.w	ip, sp, #8
1a002802:	4461      	add	r1, ip
1a002804:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002808:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00280c:	d108      	bne.n	1a002820 <Chip_Clock_GetMainPLLHz+0x54>
1a00280e:	b93d      	cbnz	r5, 1a002820 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002810:	0049      	lsls	r1, r1, #1
1a002812:	fbb3 f3f1 	udiv	r3, r3, r1
1a002816:	fbb0 f0f2 	udiv	r0, r0, r2
1a00281a:	fb00 f003 	mul.w	r0, r0, r3
1a00281e:	e003      	b.n	1a002828 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a002820:	fbb0 f0f2 	udiv	r0, r0, r2
1a002824:	fb03 f000 	mul.w	r0, r3, r0
}
1a002828:	b003      	add	sp, #12
1a00282a:	bd30      	pop	{r4, r5, pc}
		return 0;
1a00282c:	2000      	movs	r0, #0
1a00282e:	e7fb      	b.n	1a002828 <Chip_Clock_GetMainPLLHz+0x5c>
1a002830:	40050000 	.word	0x40050000
1a002834:	1a0043c4 	.word	0x1a0043c4

1a002838 <Chip_Clock_GetDivRate>:
{
1a002838:	b538      	push	{r3, r4, r5, lr}
1a00283a:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a00283c:	4608      	mov	r0, r1
1a00283e:	f7ff ff0d 	bl	1a00265c <Chip_Clock_GetDividerSource>
1a002842:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002844:	4620      	mov	r0, r4
1a002846:	f7ff ff17 	bl	1a002678 <Chip_Clock_GetDividerDivisor>
1a00284a:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a00284c:	4628      	mov	r0, r5
1a00284e:	f7ff ff21 	bl	1a002694 <Chip_Clock_GetClockInputHz>
1a002852:	3401      	adds	r4, #1
}
1a002854:	fbb0 f0f4 	udiv	r0, r0, r4
1a002858:	bd38      	pop	{r3, r4, r5, pc}
1a00285a:	Address 0x000000001a00285a is out of bounds.


1a00285c <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a00285c:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00285e:	f100 0416 	add.w	r4, r0, #22
1a002862:	00a4      	lsls	r4, r4, #2
1a002864:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002868:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a00286c:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00286e:	281b      	cmp	r0, #27
1a002870:	d813      	bhi.n	1a00289a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002872:	2911      	cmp	r1, #17
1a002874:	d01a      	beq.n	1a0028ac <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002876:	4d0e      	ldr	r5, [pc, #56]	; (1a0028b0 <Chip_Clock_SetBaseClock+0x54>)
1a002878:	4025      	ands	r5, r4

			if (autoblocken) {
1a00287a:	b10a      	cbz	r2, 1a002880 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a00287c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002880:	b10b      	cbz	r3, 1a002886 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002882:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002886:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00288a:	3016      	adds	r0, #22
1a00288c:	0080      	lsls	r0, r0, #2
1a00288e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002892:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002896:	6045      	str	r5, [r0, #4]
1a002898:	e008      	b.n	1a0028ac <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a00289a:	f044 0401 	orr.w	r4, r4, #1
1a00289e:	3016      	adds	r0, #22
1a0028a0:	0080      	lsls	r0, r0, #2
1a0028a2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0028a6:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0028aa:	6044      	str	r4, [r0, #4]
	}
}
1a0028ac:	bc30      	pop	{r4, r5}
1a0028ae:	4770      	bx	lr
1a0028b0:	e0fff7fe 	.word	0xe0fff7fe

1a0028b4 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0028b4:	281b      	cmp	r0, #27
1a0028b6:	d80c      	bhi.n	1a0028d2 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0028b8:	3016      	adds	r0, #22
1a0028ba:	0080      	lsls	r0, r0, #2
1a0028bc:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0028c0:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0028c4:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0028c6:	f010 0f01 	tst.w	r0, #1
1a0028ca:	d104      	bne.n	1a0028d6 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0028cc:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0028d0:	4770      	bx	lr
		return CLKINPUT_PD;
1a0028d2:	2011      	movs	r0, #17
1a0028d4:	4770      	bx	lr
		return CLKINPUT_PD;
1a0028d6:	2011      	movs	r0, #17
}
1a0028d8:	4770      	bx	lr

1a0028da <Chip_Clock_GetBaseClocktHz>:
{
1a0028da:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0028dc:	f7ff ffea 	bl	1a0028b4 <Chip_Clock_GetBaseClock>
1a0028e0:	f7ff fed8 	bl	1a002694 <Chip_Clock_GetClockInputHz>
}
1a0028e4:	bd08      	pop	{r3, pc}
1a0028e6:	Address 0x000000001a0028e6 is out of bounds.


1a0028e8 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0028e8:	b971      	cbnz	r1, 1a002908 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a0028ea:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0028ec:	b10a      	cbz	r2, 1a0028f2 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0028ee:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0028f2:	2b02      	cmp	r3, #2
1a0028f4:	d00a      	beq.n	1a00290c <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0028f6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0028fa:	d30a      	bcc.n	1a002912 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0028fc:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002900:	4b06      	ldr	r3, [pc, #24]	; (1a00291c <Chip_Clock_EnableOpts+0x34>)
1a002902:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002906:	4770      	bx	lr
		reg |= (1 << 1);
1a002908:	2103      	movs	r1, #3
1a00290a:	e7ef      	b.n	1a0028ec <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a00290c:	f041 0120 	orr.w	r1, r1, #32
1a002910:	e7f1      	b.n	1a0028f6 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a002912:	3020      	adds	r0, #32
1a002914:	4b02      	ldr	r3, [pc, #8]	; (1a002920 <Chip_Clock_EnableOpts+0x38>)
1a002916:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a00291a:	4770      	bx	lr
1a00291c:	40052000 	.word	0x40052000
1a002920:	40051000 	.word	0x40051000

1a002924 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a002924:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002928:	d309      	bcc.n	1a00293e <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a00292a:	4a09      	ldr	r2, [pc, #36]	; (1a002950 <Chip_Clock_Enable+0x2c>)
1a00292c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002930:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002934:	f043 0301 	orr.w	r3, r3, #1
1a002938:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00293c:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a00293e:	4a05      	ldr	r2, [pc, #20]	; (1a002954 <Chip_Clock_Enable+0x30>)
1a002940:	3020      	adds	r0, #32
1a002942:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002946:	f043 0301 	orr.w	r3, r3, #1
1a00294a:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00294e:	4770      	bx	lr
1a002950:	40052000 	.word	0x40052000
1a002954:	40051000 	.word	0x40051000

1a002958 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002958:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00295a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00295e:	d309      	bcc.n	1a002974 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002960:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a002964:	4a0d      	ldr	r2, [pc, #52]	; (1a00299c <Chip_Clock_GetRate+0x44>)
1a002966:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a00296a:	f014 0f01 	tst.w	r4, #1
1a00296e:	d107      	bne.n	1a002980 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a002970:	2000      	movs	r0, #0
	}

	return rate;
}
1a002972:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a002974:	f100 0320 	add.w	r3, r0, #32
1a002978:	4a09      	ldr	r2, [pc, #36]	; (1a0029a0 <Chip_Clock_GetRate+0x48>)
1a00297a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00297e:	e7f4      	b.n	1a00296a <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002980:	f7ff fe20 	bl	1a0025c4 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a002984:	f7ff ffa9 	bl	1a0028da <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a002988:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a00298c:	d103      	bne.n	1a002996 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a00298e:	2301      	movs	r3, #1
		rate = rate / div;
1a002990:	fbb0 f0f3 	udiv	r0, r0, r3
1a002994:	e7ed      	b.n	1a002972 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a002996:	2302      	movs	r3, #2
1a002998:	e7fa      	b.n	1a002990 <Chip_Clock_GetRate+0x38>
1a00299a:	bf00      	nop
1a00299c:	40052000 	.word	0x40052000
1a0029a0:	40051000 	.word	0x40051000

1a0029a4 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0029a4:	4770      	bx	lr
1a0029a6:	Address 0x000000001a0029a6 is out of bounds.


1a0029a8 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0029a8:	b570      	push	{r4, r5, r6, lr}
1a0029aa:	b08a      	sub	sp, #40	; 0x28
1a0029ac:	4605      	mov	r5, r0
1a0029ae:	460e      	mov	r6, r1
1a0029b0:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0029b2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0029b6:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0029b8:	2806      	cmp	r0, #6
1a0029ba:	d018      	beq.n	1a0029ee <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0029bc:	2300      	movs	r3, #0
1a0029be:	2201      	movs	r2, #1
1a0029c0:	4629      	mov	r1, r5
1a0029c2:	2004      	movs	r0, #4
1a0029c4:	f7ff ff4a 	bl	1a00285c <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0029c8:	4a4a      	ldr	r2, [pc, #296]	; (1a002af4 <Chip_SetupCoreClock+0x14c>)
1a0029ca:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0029cc:	f043 0301 	orr.w	r3, r3, #1
1a0029d0:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0029d2:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0029d6:	a901      	add	r1, sp, #4
1a0029d8:	4630      	mov	r0, r6
1a0029da:	f7ff feb7 	bl	1a00274c <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0029de:	4b46      	ldr	r3, [pc, #280]	; (1a002af8 <Chip_SetupCoreClock+0x150>)
1a0029e0:	429e      	cmp	r6, r3
1a0029e2:	d916      	bls.n	1a002a12 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0029e4:	9b01      	ldr	r3, [sp, #4]
1a0029e6:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0029ea:	d003      	beq.n	1a0029f4 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a0029ec:	e7fe      	b.n	1a0029ec <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0029ee:	f7ff fe0f 	bl	1a002610 <Chip_Clock_EnableCrystal>
1a0029f2:	e7e3      	b.n	1a0029bc <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a0029f4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0029f8:	d005      	beq.n	1a002a06 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0029fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0029fe:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a002a00:	2500      	movs	r5, #0
			direct = 1;
1a002a02:	2601      	movs	r6, #1
1a002a04:	e007      	b.n	1a002a16 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002a06:	9b04      	ldr	r3, [sp, #16]
1a002a08:	3301      	adds	r3, #1
1a002a0a:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a002a0c:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a002a0e:	2600      	movs	r6, #0
1a002a10:	e001      	b.n	1a002a16 <Chip_SetupCoreClock+0x6e>
1a002a12:	2500      	movs	r5, #0
1a002a14:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002a16:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002a1a:	9b01      	ldr	r3, [sp, #4]
1a002a1c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002a20:	9a05      	ldr	r2, [sp, #20]
1a002a22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002a26:	9a03      	ldr	r2, [sp, #12]
1a002a28:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002a2c:	9a04      	ldr	r2, [sp, #16]
1a002a2e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002a32:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002a36:	4a2f      	ldr	r2, [pc, #188]	; (1a002af4 <Chip_SetupCoreClock+0x14c>)
1a002a38:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a002a3a:	4b2e      	ldr	r3, [pc, #184]	; (1a002af4 <Chip_SetupCoreClock+0x14c>)
1a002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a002a3e:	f013 0f01 	tst.w	r3, #1
1a002a42:	d0fa      	beq.n	1a002a3a <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002a44:	2300      	movs	r3, #0
1a002a46:	2201      	movs	r2, #1
1a002a48:	2109      	movs	r1, #9
1a002a4a:	2004      	movs	r0, #4
1a002a4c:	f7ff ff06 	bl	1a00285c <Chip_Clock_SetBaseClock>

	if (direct) {
1a002a50:	b306      	cbz	r6, 1a002a94 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002a52:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002a56:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002a5a:	1e5a      	subs	r2, r3, #1
1a002a5c:	9209      	str	r2, [sp, #36]	; 0x24
1a002a5e:	2b00      	cmp	r3, #0
1a002a60:	d1fa      	bne.n	1a002a58 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002a62:	9b01      	ldr	r3, [sp, #4]
1a002a64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002a68:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002a6a:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002a6e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002a72:	9a05      	ldr	r2, [sp, #20]
1a002a74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002a78:	9a03      	ldr	r2, [sp, #12]
1a002a7a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002a7e:	9a04      	ldr	r2, [sp, #16]
1a002a80:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002a84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002a88:	4a1a      	ldr	r2, [pc, #104]	; (1a002af4 <Chip_SetupCoreClock+0x14c>)
1a002a8a:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a002a8c:	2c00      	cmp	r4, #0
1a002a8e:	d12e      	bne.n	1a002aee <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002a90:	b00a      	add	sp, #40	; 0x28
1a002a92:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a002a94:	2d00      	cmp	r5, #0
1a002a96:	d0f9      	beq.n	1a002a8c <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002a98:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002a9c:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a002a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002aa0:	1e5a      	subs	r2, r3, #1
1a002aa2:	9209      	str	r2, [sp, #36]	; 0x24
1a002aa4:	2b00      	cmp	r3, #0
1a002aa6:	d1fa      	bne.n	1a002a9e <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a002aa8:	9b04      	ldr	r3, [sp, #16]
1a002aaa:	1e5a      	subs	r2, r3, #1
1a002aac:	9204      	str	r2, [sp, #16]
1a002aae:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002ab2:	9b01      	ldr	r3, [sp, #4]
1a002ab4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002ab8:	9905      	ldr	r1, [sp, #20]
1a002aba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002abe:	9903      	ldr	r1, [sp, #12]
1a002ac0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002ac4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002ac8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002acc:	4a09      	ldr	r2, [pc, #36]	; (1a002af4 <Chip_SetupCoreClock+0x14c>)
1a002ace:	6453      	str	r3, [r2, #68]	; 0x44
1a002ad0:	e7dc      	b.n	1a002a8c <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002ad2:	480a      	ldr	r0, [pc, #40]	; (1a002afc <Chip_SetupCoreClock+0x154>)
1a002ad4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002ad8:	78cb      	ldrb	r3, [r1, #3]
1a002ada:	788a      	ldrb	r2, [r1, #2]
1a002adc:	7849      	ldrb	r1, [r1, #1]
1a002ade:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002ae2:	f7ff febb 	bl	1a00285c <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002ae6:	3401      	adds	r4, #1
1a002ae8:	2c11      	cmp	r4, #17
1a002aea:	d9f2      	bls.n	1a002ad2 <Chip_SetupCoreClock+0x12a>
1a002aec:	e7d0      	b.n	1a002a90 <Chip_SetupCoreClock+0xe8>
1a002aee:	2400      	movs	r4, #0
1a002af0:	e7fa      	b.n	1a002ae8 <Chip_SetupCoreClock+0x140>
1a002af2:	bf00      	nop
1a002af4:	40050000 	.word	0x40050000
1a002af8:	068e7780 	.word	0x068e7780
1a002afc:	1a00443c 	.word	0x1a00443c

1a002b00 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002b00:	4b03      	ldr	r3, [pc, #12]	; (1a002b10 <Chip_SSP_GetClockIndex+0x10>)
1a002b02:	4298      	cmp	r0, r3
1a002b04:	d001      	beq.n	1a002b0a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a002b06:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a002b08:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a002b0a:	20a5      	movs	r0, #165	; 0xa5
1a002b0c:	4770      	bx	lr
1a002b0e:	bf00      	nop
1a002b10:	400c5000 	.word	0x400c5000

1a002b14 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002b14:	4b04      	ldr	r3, [pc, #16]	; (1a002b28 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a002b16:	4298      	cmp	r0, r3
1a002b18:	d002      	beq.n	1a002b20 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a002b1a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002b1e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a002b20:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a002b24:	4770      	bx	lr
1a002b26:	bf00      	nop
1a002b28:	400c5000 	.word	0x400c5000

1a002b2c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a002b2c:	6803      	ldr	r3, [r0, #0]
1a002b2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002b32:	0209      	lsls	r1, r1, #8
1a002b34:	b289      	uxth	r1, r1
1a002b36:	4319      	orrs	r1, r3
1a002b38:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a002b3a:	6102      	str	r2, [r0, #16]
}
1a002b3c:	4770      	bx	lr

1a002b3e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a002b3e:	b570      	push	{r4, r5, r6, lr}
1a002b40:	4606      	mov	r6, r0
1a002b42:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002b44:	f7ff ffe6 	bl	1a002b14 <Chip_SSP_GetPeriphClockIndex>
1a002b48:	f7ff ff06 	bl	1a002958 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a002b4c:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a002b4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a002b52:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002b54:	e000      	b.n	1a002b58 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a002b56:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a002b58:	42ab      	cmp	r3, r5
1a002b5a:	d90b      	bls.n	1a002b74 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002b5c:	1c4c      	adds	r4, r1, #1
1a002b5e:	fb02 f304 	mul.w	r3, r2, r4
1a002b62:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a002b66:	429d      	cmp	r5, r3
1a002b68:	d2f6      	bcs.n	1a002b58 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a002b6a:	2cff      	cmp	r4, #255	; 0xff
1a002b6c:	d9f3      	bls.n	1a002b56 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002b6e:	3202      	adds	r2, #2
				cr0_div = 0;
1a002b70:	2100      	movs	r1, #0
1a002b72:	e7f1      	b.n	1a002b58 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002b74:	4630      	mov	r0, r6
1a002b76:	f7ff ffd9 	bl	1a002b2c <Chip_SSP_SetClockRate>
}
1a002b7a:	bd70      	pop	{r4, r5, r6, pc}

1a002b7c <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a002b7c:	b510      	push	{r4, lr}
1a002b7e:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a002b80:	f7ff ffbe 	bl	1a002b00 <Chip_SSP_GetClockIndex>
1a002b84:	f7ff fece 	bl	1a002924 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002b88:	4620      	mov	r0, r4
1a002b8a:	f7ff ffc3 	bl	1a002b14 <Chip_SSP_GetPeriphClockIndex>
1a002b8e:	f7ff fec9 	bl	1a002924 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002b92:	6863      	ldr	r3, [r4, #4]
1a002b94:	f023 0304 	bic.w	r3, r3, #4
1a002b98:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002b9a:	6823      	ldr	r3, [r4, #0]
1a002b9c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002ba0:	f043 0307 	orr.w	r3, r3, #7
1a002ba4:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a002ba6:	4902      	ldr	r1, [pc, #8]	; (1a002bb0 <Chip_SSP_Init+0x34>)
1a002ba8:	4620      	mov	r0, r4
1a002baa:	f7ff ffc8 	bl	1a002b3e <Chip_SSP_SetBitRate>
}
1a002bae:	bd10      	pop	{r4, pc}
1a002bb0:	000186a0 	.word	0x000186a0

1a002bb4 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a002bb4:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a002bb6:	4a0b      	ldr	r2, [pc, #44]	; (1a002be4 <SystemInit+0x30>)
1a002bb8:	4b0b      	ldr	r3, [pc, #44]	; (1a002be8 <SystemInit+0x34>)
1a002bba:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a002bbc:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a002bc0:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a002bc2:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a002bc6:	2b20      	cmp	r3, #32
1a002bc8:	d004      	beq.n	1a002bd4 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a002bca:	f7ff faa5 	bl	1a002118 <Board_SystemInit>
   Board_Init();
1a002bce:	f7ff fa2b 	bl	1a002028 <Board_Init>
}
1a002bd2:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a002bd4:	4a04      	ldr	r2, [pc, #16]	; (1a002be8 <SystemInit+0x34>)
1a002bd6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a002bda:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a002bde:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a002be2:	e7f2      	b.n	1a002bca <SystemInit+0x16>
1a002be4:	1a000000 	.word	0x1a000000
1a002be8:	e000ed00 	.word	0xe000ed00

1a002bec <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a002bec:	4b04      	ldr	r3, [pc, #16]	; (1a002c00 <cyclesCounterInit+0x14>)
1a002bee:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a002bf0:	4a04      	ldr	r2, [pc, #16]	; (1a002c04 <cyclesCounterInit+0x18>)
1a002bf2:	6813      	ldr	r3, [r2, #0]
1a002bf4:	f043 0301 	orr.w	r3, r3, #1
1a002bf8:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a002bfa:	2001      	movs	r0, #1
1a002bfc:	4770      	bx	lr
1a002bfe:	bf00      	nop
1a002c00:	1000003c 	.word	0x1000003c
1a002c04:	e0001000 	.word	0xe0001000

1a002c08 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a002c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a002c0c:	4680      	mov	r8, r0
1a002c0e:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a002c10:	4c19      	ldr	r4, [pc, #100]	; (1a002c78 <uartInit+0x70>)
1a002c12:	0045      	lsls	r5, r0, #1
1a002c14:	182a      	adds	r2, r5, r0
1a002c16:	0093      	lsls	r3, r2, #2
1a002c18:	18e6      	adds	r6, r4, r3
1a002c1a:	58e7      	ldr	r7, [r4, r3]
1a002c1c:	4638      	mov	r0, r7
1a002c1e:	f7ff fad5 	bl	1a0021cc <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a002c22:	4649      	mov	r1, r9
1a002c24:	4638      	mov	r0, r7
1a002c26:	f7ff fafb 	bl	1a002220 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a002c2a:	2307      	movs	r3, #7
1a002c2c:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002c2e:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a002c30:	2301      	movs	r3, #1
1a002c32:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a002c34:	7930      	ldrb	r0, [r6, #4]
1a002c36:	7973      	ldrb	r3, [r6, #5]
1a002c38:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002c3a:	f042 0218 	orr.w	r2, r2, #24
1a002c3e:	490f      	ldr	r1, [pc, #60]	; (1a002c7c <uartInit+0x74>)
1a002c40:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a002c44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a002c48:	79f0      	ldrb	r0, [r6, #7]
1a002c4a:	7a33      	ldrb	r3, [r6, #8]
1a002c4c:	7a72      	ldrb	r2, [r6, #9]
1a002c4e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002c52:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a002c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a002c5a:	f1b8 0f01 	cmp.w	r8, #1
1a002c5e:	d001      	beq.n	1a002c64 <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a002c60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a002c64:	4a06      	ldr	r2, [pc, #24]	; (1a002c80 <uartInit+0x78>)
1a002c66:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a002c68:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a002c6c:	64d3      	str	r3, [r2, #76]	; 0x4c
1a002c6e:	221a      	movs	r2, #26
1a002c70:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a002c74:	e7f4      	b.n	1a002c60 <uartInit+0x58>
1a002c76:	bf00      	nop
1a002c78:	1a004484 	.word	0x1a004484
1a002c7c:	40086000 	.word	0x40086000
1a002c80:	40081000 	.word	0x40081000

1a002c84 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a002c84:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a002c86:	4d0b      	ldr	r5, [pc, #44]	; (1a002cb4 <gpioObtainPinInit+0x30>)
1a002c88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a002c8c:	182c      	adds	r4, r5, r0
1a002c8e:	5628      	ldrsb	r0, [r5, r0]
1a002c90:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a002c92:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a002c96:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a002c98:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a002c9c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a002c9e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a002ca2:	9b02      	ldr	r3, [sp, #8]
1a002ca4:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a002ca6:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a002caa:	9b03      	ldr	r3, [sp, #12]
1a002cac:	701a      	strb	r2, [r3, #0]
}
1a002cae:	bc30      	pop	{r4, r5}
1a002cb0:	4770      	bx	lr
1a002cb2:	bf00      	nop
1a002cb4:	1a0044cc 	.word	0x1a0044cc

1a002cb8 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a002cb8:	f110 0f02 	cmn.w	r0, #2
1a002cbc:	f000 80c7 	beq.w	1a002e4e <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a002cc0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002cc4:	f000 80c5 	beq.w	1a002e52 <gpioInit+0x19a>
{
1a002cc8:	b570      	push	{r4, r5, r6, lr}
1a002cca:	b084      	sub	sp, #16
1a002ccc:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a002cce:	2300      	movs	r3, #0
1a002cd0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a002cd4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002cd8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002cdc:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002ce0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002ce4:	f10d 030b 	add.w	r3, sp, #11
1a002ce8:	9301      	str	r3, [sp, #4]
1a002cea:	ab03      	add	r3, sp, #12
1a002cec:	9300      	str	r3, [sp, #0]
1a002cee:	f10d 030d 	add.w	r3, sp, #13
1a002cf2:	f10d 020e 	add.w	r2, sp, #14
1a002cf6:	f10d 010f 	add.w	r1, sp, #15
1a002cfa:	f7ff ffc3 	bl	1a002c84 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a002cfe:	2c05      	cmp	r4, #5
1a002d00:	f200 80a9 	bhi.w	1a002e56 <gpioInit+0x19e>
1a002d04:	e8df f004 	tbb	[pc, r4]
1a002d08:	45278109 	.word	0x45278109
1a002d0c:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a002d0e:	4853      	ldr	r0, [pc, #332]	; (1a002e5c <gpioInit+0x1a4>)
1a002d10:	f7ff fe48 	bl	1a0029a4 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a002d14:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a002d16:	b004      	add	sp, #16
1a002d18:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a002d1a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002d1e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002d22:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002d26:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002d2a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002d2e:	494c      	ldr	r1, [pc, #304]	; (1a002e60 <gpioInit+0x1a8>)
1a002d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002d34:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002d38:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002d3c:	2001      	movs	r0, #1
1a002d3e:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a002d42:	4c46      	ldr	r4, [pc, #280]	; (1a002e5c <gpioInit+0x1a4>)
1a002d44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002d48:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002d4c:	ea22 0201 	bic.w	r2, r2, r1
1a002d50:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002d54:	e7df      	b.n	1a002d16 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002d56:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002d5a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002d5e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002d62:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a002d66:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002d6a:	493d      	ldr	r1, [pc, #244]	; (1a002e60 <gpioInit+0x1a8>)
1a002d6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002d70:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002d74:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002d78:	2001      	movs	r0, #1
1a002d7a:	fa00 f102 	lsl.w	r1, r0, r2
1a002d7e:	4c37      	ldr	r4, [pc, #220]	; (1a002e5c <gpioInit+0x1a4>)
1a002d80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002d84:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002d88:	ea22 0201 	bic.w	r2, r2, r1
1a002d8c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002d90:	e7c1      	b.n	1a002d16 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002d92:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002d96:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002d9a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002d9e:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a002da2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002da6:	492e      	ldr	r1, [pc, #184]	; (1a002e60 <gpioInit+0x1a8>)
1a002da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002dac:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002db0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002db4:	2001      	movs	r0, #1
1a002db6:	fa00 f102 	lsl.w	r1, r0, r2
1a002dba:	4c28      	ldr	r4, [pc, #160]	; (1a002e5c <gpioInit+0x1a4>)
1a002dbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002dc0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002dc4:	ea22 0201 	bic.w	r2, r2, r1
1a002dc8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002dcc:	e7a3      	b.n	1a002d16 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002dce:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002dd2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002dd6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002dda:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a002dde:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002de2:	491f      	ldr	r1, [pc, #124]	; (1a002e60 <gpioInit+0x1a8>)
1a002de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002de8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002dec:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002df0:	2001      	movs	r0, #1
1a002df2:	fa00 f102 	lsl.w	r1, r0, r2
1a002df6:	4c19      	ldr	r4, [pc, #100]	; (1a002e5c <gpioInit+0x1a4>)
1a002df8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002dfc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002e00:	ea22 0201 	bic.w	r2, r2, r1
1a002e04:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002e08:	e785      	b.n	1a002d16 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002e0a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002e0e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002e12:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002e16:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002e1a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002e1e:	4910      	ldr	r1, [pc, #64]	; (1a002e60 <gpioInit+0x1a8>)
1a002e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a002e24:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a002e28:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002e2c:	2001      	movs	r0, #1
1a002e2e:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a002e32:	4b0a      	ldr	r3, [pc, #40]	; (1a002e5c <gpioInit+0x1a4>)
1a002e34:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a002e38:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a002e3c:	4331      	orrs	r1, r6
1a002e3e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a002e42:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a002e44:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a002e48:	2100      	movs	r1, #0
1a002e4a:	5499      	strb	r1, [r3, r2]
1a002e4c:	e763      	b.n	1a002d16 <gpioInit+0x5e>
	  return FALSE;
1a002e4e:	2000      	movs	r0, #0
1a002e50:	4770      	bx	lr
	  return FALSE;
1a002e52:	2000      	movs	r0, #0
}
1a002e54:	4770      	bx	lr
      ret_val = 0;
1a002e56:	2000      	movs	r0, #0
1a002e58:	e75d      	b.n	1a002d16 <gpioInit+0x5e>
1a002e5a:	bf00      	nop
1a002e5c:	400f4000 	.word	0x400f4000
1a002e60:	40086000 	.word	0x40086000

1a002e64 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a002e64:	f110 0f02 	cmn.w	r0, #2
1a002e68:	d02d      	beq.n	1a002ec6 <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a002e6a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002e6e:	d02c      	beq.n	1a002eca <gpioWrite+0x66>
{
1a002e70:	b510      	push	{r4, lr}
1a002e72:	b084      	sub	sp, #16
1a002e74:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a002e76:	2300      	movs	r3, #0
1a002e78:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a002e7c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002e80:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002e84:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002e88:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a002e8c:	f10d 030b 	add.w	r3, sp, #11
1a002e90:	9301      	str	r3, [sp, #4]
1a002e92:	ab03      	add	r3, sp, #12
1a002e94:	9300      	str	r3, [sp, #0]
1a002e96:	f10d 030d 	add.w	r3, sp, #13
1a002e9a:	f10d 020e 	add.w	r2, sp, #14
1a002e9e:	f10d 010f 	add.w	r1, sp, #15
1a002ea2:	f7ff feef 	bl	1a002c84 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a002ea6:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002eaa:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a002eae:	1c21      	adds	r1, r4, #0
1a002eb0:	bf18      	it	ne
1a002eb2:	2101      	movne	r1, #1
1a002eb4:	015b      	lsls	r3, r3, #5
1a002eb6:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a002eba:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a002ebe:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a002ec0:	2001      	movs	r0, #1
}
1a002ec2:	b004      	add	sp, #16
1a002ec4:	bd10      	pop	{r4, pc}
	  return FALSE;
1a002ec6:	2000      	movs	r0, #0
1a002ec8:	4770      	bx	lr
	  return FALSE;
1a002eca:	2000      	movs	r0, #0
}
1a002ecc:	4770      	bx	lr
1a002ece:	Address 0x000000001a002ece is out of bounds.


1a002ed0 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a002ed0:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a002ed2:	4b04      	ldr	r3, [pc, #16]	; (1a002ee4 <USB0_IRQHandler+0x14>)
1a002ed4:	681b      	ldr	r3, [r3, #0]
1a002ed6:	681b      	ldr	r3, [r3, #0]
1a002ed8:	68db      	ldr	r3, [r3, #12]
1a002eda:	4a03      	ldr	r2, [pc, #12]	; (1a002ee8 <USB0_IRQHandler+0x18>)
1a002edc:	6810      	ldr	r0, [r2, #0]
1a002ede:	4798      	blx	r3
}
1a002ee0:	bd08      	pop	{r3, pc}
1a002ee2:	bf00      	nop
1a002ee4:	10002280 	.word	0x10002280
1a002ee8:	10002230 	.word	0x10002230

1a002eec <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a002eec:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a002eee:	f7ff fa89 	bl	1a002404 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a002ef2:	4b18      	ldr	r3, [pc, #96]	; (1a002f54 <boardInit+0x68>)
1a002ef4:	6818      	ldr	r0, [r3, #0]
1a002ef6:	f7ff fe79 	bl	1a002bec <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a002efa:	2105      	movs	r1, #5
1a002efc:	2000      	movs	r0, #0
1a002efe:	f7ff fedb 	bl	1a002cb8 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a002f02:	2100      	movs	r1, #0
1a002f04:	2024      	movs	r0, #36	; 0x24
1a002f06:	f7ff fed7 	bl	1a002cb8 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a002f0a:	2100      	movs	r1, #0
1a002f0c:	2025      	movs	r0, #37	; 0x25
1a002f0e:	f7ff fed3 	bl	1a002cb8 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a002f12:	2100      	movs	r1, #0
1a002f14:	2026      	movs	r0, #38	; 0x26
1a002f16:	f7ff fecf 	bl	1a002cb8 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a002f1a:	2100      	movs	r1, #0
1a002f1c:	2027      	movs	r0, #39	; 0x27
1a002f1e:	f7ff fecb 	bl	1a002cb8 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a002f22:	2101      	movs	r1, #1
1a002f24:	2028      	movs	r0, #40	; 0x28
1a002f26:	f7ff fec7 	bl	1a002cb8 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a002f2a:	2101      	movs	r1, #1
1a002f2c:	2029      	movs	r0, #41	; 0x29
1a002f2e:	f7ff fec3 	bl	1a002cb8 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a002f32:	2101      	movs	r1, #1
1a002f34:	202a      	movs	r0, #42	; 0x2a
1a002f36:	f7ff febf 	bl	1a002cb8 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a002f3a:	2101      	movs	r1, #1
1a002f3c:	202b      	movs	r0, #43	; 0x2b
1a002f3e:	f7ff febb 	bl	1a002cb8 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a002f42:	2101      	movs	r1, #1
1a002f44:	202c      	movs	r0, #44	; 0x2c
1a002f46:	f7ff feb7 	bl	1a002cb8 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a002f4a:	2101      	movs	r1, #1
1a002f4c:	202d      	movs	r0, #45	; 0x2d
1a002f4e:	f7ff feb3 	bl	1a002cb8 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a002f52:	bd08      	pop	{r3, pc}
1a002f54:	1000227c 	.word	0x1000227c

1a002f58 <printInitUart>:
{
   *printer = uart;
}

void printInitUart( print_t* printer, uartMap_t uart, uint32_t baudRate )
{
1a002f58:	b508      	push	{r3, lr}
1a002f5a:	460b      	mov	r3, r1
   *printer = uart;
1a002f5c:	7001      	strb	r1, [r0, #0]
   uartInit( uart, baudRate );
1a002f5e:	4611      	mov	r1, r2
1a002f60:	4618      	mov	r0, r3
1a002f62:	f7ff fe51 	bl	1a002c08 <uartInit>
}
1a002f66:	bd08      	pop	{r3, pc}

1a002f68 <__aeabi_uldivmod>:
1a002f68:	b953      	cbnz	r3, 1a002f80 <__aeabi_uldivmod+0x18>
1a002f6a:	b94a      	cbnz	r2, 1a002f80 <__aeabi_uldivmod+0x18>
1a002f6c:	2900      	cmp	r1, #0
1a002f6e:	bf08      	it	eq
1a002f70:	2800      	cmpeq	r0, #0
1a002f72:	bf1c      	itt	ne
1a002f74:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a002f78:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a002f7c:	f000 b974 	b.w	1a003268 <__aeabi_idiv0>
1a002f80:	f1ad 0c08 	sub.w	ip, sp, #8
1a002f84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a002f88:	f000 f806 	bl	1a002f98 <__udivmoddi4>
1a002f8c:	f8dd e004 	ldr.w	lr, [sp, #4]
1a002f90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002f94:	b004      	add	sp, #16
1a002f96:	4770      	bx	lr

1a002f98 <__udivmoddi4>:
1a002f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002f9c:	9e08      	ldr	r6, [sp, #32]
1a002f9e:	4604      	mov	r4, r0
1a002fa0:	4688      	mov	r8, r1
1a002fa2:	2b00      	cmp	r3, #0
1a002fa4:	f040 8085 	bne.w	1a0030b2 <__udivmoddi4+0x11a>
1a002fa8:	428a      	cmp	r2, r1
1a002faa:	4615      	mov	r5, r2
1a002fac:	d948      	bls.n	1a003040 <__udivmoddi4+0xa8>
1a002fae:	fab2 f282 	clz	r2, r2
1a002fb2:	b14a      	cbz	r2, 1a002fc8 <__udivmoddi4+0x30>
1a002fb4:	f1c2 0720 	rsb	r7, r2, #32
1a002fb8:	fa01 f302 	lsl.w	r3, r1, r2
1a002fbc:	fa20 f707 	lsr.w	r7, r0, r7
1a002fc0:	4095      	lsls	r5, r2
1a002fc2:	ea47 0803 	orr.w	r8, r7, r3
1a002fc6:	4094      	lsls	r4, r2
1a002fc8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002fcc:	0c23      	lsrs	r3, r4, #16
1a002fce:	fbb8 f7fe 	udiv	r7, r8, lr
1a002fd2:	fa1f fc85 	uxth.w	ip, r5
1a002fd6:	fb0e 8817 	mls	r8, lr, r7, r8
1a002fda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a002fde:	fb07 f10c 	mul.w	r1, r7, ip
1a002fe2:	4299      	cmp	r1, r3
1a002fe4:	d909      	bls.n	1a002ffa <__udivmoddi4+0x62>
1a002fe6:	18eb      	adds	r3, r5, r3
1a002fe8:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a002fec:	f080 80e3 	bcs.w	1a0031b6 <__udivmoddi4+0x21e>
1a002ff0:	4299      	cmp	r1, r3
1a002ff2:	f240 80e0 	bls.w	1a0031b6 <__udivmoddi4+0x21e>
1a002ff6:	3f02      	subs	r7, #2
1a002ff8:	442b      	add	r3, r5
1a002ffa:	1a5b      	subs	r3, r3, r1
1a002ffc:	b2a4      	uxth	r4, r4
1a002ffe:	fbb3 f0fe 	udiv	r0, r3, lr
1a003002:	fb0e 3310 	mls	r3, lr, r0, r3
1a003006:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a00300a:	fb00 fc0c 	mul.w	ip, r0, ip
1a00300e:	45a4      	cmp	ip, r4
1a003010:	d909      	bls.n	1a003026 <__udivmoddi4+0x8e>
1a003012:	192c      	adds	r4, r5, r4
1a003014:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003018:	f080 80cb 	bcs.w	1a0031b2 <__udivmoddi4+0x21a>
1a00301c:	45a4      	cmp	ip, r4
1a00301e:	f240 80c8 	bls.w	1a0031b2 <__udivmoddi4+0x21a>
1a003022:	3802      	subs	r0, #2
1a003024:	442c      	add	r4, r5
1a003026:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a00302a:	eba4 040c 	sub.w	r4, r4, ip
1a00302e:	2700      	movs	r7, #0
1a003030:	b11e      	cbz	r6, 1a00303a <__udivmoddi4+0xa2>
1a003032:	40d4      	lsrs	r4, r2
1a003034:	2300      	movs	r3, #0
1a003036:	e9c6 4300 	strd	r4, r3, [r6]
1a00303a:	4639      	mov	r1, r7
1a00303c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003040:	2a00      	cmp	r2, #0
1a003042:	d053      	beq.n	1a0030ec <__udivmoddi4+0x154>
1a003044:	fab2 f282 	clz	r2, r2
1a003048:	2a00      	cmp	r2, #0
1a00304a:	f040 80b6 	bne.w	1a0031ba <__udivmoddi4+0x222>
1a00304e:	1b49      	subs	r1, r1, r5
1a003050:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003054:	fa1f f885 	uxth.w	r8, r5
1a003058:	2701      	movs	r7, #1
1a00305a:	fbb1 fcfe 	udiv	ip, r1, lr
1a00305e:	0c23      	lsrs	r3, r4, #16
1a003060:	fb0e 111c 	mls	r1, lr, ip, r1
1a003064:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a003068:	fb08 f10c 	mul.w	r1, r8, ip
1a00306c:	4299      	cmp	r1, r3
1a00306e:	d907      	bls.n	1a003080 <__udivmoddi4+0xe8>
1a003070:	18eb      	adds	r3, r5, r3
1a003072:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a003076:	d202      	bcs.n	1a00307e <__udivmoddi4+0xe6>
1a003078:	4299      	cmp	r1, r3
1a00307a:	f200 80ec 	bhi.w	1a003256 <__udivmoddi4+0x2be>
1a00307e:	4684      	mov	ip, r0
1a003080:	1a59      	subs	r1, r3, r1
1a003082:	b2a3      	uxth	r3, r4
1a003084:	fbb1 f0fe 	udiv	r0, r1, lr
1a003088:	fb0e 1410 	mls	r4, lr, r0, r1
1a00308c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a003090:	fb08 f800 	mul.w	r8, r8, r0
1a003094:	45a0      	cmp	r8, r4
1a003096:	d907      	bls.n	1a0030a8 <__udivmoddi4+0x110>
1a003098:	192c      	adds	r4, r5, r4
1a00309a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00309e:	d202      	bcs.n	1a0030a6 <__udivmoddi4+0x10e>
1a0030a0:	45a0      	cmp	r8, r4
1a0030a2:	f200 80dc 	bhi.w	1a00325e <__udivmoddi4+0x2c6>
1a0030a6:	4618      	mov	r0, r3
1a0030a8:	eba4 0408 	sub.w	r4, r4, r8
1a0030ac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0030b0:	e7be      	b.n	1a003030 <__udivmoddi4+0x98>
1a0030b2:	428b      	cmp	r3, r1
1a0030b4:	d908      	bls.n	1a0030c8 <__udivmoddi4+0x130>
1a0030b6:	2e00      	cmp	r6, #0
1a0030b8:	d078      	beq.n	1a0031ac <__udivmoddi4+0x214>
1a0030ba:	2700      	movs	r7, #0
1a0030bc:	e9c6 0100 	strd	r0, r1, [r6]
1a0030c0:	4638      	mov	r0, r7
1a0030c2:	4639      	mov	r1, r7
1a0030c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0030c8:	fab3 f783 	clz	r7, r3
1a0030cc:	b97f      	cbnz	r7, 1a0030ee <__udivmoddi4+0x156>
1a0030ce:	428b      	cmp	r3, r1
1a0030d0:	d302      	bcc.n	1a0030d8 <__udivmoddi4+0x140>
1a0030d2:	4282      	cmp	r2, r0
1a0030d4:	f200 80bd 	bhi.w	1a003252 <__udivmoddi4+0x2ba>
1a0030d8:	1a84      	subs	r4, r0, r2
1a0030da:	eb61 0303 	sbc.w	r3, r1, r3
1a0030de:	2001      	movs	r0, #1
1a0030e0:	4698      	mov	r8, r3
1a0030e2:	2e00      	cmp	r6, #0
1a0030e4:	d0a9      	beq.n	1a00303a <__udivmoddi4+0xa2>
1a0030e6:	e9c6 4800 	strd	r4, r8, [r6]
1a0030ea:	e7a6      	b.n	1a00303a <__udivmoddi4+0xa2>
1a0030ec:	deff      	udf	#255	; 0xff
1a0030ee:	f1c7 0520 	rsb	r5, r7, #32
1a0030f2:	40bb      	lsls	r3, r7
1a0030f4:	fa22 fc05 	lsr.w	ip, r2, r5
1a0030f8:	ea4c 0c03 	orr.w	ip, ip, r3
1a0030fc:	fa01 f407 	lsl.w	r4, r1, r7
1a003100:	fa20 f805 	lsr.w	r8, r0, r5
1a003104:	fa21 f305 	lsr.w	r3, r1, r5
1a003108:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a00310c:	ea48 0404 	orr.w	r4, r8, r4
1a003110:	fbb3 f9fe 	udiv	r9, r3, lr
1a003114:	0c21      	lsrs	r1, r4, #16
1a003116:	fb0e 3319 	mls	r3, lr, r9, r3
1a00311a:	fa1f f88c 	uxth.w	r8, ip
1a00311e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a003122:	fb09 fa08 	mul.w	sl, r9, r8
1a003126:	459a      	cmp	sl, r3
1a003128:	fa02 f207 	lsl.w	r2, r2, r7
1a00312c:	fa00 f107 	lsl.w	r1, r0, r7
1a003130:	d90b      	bls.n	1a00314a <__udivmoddi4+0x1b2>
1a003132:	eb1c 0303 	adds.w	r3, ip, r3
1a003136:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a00313a:	f080 8088 	bcs.w	1a00324e <__udivmoddi4+0x2b6>
1a00313e:	459a      	cmp	sl, r3
1a003140:	f240 8085 	bls.w	1a00324e <__udivmoddi4+0x2b6>
1a003144:	f1a9 0902 	sub.w	r9, r9, #2
1a003148:	4463      	add	r3, ip
1a00314a:	eba3 030a 	sub.w	r3, r3, sl
1a00314e:	b2a4      	uxth	r4, r4
1a003150:	fbb3 f0fe 	udiv	r0, r3, lr
1a003154:	fb0e 3310 	mls	r3, lr, r0, r3
1a003158:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a00315c:	fb00 f808 	mul.w	r8, r0, r8
1a003160:	45a0      	cmp	r8, r4
1a003162:	d908      	bls.n	1a003176 <__udivmoddi4+0x1de>
1a003164:	eb1c 0404 	adds.w	r4, ip, r4
1a003168:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00316c:	d26b      	bcs.n	1a003246 <__udivmoddi4+0x2ae>
1a00316e:	45a0      	cmp	r8, r4
1a003170:	d969      	bls.n	1a003246 <__udivmoddi4+0x2ae>
1a003172:	3802      	subs	r0, #2
1a003174:	4464      	add	r4, ip
1a003176:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00317a:	eba4 0408 	sub.w	r4, r4, r8
1a00317e:	fba0 8902 	umull	r8, r9, r0, r2
1a003182:	454c      	cmp	r4, r9
1a003184:	46c6      	mov	lr, r8
1a003186:	464b      	mov	r3, r9
1a003188:	d354      	bcc.n	1a003234 <__udivmoddi4+0x29c>
1a00318a:	d051      	beq.n	1a003230 <__udivmoddi4+0x298>
1a00318c:	2e00      	cmp	r6, #0
1a00318e:	d069      	beq.n	1a003264 <__udivmoddi4+0x2cc>
1a003190:	ebb1 020e 	subs.w	r2, r1, lr
1a003194:	eb64 0403 	sbc.w	r4, r4, r3
1a003198:	fa04 f505 	lsl.w	r5, r4, r5
1a00319c:	fa22 f307 	lsr.w	r3, r2, r7
1a0031a0:	40fc      	lsrs	r4, r7
1a0031a2:	431d      	orrs	r5, r3
1a0031a4:	e9c6 5400 	strd	r5, r4, [r6]
1a0031a8:	2700      	movs	r7, #0
1a0031aa:	e746      	b.n	1a00303a <__udivmoddi4+0xa2>
1a0031ac:	4637      	mov	r7, r6
1a0031ae:	4630      	mov	r0, r6
1a0031b0:	e743      	b.n	1a00303a <__udivmoddi4+0xa2>
1a0031b2:	4618      	mov	r0, r3
1a0031b4:	e737      	b.n	1a003026 <__udivmoddi4+0x8e>
1a0031b6:	4607      	mov	r7, r0
1a0031b8:	e71f      	b.n	1a002ffa <__udivmoddi4+0x62>
1a0031ba:	f1c2 0320 	rsb	r3, r2, #32
1a0031be:	fa20 f703 	lsr.w	r7, r0, r3
1a0031c2:	4095      	lsls	r5, r2
1a0031c4:	fa01 f002 	lsl.w	r0, r1, r2
1a0031c8:	fa21 f303 	lsr.w	r3, r1, r3
1a0031cc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0031d0:	4338      	orrs	r0, r7
1a0031d2:	0c01      	lsrs	r1, r0, #16
1a0031d4:	fbb3 f7fe 	udiv	r7, r3, lr
1a0031d8:	fa1f f885 	uxth.w	r8, r5
1a0031dc:	fb0e 3317 	mls	r3, lr, r7, r3
1a0031e0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0031e4:	fb07 f308 	mul.w	r3, r7, r8
1a0031e8:	428b      	cmp	r3, r1
1a0031ea:	fa04 f402 	lsl.w	r4, r4, r2
1a0031ee:	d907      	bls.n	1a003200 <__udivmoddi4+0x268>
1a0031f0:	1869      	adds	r1, r5, r1
1a0031f2:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a0031f6:	d228      	bcs.n	1a00324a <__udivmoddi4+0x2b2>
1a0031f8:	428b      	cmp	r3, r1
1a0031fa:	d926      	bls.n	1a00324a <__udivmoddi4+0x2b2>
1a0031fc:	3f02      	subs	r7, #2
1a0031fe:	4429      	add	r1, r5
1a003200:	1acb      	subs	r3, r1, r3
1a003202:	b281      	uxth	r1, r0
1a003204:	fbb3 f0fe 	udiv	r0, r3, lr
1a003208:	fb0e 3310 	mls	r3, lr, r0, r3
1a00320c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a003210:	fb00 f308 	mul.w	r3, r0, r8
1a003214:	428b      	cmp	r3, r1
1a003216:	d907      	bls.n	1a003228 <__udivmoddi4+0x290>
1a003218:	1869      	adds	r1, r5, r1
1a00321a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a00321e:	d210      	bcs.n	1a003242 <__udivmoddi4+0x2aa>
1a003220:	428b      	cmp	r3, r1
1a003222:	d90e      	bls.n	1a003242 <__udivmoddi4+0x2aa>
1a003224:	3802      	subs	r0, #2
1a003226:	4429      	add	r1, r5
1a003228:	1ac9      	subs	r1, r1, r3
1a00322a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a00322e:	e714      	b.n	1a00305a <__udivmoddi4+0xc2>
1a003230:	4541      	cmp	r1, r8
1a003232:	d2ab      	bcs.n	1a00318c <__udivmoddi4+0x1f4>
1a003234:	ebb8 0e02 	subs.w	lr, r8, r2
1a003238:	eb69 020c 	sbc.w	r2, r9, ip
1a00323c:	3801      	subs	r0, #1
1a00323e:	4613      	mov	r3, r2
1a003240:	e7a4      	b.n	1a00318c <__udivmoddi4+0x1f4>
1a003242:	4660      	mov	r0, ip
1a003244:	e7f0      	b.n	1a003228 <__udivmoddi4+0x290>
1a003246:	4618      	mov	r0, r3
1a003248:	e795      	b.n	1a003176 <__udivmoddi4+0x1de>
1a00324a:	4667      	mov	r7, ip
1a00324c:	e7d8      	b.n	1a003200 <__udivmoddi4+0x268>
1a00324e:	4681      	mov	r9, r0
1a003250:	e77b      	b.n	1a00314a <__udivmoddi4+0x1b2>
1a003252:	4638      	mov	r0, r7
1a003254:	e745      	b.n	1a0030e2 <__udivmoddi4+0x14a>
1a003256:	f1ac 0c02 	sub.w	ip, ip, #2
1a00325a:	442b      	add	r3, r5
1a00325c:	e710      	b.n	1a003080 <__udivmoddi4+0xe8>
1a00325e:	3802      	subs	r0, #2
1a003260:	442c      	add	r4, r5
1a003262:	e721      	b.n	1a0030a8 <__udivmoddi4+0x110>
1a003264:	4637      	mov	r7, r6
1a003266:	e6e8      	b.n	1a00303a <__udivmoddi4+0xa2>

1a003268 <__aeabi_idiv0>:
1a003268:	4770      	bx	lr
1a00326a:	bf00      	nop

1a00326c <__sflush_r>:
1a00326c:	898a      	ldrh	r2, [r1, #12]
1a00326e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003272:	4605      	mov	r5, r0
1a003274:	0710      	lsls	r0, r2, #28
1a003276:	460c      	mov	r4, r1
1a003278:	d458      	bmi.n	1a00332c <__sflush_r+0xc0>
1a00327a:	684b      	ldr	r3, [r1, #4]
1a00327c:	2b00      	cmp	r3, #0
1a00327e:	dc05      	bgt.n	1a00328c <__sflush_r+0x20>
1a003280:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a003282:	2b00      	cmp	r3, #0
1a003284:	dc02      	bgt.n	1a00328c <__sflush_r+0x20>
1a003286:	2000      	movs	r0, #0
1a003288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00328c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00328e:	2e00      	cmp	r6, #0
1a003290:	d0f9      	beq.n	1a003286 <__sflush_r+0x1a>
1a003292:	2300      	movs	r3, #0
1a003294:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a003298:	682f      	ldr	r7, [r5, #0]
1a00329a:	602b      	str	r3, [r5, #0]
1a00329c:	d032      	beq.n	1a003304 <__sflush_r+0x98>
1a00329e:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a0032a0:	89a3      	ldrh	r3, [r4, #12]
1a0032a2:	075a      	lsls	r2, r3, #29
1a0032a4:	d505      	bpl.n	1a0032b2 <__sflush_r+0x46>
1a0032a6:	6863      	ldr	r3, [r4, #4]
1a0032a8:	1ac0      	subs	r0, r0, r3
1a0032aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a0032ac:	b10b      	cbz	r3, 1a0032b2 <__sflush_r+0x46>
1a0032ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0032b0:	1ac0      	subs	r0, r0, r3
1a0032b2:	2300      	movs	r3, #0
1a0032b4:	4602      	mov	r2, r0
1a0032b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0032b8:	6a21      	ldr	r1, [r4, #32]
1a0032ba:	4628      	mov	r0, r5
1a0032bc:	47b0      	blx	r6
1a0032be:	1c43      	adds	r3, r0, #1
1a0032c0:	89a3      	ldrh	r3, [r4, #12]
1a0032c2:	d106      	bne.n	1a0032d2 <__sflush_r+0x66>
1a0032c4:	6829      	ldr	r1, [r5, #0]
1a0032c6:	291d      	cmp	r1, #29
1a0032c8:	d849      	bhi.n	1a00335e <__sflush_r+0xf2>
1a0032ca:	4a2a      	ldr	r2, [pc, #168]	; (1a003374 <__sflush_r+0x108>)
1a0032cc:	40ca      	lsrs	r2, r1
1a0032ce:	07d6      	lsls	r6, r2, #31
1a0032d0:	d545      	bpl.n	1a00335e <__sflush_r+0xf2>
1a0032d2:	2200      	movs	r2, #0
1a0032d4:	6062      	str	r2, [r4, #4]
1a0032d6:	04d9      	lsls	r1, r3, #19
1a0032d8:	6922      	ldr	r2, [r4, #16]
1a0032da:	6022      	str	r2, [r4, #0]
1a0032dc:	d504      	bpl.n	1a0032e8 <__sflush_r+0x7c>
1a0032de:	1c42      	adds	r2, r0, #1
1a0032e0:	d101      	bne.n	1a0032e6 <__sflush_r+0x7a>
1a0032e2:	682b      	ldr	r3, [r5, #0]
1a0032e4:	b903      	cbnz	r3, 1a0032e8 <__sflush_r+0x7c>
1a0032e6:	6560      	str	r0, [r4, #84]	; 0x54
1a0032e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0032ea:	602f      	str	r7, [r5, #0]
1a0032ec:	2900      	cmp	r1, #0
1a0032ee:	d0ca      	beq.n	1a003286 <__sflush_r+0x1a>
1a0032f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0032f4:	4299      	cmp	r1, r3
1a0032f6:	d002      	beq.n	1a0032fe <__sflush_r+0x92>
1a0032f8:	4628      	mov	r0, r5
1a0032fa:	f000 f9ab 	bl	1a003654 <_free_r>
1a0032fe:	2000      	movs	r0, #0
1a003300:	6360      	str	r0, [r4, #52]	; 0x34
1a003302:	e7c1      	b.n	1a003288 <__sflush_r+0x1c>
1a003304:	6a21      	ldr	r1, [r4, #32]
1a003306:	2301      	movs	r3, #1
1a003308:	4628      	mov	r0, r5
1a00330a:	47b0      	blx	r6
1a00330c:	1c41      	adds	r1, r0, #1
1a00330e:	d1c7      	bne.n	1a0032a0 <__sflush_r+0x34>
1a003310:	682b      	ldr	r3, [r5, #0]
1a003312:	2b00      	cmp	r3, #0
1a003314:	d0c4      	beq.n	1a0032a0 <__sflush_r+0x34>
1a003316:	2b1d      	cmp	r3, #29
1a003318:	d001      	beq.n	1a00331e <__sflush_r+0xb2>
1a00331a:	2b16      	cmp	r3, #22
1a00331c:	d101      	bne.n	1a003322 <__sflush_r+0xb6>
1a00331e:	602f      	str	r7, [r5, #0]
1a003320:	e7b1      	b.n	1a003286 <__sflush_r+0x1a>
1a003322:	89a3      	ldrh	r3, [r4, #12]
1a003324:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003328:	81a3      	strh	r3, [r4, #12]
1a00332a:	e7ad      	b.n	1a003288 <__sflush_r+0x1c>
1a00332c:	690f      	ldr	r7, [r1, #16]
1a00332e:	2f00      	cmp	r7, #0
1a003330:	d0a9      	beq.n	1a003286 <__sflush_r+0x1a>
1a003332:	0793      	lsls	r3, r2, #30
1a003334:	680e      	ldr	r6, [r1, #0]
1a003336:	bf08      	it	eq
1a003338:	694b      	ldreq	r3, [r1, #20]
1a00333a:	600f      	str	r7, [r1, #0]
1a00333c:	bf18      	it	ne
1a00333e:	2300      	movne	r3, #0
1a003340:	eba6 0807 	sub.w	r8, r6, r7
1a003344:	608b      	str	r3, [r1, #8]
1a003346:	f1b8 0f00 	cmp.w	r8, #0
1a00334a:	dd9c      	ble.n	1a003286 <__sflush_r+0x1a>
1a00334c:	4643      	mov	r3, r8
1a00334e:	463a      	mov	r2, r7
1a003350:	6a21      	ldr	r1, [r4, #32]
1a003352:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a003354:	4628      	mov	r0, r5
1a003356:	47b0      	blx	r6
1a003358:	2800      	cmp	r0, #0
1a00335a:	dc06      	bgt.n	1a00336a <__sflush_r+0xfe>
1a00335c:	89a3      	ldrh	r3, [r4, #12]
1a00335e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003362:	81a3      	strh	r3, [r4, #12]
1a003364:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003368:	e78e      	b.n	1a003288 <__sflush_r+0x1c>
1a00336a:	4407      	add	r7, r0
1a00336c:	eba8 0800 	sub.w	r8, r8, r0
1a003370:	e7e9      	b.n	1a003346 <__sflush_r+0xda>
1a003372:	bf00      	nop
1a003374:	20400001 	.word	0x20400001

1a003378 <_fflush_r>:
1a003378:	b538      	push	{r3, r4, r5, lr}
1a00337a:	690b      	ldr	r3, [r1, #16]
1a00337c:	4605      	mov	r5, r0
1a00337e:	460c      	mov	r4, r1
1a003380:	b913      	cbnz	r3, 1a003388 <_fflush_r+0x10>
1a003382:	2500      	movs	r5, #0
1a003384:	4628      	mov	r0, r5
1a003386:	bd38      	pop	{r3, r4, r5, pc}
1a003388:	b118      	cbz	r0, 1a003392 <_fflush_r+0x1a>
1a00338a:	6983      	ldr	r3, [r0, #24]
1a00338c:	b90b      	cbnz	r3, 1a003392 <_fflush_r+0x1a>
1a00338e:	f000 f887 	bl	1a0034a0 <__sinit>
1a003392:	4b14      	ldr	r3, [pc, #80]	; (1a0033e4 <_fflush_r+0x6c>)
1a003394:	429c      	cmp	r4, r3
1a003396:	d11b      	bne.n	1a0033d0 <_fflush_r+0x58>
1a003398:	686c      	ldr	r4, [r5, #4]
1a00339a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00339e:	2b00      	cmp	r3, #0
1a0033a0:	d0ef      	beq.n	1a003382 <_fflush_r+0xa>
1a0033a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a0033a4:	07d0      	lsls	r0, r2, #31
1a0033a6:	d404      	bmi.n	1a0033b2 <_fflush_r+0x3a>
1a0033a8:	0599      	lsls	r1, r3, #22
1a0033aa:	d402      	bmi.n	1a0033b2 <_fflush_r+0x3a>
1a0033ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0033ae:	f000 f938 	bl	1a003622 <__retarget_lock_acquire_recursive>
1a0033b2:	4628      	mov	r0, r5
1a0033b4:	4621      	mov	r1, r4
1a0033b6:	f7ff ff59 	bl	1a00326c <__sflush_r>
1a0033ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a0033bc:	07da      	lsls	r2, r3, #31
1a0033be:	4605      	mov	r5, r0
1a0033c0:	d4e0      	bmi.n	1a003384 <_fflush_r+0xc>
1a0033c2:	89a3      	ldrh	r3, [r4, #12]
1a0033c4:	059b      	lsls	r3, r3, #22
1a0033c6:	d4dd      	bmi.n	1a003384 <_fflush_r+0xc>
1a0033c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0033ca:	f000 f92b 	bl	1a003624 <__retarget_lock_release_recursive>
1a0033ce:	e7d9      	b.n	1a003384 <_fflush_r+0xc>
1a0033d0:	4b05      	ldr	r3, [pc, #20]	; (1a0033e8 <_fflush_r+0x70>)
1a0033d2:	429c      	cmp	r4, r3
1a0033d4:	d101      	bne.n	1a0033da <_fflush_r+0x62>
1a0033d6:	68ac      	ldr	r4, [r5, #8]
1a0033d8:	e7df      	b.n	1a00339a <_fflush_r+0x22>
1a0033da:	4b04      	ldr	r3, [pc, #16]	; (1a0033ec <_fflush_r+0x74>)
1a0033dc:	429c      	cmp	r4, r3
1a0033de:	bf08      	it	eq
1a0033e0:	68ec      	ldreq	r4, [r5, #12]
1a0033e2:	e7da      	b.n	1a00339a <_fflush_r+0x22>
1a0033e4:	1a0045d4 	.word	0x1a0045d4
1a0033e8:	1a0045f4 	.word	0x1a0045f4
1a0033ec:	1a0045b4 	.word	0x1a0045b4

1a0033f0 <std>:
1a0033f0:	2300      	movs	r3, #0
1a0033f2:	b510      	push	{r4, lr}
1a0033f4:	4604      	mov	r4, r0
1a0033f6:	e9c0 3300 	strd	r3, r3, [r0]
1a0033fa:	6083      	str	r3, [r0, #8]
1a0033fc:	8181      	strh	r1, [r0, #12]
1a0033fe:	6643      	str	r3, [r0, #100]	; 0x64
1a003400:	81c2      	strh	r2, [r0, #14]
1a003402:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a003406:	6183      	str	r3, [r0, #24]
1a003408:	4619      	mov	r1, r3
1a00340a:	2208      	movs	r2, #8
1a00340c:	305c      	adds	r0, #92	; 0x5c
1a00340e:	f000 f918 	bl	1a003642 <memset>
1a003412:	4b05      	ldr	r3, [pc, #20]	; (1a003428 <std+0x38>)
1a003414:	6263      	str	r3, [r4, #36]	; 0x24
1a003416:	4b05      	ldr	r3, [pc, #20]	; (1a00342c <std+0x3c>)
1a003418:	62a3      	str	r3, [r4, #40]	; 0x28
1a00341a:	4b05      	ldr	r3, [pc, #20]	; (1a003430 <std+0x40>)
1a00341c:	62e3      	str	r3, [r4, #44]	; 0x2c
1a00341e:	4b05      	ldr	r3, [pc, #20]	; (1a003434 <std+0x44>)
1a003420:	6224      	str	r4, [r4, #32]
1a003422:	6323      	str	r3, [r4, #48]	; 0x30
1a003424:	bd10      	pop	{r4, pc}
1a003426:	bf00      	nop
1a003428:	1a003e79 	.word	0x1a003e79
1a00342c:	1a003e9b 	.word	0x1a003e9b
1a003430:	1a003ed3 	.word	0x1a003ed3
1a003434:	1a003ef7 	.word	0x1a003ef7

1a003438 <_cleanup_r>:
1a003438:	4901      	ldr	r1, [pc, #4]	; (1a003440 <_cleanup_r+0x8>)
1a00343a:	f000 b8af 	b.w	1a00359c <_fwalk_reent>
1a00343e:	bf00      	nop
1a003440:	1a003379 	.word	0x1a003379

1a003444 <__sfmoreglue>:
1a003444:	b570      	push	{r4, r5, r6, lr}
1a003446:	1e4a      	subs	r2, r1, #1
1a003448:	2568      	movs	r5, #104	; 0x68
1a00344a:	4355      	muls	r5, r2
1a00344c:	460e      	mov	r6, r1
1a00344e:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a003452:	f000 f94d 	bl	1a0036f0 <_malloc_r>
1a003456:	4604      	mov	r4, r0
1a003458:	b140      	cbz	r0, 1a00346c <__sfmoreglue+0x28>
1a00345a:	2100      	movs	r1, #0
1a00345c:	e9c0 1600 	strd	r1, r6, [r0]
1a003460:	300c      	adds	r0, #12
1a003462:	60a0      	str	r0, [r4, #8]
1a003464:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a003468:	f000 f8eb 	bl	1a003642 <memset>
1a00346c:	4620      	mov	r0, r4
1a00346e:	bd70      	pop	{r4, r5, r6, pc}

1a003470 <__sfp_lock_acquire>:
1a003470:	4801      	ldr	r0, [pc, #4]	; (1a003478 <__sfp_lock_acquire+0x8>)
1a003472:	f000 b8d6 	b.w	1a003622 <__retarget_lock_acquire_recursive>
1a003476:	bf00      	nop
1a003478:	1000228c 	.word	0x1000228c

1a00347c <__sfp_lock_release>:
1a00347c:	4801      	ldr	r0, [pc, #4]	; (1a003484 <__sfp_lock_release+0x8>)
1a00347e:	f000 b8d1 	b.w	1a003624 <__retarget_lock_release_recursive>
1a003482:	bf00      	nop
1a003484:	1000228c 	.word	0x1000228c

1a003488 <__sinit_lock_acquire>:
1a003488:	4801      	ldr	r0, [pc, #4]	; (1a003490 <__sinit_lock_acquire+0x8>)
1a00348a:	f000 b8ca 	b.w	1a003622 <__retarget_lock_acquire_recursive>
1a00348e:	bf00      	nop
1a003490:	10002287 	.word	0x10002287

1a003494 <__sinit_lock_release>:
1a003494:	4801      	ldr	r0, [pc, #4]	; (1a00349c <__sinit_lock_release+0x8>)
1a003496:	f000 b8c5 	b.w	1a003624 <__retarget_lock_release_recursive>
1a00349a:	bf00      	nop
1a00349c:	10002287 	.word	0x10002287

1a0034a0 <__sinit>:
1a0034a0:	b510      	push	{r4, lr}
1a0034a2:	4604      	mov	r4, r0
1a0034a4:	f7ff fff0 	bl	1a003488 <__sinit_lock_acquire>
1a0034a8:	69a3      	ldr	r3, [r4, #24]
1a0034aa:	b11b      	cbz	r3, 1a0034b4 <__sinit+0x14>
1a0034ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0034b0:	f7ff bff0 	b.w	1a003494 <__sinit_lock_release>
1a0034b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a0034b8:	6523      	str	r3, [r4, #80]	; 0x50
1a0034ba:	4b13      	ldr	r3, [pc, #76]	; (1a003508 <__sinit+0x68>)
1a0034bc:	4a13      	ldr	r2, [pc, #76]	; (1a00350c <__sinit+0x6c>)
1a0034be:	681b      	ldr	r3, [r3, #0]
1a0034c0:	62a2      	str	r2, [r4, #40]	; 0x28
1a0034c2:	42a3      	cmp	r3, r4
1a0034c4:	bf04      	itt	eq
1a0034c6:	2301      	moveq	r3, #1
1a0034c8:	61a3      	streq	r3, [r4, #24]
1a0034ca:	4620      	mov	r0, r4
1a0034cc:	f000 f820 	bl	1a003510 <__sfp>
1a0034d0:	6060      	str	r0, [r4, #4]
1a0034d2:	4620      	mov	r0, r4
1a0034d4:	f000 f81c 	bl	1a003510 <__sfp>
1a0034d8:	60a0      	str	r0, [r4, #8]
1a0034da:	4620      	mov	r0, r4
1a0034dc:	f000 f818 	bl	1a003510 <__sfp>
1a0034e0:	2200      	movs	r2, #0
1a0034e2:	60e0      	str	r0, [r4, #12]
1a0034e4:	2104      	movs	r1, #4
1a0034e6:	6860      	ldr	r0, [r4, #4]
1a0034e8:	f7ff ff82 	bl	1a0033f0 <std>
1a0034ec:	2201      	movs	r2, #1
1a0034ee:	2109      	movs	r1, #9
1a0034f0:	68a0      	ldr	r0, [r4, #8]
1a0034f2:	f7ff ff7d 	bl	1a0033f0 <std>
1a0034f6:	2202      	movs	r2, #2
1a0034f8:	2112      	movs	r1, #18
1a0034fa:	68e0      	ldr	r0, [r4, #12]
1a0034fc:	f7ff ff78 	bl	1a0033f0 <std>
1a003500:	2301      	movs	r3, #1
1a003502:	61a3      	str	r3, [r4, #24]
1a003504:	e7d2      	b.n	1a0034ac <__sinit+0xc>
1a003506:	bf00      	nop
1a003508:	1a004614 	.word	0x1a004614
1a00350c:	1a003439 	.word	0x1a003439

1a003510 <__sfp>:
1a003510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003512:	4607      	mov	r7, r0
1a003514:	f7ff ffac 	bl	1a003470 <__sfp_lock_acquire>
1a003518:	4b1e      	ldr	r3, [pc, #120]	; (1a003594 <__sfp+0x84>)
1a00351a:	681e      	ldr	r6, [r3, #0]
1a00351c:	69b3      	ldr	r3, [r6, #24]
1a00351e:	b913      	cbnz	r3, 1a003526 <__sfp+0x16>
1a003520:	4630      	mov	r0, r6
1a003522:	f7ff ffbd 	bl	1a0034a0 <__sinit>
1a003526:	3648      	adds	r6, #72	; 0x48
1a003528:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a00352c:	3b01      	subs	r3, #1
1a00352e:	d503      	bpl.n	1a003538 <__sfp+0x28>
1a003530:	6833      	ldr	r3, [r6, #0]
1a003532:	b30b      	cbz	r3, 1a003578 <__sfp+0x68>
1a003534:	6836      	ldr	r6, [r6, #0]
1a003536:	e7f7      	b.n	1a003528 <__sfp+0x18>
1a003538:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a00353c:	b9d5      	cbnz	r5, 1a003574 <__sfp+0x64>
1a00353e:	4b16      	ldr	r3, [pc, #88]	; (1a003598 <__sfp+0x88>)
1a003540:	60e3      	str	r3, [r4, #12]
1a003542:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a003546:	6665      	str	r5, [r4, #100]	; 0x64
1a003548:	f000 f86a 	bl	1a003620 <__retarget_lock_init_recursive>
1a00354c:	f7ff ff96 	bl	1a00347c <__sfp_lock_release>
1a003550:	6025      	str	r5, [r4, #0]
1a003552:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a003556:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a00355a:	61a5      	str	r5, [r4, #24]
1a00355c:	2208      	movs	r2, #8
1a00355e:	4629      	mov	r1, r5
1a003560:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a003564:	f000 f86d 	bl	1a003642 <memset>
1a003568:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a00356c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a003570:	4620      	mov	r0, r4
1a003572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003574:	3468      	adds	r4, #104	; 0x68
1a003576:	e7d9      	b.n	1a00352c <__sfp+0x1c>
1a003578:	2104      	movs	r1, #4
1a00357a:	4638      	mov	r0, r7
1a00357c:	f7ff ff62 	bl	1a003444 <__sfmoreglue>
1a003580:	4604      	mov	r4, r0
1a003582:	6030      	str	r0, [r6, #0]
1a003584:	2800      	cmp	r0, #0
1a003586:	d1d5      	bne.n	1a003534 <__sfp+0x24>
1a003588:	f7ff ff78 	bl	1a00347c <__sfp_lock_release>
1a00358c:	230c      	movs	r3, #12
1a00358e:	603b      	str	r3, [r7, #0]
1a003590:	e7ee      	b.n	1a003570 <__sfp+0x60>
1a003592:	bf00      	nop
1a003594:	1a004614 	.word	0x1a004614
1a003598:	ffff0001 	.word	0xffff0001

1a00359c <_fwalk_reent>:
1a00359c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0035a0:	4680      	mov	r8, r0
1a0035a2:	4689      	mov	r9, r1
1a0035a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0035a8:	2600      	movs	r6, #0
1a0035aa:	b914      	cbnz	r4, 1a0035b2 <_fwalk_reent+0x16>
1a0035ac:	4630      	mov	r0, r6
1a0035ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0035b2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0035b6:	3f01      	subs	r7, #1
1a0035b8:	d501      	bpl.n	1a0035be <_fwalk_reent+0x22>
1a0035ba:	6824      	ldr	r4, [r4, #0]
1a0035bc:	e7f5      	b.n	1a0035aa <_fwalk_reent+0xe>
1a0035be:	89ab      	ldrh	r3, [r5, #12]
1a0035c0:	2b01      	cmp	r3, #1
1a0035c2:	d907      	bls.n	1a0035d4 <_fwalk_reent+0x38>
1a0035c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a0035c8:	3301      	adds	r3, #1
1a0035ca:	d003      	beq.n	1a0035d4 <_fwalk_reent+0x38>
1a0035cc:	4629      	mov	r1, r5
1a0035ce:	4640      	mov	r0, r8
1a0035d0:	47c8      	blx	r9
1a0035d2:	4306      	orrs	r6, r0
1a0035d4:	3568      	adds	r5, #104	; 0x68
1a0035d6:	e7ee      	b.n	1a0035b6 <_fwalk_reent+0x1a>

1a0035d8 <__libc_init_array>:
1a0035d8:	b570      	push	{r4, r5, r6, lr}
1a0035da:	4d0d      	ldr	r5, [pc, #52]	; (1a003610 <__libc_init_array+0x38>)
1a0035dc:	4c0d      	ldr	r4, [pc, #52]	; (1a003614 <__libc_init_array+0x3c>)
1a0035de:	1b64      	subs	r4, r4, r5
1a0035e0:	10a4      	asrs	r4, r4, #2
1a0035e2:	2600      	movs	r6, #0
1a0035e4:	42a6      	cmp	r6, r4
1a0035e6:	d109      	bne.n	1a0035fc <__libc_init_array+0x24>
1a0035e8:	4d0b      	ldr	r5, [pc, #44]	; (1a003618 <__libc_init_array+0x40>)
1a0035ea:	4c0c      	ldr	r4, [pc, #48]	; (1a00361c <__libc_init_array+0x44>)
1a0035ec:	f7fc ff13 	bl	1a000416 <_init>
1a0035f0:	1b64      	subs	r4, r4, r5
1a0035f2:	10a4      	asrs	r4, r4, #2
1a0035f4:	2600      	movs	r6, #0
1a0035f6:	42a6      	cmp	r6, r4
1a0035f8:	d105      	bne.n	1a003606 <__libc_init_array+0x2e>
1a0035fa:	bd70      	pop	{r4, r5, r6, pc}
1a0035fc:	f855 3b04 	ldr.w	r3, [r5], #4
1a003600:	4798      	blx	r3
1a003602:	3601      	adds	r6, #1
1a003604:	e7ee      	b.n	1a0035e4 <__libc_init_array+0xc>
1a003606:	f855 3b04 	ldr.w	r3, [r5], #4
1a00360a:	4798      	blx	r3
1a00360c:	3601      	adds	r6, #1
1a00360e:	e7f2      	b.n	1a0035f6 <__libc_init_array+0x1e>
1a003610:	1a00464c 	.word	0x1a00464c
1a003614:	1a00464c 	.word	0x1a00464c
1a003618:	1a00464c 	.word	0x1a00464c
1a00361c:	1a004650 	.word	0x1a004650

1a003620 <__retarget_lock_init_recursive>:
1a003620:	4770      	bx	lr

1a003622 <__retarget_lock_acquire_recursive>:
1a003622:	4770      	bx	lr

1a003624 <__retarget_lock_release_recursive>:
1a003624:	4770      	bx	lr

1a003626 <memcpy>:
1a003626:	440a      	add	r2, r1
1a003628:	4291      	cmp	r1, r2
1a00362a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00362e:	d100      	bne.n	1a003632 <memcpy+0xc>
1a003630:	4770      	bx	lr
1a003632:	b510      	push	{r4, lr}
1a003634:	f811 4b01 	ldrb.w	r4, [r1], #1
1a003638:	f803 4f01 	strb.w	r4, [r3, #1]!
1a00363c:	4291      	cmp	r1, r2
1a00363e:	d1f9      	bne.n	1a003634 <memcpy+0xe>
1a003640:	bd10      	pop	{r4, pc}

1a003642 <memset>:
1a003642:	4402      	add	r2, r0
1a003644:	4603      	mov	r3, r0
1a003646:	4293      	cmp	r3, r2
1a003648:	d100      	bne.n	1a00364c <memset+0xa>
1a00364a:	4770      	bx	lr
1a00364c:	f803 1b01 	strb.w	r1, [r3], #1
1a003650:	e7f9      	b.n	1a003646 <memset+0x4>
1a003652:	Address 0x000000001a003652 is out of bounds.


1a003654 <_free_r>:
1a003654:	b538      	push	{r3, r4, r5, lr}
1a003656:	4605      	mov	r5, r0
1a003658:	2900      	cmp	r1, #0
1a00365a:	d045      	beq.n	1a0036e8 <_free_r+0x94>
1a00365c:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a003660:	1f0c      	subs	r4, r1, #4
1a003662:	2b00      	cmp	r3, #0
1a003664:	bfb8      	it	lt
1a003666:	18e4      	addlt	r4, r4, r3
1a003668:	f000 fdc2 	bl	1a0041f0 <__malloc_lock>
1a00366c:	4a1f      	ldr	r2, [pc, #124]	; (1a0036ec <_free_r+0x98>)
1a00366e:	6813      	ldr	r3, [r2, #0]
1a003670:	4610      	mov	r0, r2
1a003672:	b933      	cbnz	r3, 1a003682 <_free_r+0x2e>
1a003674:	6063      	str	r3, [r4, #4]
1a003676:	6014      	str	r4, [r2, #0]
1a003678:	4628      	mov	r0, r5
1a00367a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a00367e:	f000 bdbd 	b.w	1a0041fc <__malloc_unlock>
1a003682:	42a3      	cmp	r3, r4
1a003684:	d90c      	bls.n	1a0036a0 <_free_r+0x4c>
1a003686:	6821      	ldr	r1, [r4, #0]
1a003688:	1862      	adds	r2, r4, r1
1a00368a:	4293      	cmp	r3, r2
1a00368c:	bf04      	itt	eq
1a00368e:	681a      	ldreq	r2, [r3, #0]
1a003690:	685b      	ldreq	r3, [r3, #4]
1a003692:	6063      	str	r3, [r4, #4]
1a003694:	bf04      	itt	eq
1a003696:	1852      	addeq	r2, r2, r1
1a003698:	6022      	streq	r2, [r4, #0]
1a00369a:	6004      	str	r4, [r0, #0]
1a00369c:	e7ec      	b.n	1a003678 <_free_r+0x24>
1a00369e:	4613      	mov	r3, r2
1a0036a0:	685a      	ldr	r2, [r3, #4]
1a0036a2:	b10a      	cbz	r2, 1a0036a8 <_free_r+0x54>
1a0036a4:	42a2      	cmp	r2, r4
1a0036a6:	d9fa      	bls.n	1a00369e <_free_r+0x4a>
1a0036a8:	6819      	ldr	r1, [r3, #0]
1a0036aa:	1858      	adds	r0, r3, r1
1a0036ac:	42a0      	cmp	r0, r4
1a0036ae:	d10b      	bne.n	1a0036c8 <_free_r+0x74>
1a0036b0:	6820      	ldr	r0, [r4, #0]
1a0036b2:	4401      	add	r1, r0
1a0036b4:	1858      	adds	r0, r3, r1
1a0036b6:	4282      	cmp	r2, r0
1a0036b8:	6019      	str	r1, [r3, #0]
1a0036ba:	d1dd      	bne.n	1a003678 <_free_r+0x24>
1a0036bc:	6810      	ldr	r0, [r2, #0]
1a0036be:	6852      	ldr	r2, [r2, #4]
1a0036c0:	605a      	str	r2, [r3, #4]
1a0036c2:	4401      	add	r1, r0
1a0036c4:	6019      	str	r1, [r3, #0]
1a0036c6:	e7d7      	b.n	1a003678 <_free_r+0x24>
1a0036c8:	d902      	bls.n	1a0036d0 <_free_r+0x7c>
1a0036ca:	230c      	movs	r3, #12
1a0036cc:	602b      	str	r3, [r5, #0]
1a0036ce:	e7d3      	b.n	1a003678 <_free_r+0x24>
1a0036d0:	6820      	ldr	r0, [r4, #0]
1a0036d2:	1821      	adds	r1, r4, r0
1a0036d4:	428a      	cmp	r2, r1
1a0036d6:	bf04      	itt	eq
1a0036d8:	6811      	ldreq	r1, [r2, #0]
1a0036da:	6852      	ldreq	r2, [r2, #4]
1a0036dc:	6062      	str	r2, [r4, #4]
1a0036de:	bf04      	itt	eq
1a0036e0:	1809      	addeq	r1, r1, r0
1a0036e2:	6021      	streq	r1, [r4, #0]
1a0036e4:	605c      	str	r4, [r3, #4]
1a0036e6:	e7c7      	b.n	1a003678 <_free_r+0x24>
1a0036e8:	bd38      	pop	{r3, r4, r5, pc}
1a0036ea:	bf00      	nop
1a0036ec:	10002234 	.word	0x10002234

1a0036f0 <_malloc_r>:
1a0036f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0036f2:	1ccd      	adds	r5, r1, #3
1a0036f4:	f025 0503 	bic.w	r5, r5, #3
1a0036f8:	3508      	adds	r5, #8
1a0036fa:	2d0c      	cmp	r5, #12
1a0036fc:	bf38      	it	cc
1a0036fe:	250c      	movcc	r5, #12
1a003700:	2d00      	cmp	r5, #0
1a003702:	4606      	mov	r6, r0
1a003704:	db01      	blt.n	1a00370a <_malloc_r+0x1a>
1a003706:	42a9      	cmp	r1, r5
1a003708:	d903      	bls.n	1a003712 <_malloc_r+0x22>
1a00370a:	230c      	movs	r3, #12
1a00370c:	6033      	str	r3, [r6, #0]
1a00370e:	2000      	movs	r0, #0
1a003710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003712:	f000 fd6d 	bl	1a0041f0 <__malloc_lock>
1a003716:	4921      	ldr	r1, [pc, #132]	; (1a00379c <_malloc_r+0xac>)
1a003718:	680a      	ldr	r2, [r1, #0]
1a00371a:	4614      	mov	r4, r2
1a00371c:	b99c      	cbnz	r4, 1a003746 <_malloc_r+0x56>
1a00371e:	4f20      	ldr	r7, [pc, #128]	; (1a0037a0 <_malloc_r+0xb0>)
1a003720:	683b      	ldr	r3, [r7, #0]
1a003722:	b923      	cbnz	r3, 1a00372e <_malloc_r+0x3e>
1a003724:	4621      	mov	r1, r4
1a003726:	4630      	mov	r0, r6
1a003728:	f7fc feca 	bl	1a0004c0 <_sbrk_r>
1a00372c:	6038      	str	r0, [r7, #0]
1a00372e:	4629      	mov	r1, r5
1a003730:	4630      	mov	r0, r6
1a003732:	f7fc fec5 	bl	1a0004c0 <_sbrk_r>
1a003736:	1c43      	adds	r3, r0, #1
1a003738:	d123      	bne.n	1a003782 <_malloc_r+0x92>
1a00373a:	230c      	movs	r3, #12
1a00373c:	6033      	str	r3, [r6, #0]
1a00373e:	4630      	mov	r0, r6
1a003740:	f000 fd5c 	bl	1a0041fc <__malloc_unlock>
1a003744:	e7e3      	b.n	1a00370e <_malloc_r+0x1e>
1a003746:	6823      	ldr	r3, [r4, #0]
1a003748:	1b5b      	subs	r3, r3, r5
1a00374a:	d417      	bmi.n	1a00377c <_malloc_r+0x8c>
1a00374c:	2b0b      	cmp	r3, #11
1a00374e:	d903      	bls.n	1a003758 <_malloc_r+0x68>
1a003750:	6023      	str	r3, [r4, #0]
1a003752:	441c      	add	r4, r3
1a003754:	6025      	str	r5, [r4, #0]
1a003756:	e004      	b.n	1a003762 <_malloc_r+0x72>
1a003758:	6863      	ldr	r3, [r4, #4]
1a00375a:	42a2      	cmp	r2, r4
1a00375c:	bf0c      	ite	eq
1a00375e:	600b      	streq	r3, [r1, #0]
1a003760:	6053      	strne	r3, [r2, #4]
1a003762:	4630      	mov	r0, r6
1a003764:	f000 fd4a 	bl	1a0041fc <__malloc_unlock>
1a003768:	f104 000b 	add.w	r0, r4, #11
1a00376c:	1d23      	adds	r3, r4, #4
1a00376e:	f020 0007 	bic.w	r0, r0, #7
1a003772:	1ac2      	subs	r2, r0, r3
1a003774:	d0cc      	beq.n	1a003710 <_malloc_r+0x20>
1a003776:	1a1b      	subs	r3, r3, r0
1a003778:	50a3      	str	r3, [r4, r2]
1a00377a:	e7c9      	b.n	1a003710 <_malloc_r+0x20>
1a00377c:	4622      	mov	r2, r4
1a00377e:	6864      	ldr	r4, [r4, #4]
1a003780:	e7cc      	b.n	1a00371c <_malloc_r+0x2c>
1a003782:	1cc4      	adds	r4, r0, #3
1a003784:	f024 0403 	bic.w	r4, r4, #3
1a003788:	42a0      	cmp	r0, r4
1a00378a:	d0e3      	beq.n	1a003754 <_malloc_r+0x64>
1a00378c:	1a21      	subs	r1, r4, r0
1a00378e:	4630      	mov	r0, r6
1a003790:	f7fc fe96 	bl	1a0004c0 <_sbrk_r>
1a003794:	3001      	adds	r0, #1
1a003796:	d1dd      	bne.n	1a003754 <_malloc_r+0x64>
1a003798:	e7cf      	b.n	1a00373a <_malloc_r+0x4a>
1a00379a:	bf00      	nop
1a00379c:	10002234 	.word	0x10002234
1a0037a0:	10002238 	.word	0x10002238

1a0037a4 <__sfputc_r>:
1a0037a4:	6893      	ldr	r3, [r2, #8]
1a0037a6:	3b01      	subs	r3, #1
1a0037a8:	2b00      	cmp	r3, #0
1a0037aa:	b410      	push	{r4}
1a0037ac:	6093      	str	r3, [r2, #8]
1a0037ae:	da08      	bge.n	1a0037c2 <__sfputc_r+0x1e>
1a0037b0:	6994      	ldr	r4, [r2, #24]
1a0037b2:	42a3      	cmp	r3, r4
1a0037b4:	db01      	blt.n	1a0037ba <__sfputc_r+0x16>
1a0037b6:	290a      	cmp	r1, #10
1a0037b8:	d103      	bne.n	1a0037c2 <__sfputc_r+0x1e>
1a0037ba:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0037be:	f000 bb9f 	b.w	1a003f00 <__swbuf_r>
1a0037c2:	6813      	ldr	r3, [r2, #0]
1a0037c4:	1c58      	adds	r0, r3, #1
1a0037c6:	6010      	str	r0, [r2, #0]
1a0037c8:	7019      	strb	r1, [r3, #0]
1a0037ca:	4608      	mov	r0, r1
1a0037cc:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0037d0:	4770      	bx	lr

1a0037d2 <__sfputs_r>:
1a0037d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0037d4:	4606      	mov	r6, r0
1a0037d6:	460f      	mov	r7, r1
1a0037d8:	4614      	mov	r4, r2
1a0037da:	18d5      	adds	r5, r2, r3
1a0037dc:	42ac      	cmp	r4, r5
1a0037de:	d101      	bne.n	1a0037e4 <__sfputs_r+0x12>
1a0037e0:	2000      	movs	r0, #0
1a0037e2:	e007      	b.n	1a0037f4 <__sfputs_r+0x22>
1a0037e4:	463a      	mov	r2, r7
1a0037e6:	f814 1b01 	ldrb.w	r1, [r4], #1
1a0037ea:	4630      	mov	r0, r6
1a0037ec:	f7ff ffda 	bl	1a0037a4 <__sfputc_r>
1a0037f0:	1c43      	adds	r3, r0, #1
1a0037f2:	d1f3      	bne.n	1a0037dc <__sfputs_r+0xa>
1a0037f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0037f6:	Address 0x000000001a0037f6 is out of bounds.


1a0037f8 <_vfiprintf_r>:
1a0037f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0037fc:	460d      	mov	r5, r1
1a0037fe:	b09d      	sub	sp, #116	; 0x74
1a003800:	4614      	mov	r4, r2
1a003802:	461e      	mov	r6, r3
1a003804:	4607      	mov	r7, r0
1a003806:	b118      	cbz	r0, 1a003810 <_vfiprintf_r+0x18>
1a003808:	6983      	ldr	r3, [r0, #24]
1a00380a:	b90b      	cbnz	r3, 1a003810 <_vfiprintf_r+0x18>
1a00380c:	f7ff fe48 	bl	1a0034a0 <__sinit>
1a003810:	4b85      	ldr	r3, [pc, #532]	; (1a003a28 <_vfiprintf_r+0x230>)
1a003812:	429d      	cmp	r5, r3
1a003814:	d11b      	bne.n	1a00384e <_vfiprintf_r+0x56>
1a003816:	687d      	ldr	r5, [r7, #4]
1a003818:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a00381a:	07d9      	lsls	r1, r3, #31
1a00381c:	d405      	bmi.n	1a00382a <_vfiprintf_r+0x32>
1a00381e:	89ab      	ldrh	r3, [r5, #12]
1a003820:	059a      	lsls	r2, r3, #22
1a003822:	d402      	bmi.n	1a00382a <_vfiprintf_r+0x32>
1a003824:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a003826:	f7ff fefc 	bl	1a003622 <__retarget_lock_acquire_recursive>
1a00382a:	89ab      	ldrh	r3, [r5, #12]
1a00382c:	071b      	lsls	r3, r3, #28
1a00382e:	d501      	bpl.n	1a003834 <_vfiprintf_r+0x3c>
1a003830:	692b      	ldr	r3, [r5, #16]
1a003832:	b9eb      	cbnz	r3, 1a003870 <_vfiprintf_r+0x78>
1a003834:	4629      	mov	r1, r5
1a003836:	4638      	mov	r0, r7
1a003838:	f000 fbb4 	bl	1a003fa4 <__swsetup_r>
1a00383c:	b1c0      	cbz	r0, 1a003870 <_vfiprintf_r+0x78>
1a00383e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a003840:	07d8      	lsls	r0, r3, #31
1a003842:	d50e      	bpl.n	1a003862 <_vfiprintf_r+0x6a>
1a003844:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003848:	b01d      	add	sp, #116	; 0x74
1a00384a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00384e:	4b77      	ldr	r3, [pc, #476]	; (1a003a2c <_vfiprintf_r+0x234>)
1a003850:	429d      	cmp	r5, r3
1a003852:	d101      	bne.n	1a003858 <_vfiprintf_r+0x60>
1a003854:	68bd      	ldr	r5, [r7, #8]
1a003856:	e7df      	b.n	1a003818 <_vfiprintf_r+0x20>
1a003858:	4b75      	ldr	r3, [pc, #468]	; (1a003a30 <_vfiprintf_r+0x238>)
1a00385a:	429d      	cmp	r5, r3
1a00385c:	bf08      	it	eq
1a00385e:	68fd      	ldreq	r5, [r7, #12]
1a003860:	e7da      	b.n	1a003818 <_vfiprintf_r+0x20>
1a003862:	89ab      	ldrh	r3, [r5, #12]
1a003864:	0599      	lsls	r1, r3, #22
1a003866:	d4ed      	bmi.n	1a003844 <_vfiprintf_r+0x4c>
1a003868:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a00386a:	f7ff fedb 	bl	1a003624 <__retarget_lock_release_recursive>
1a00386e:	e7e9      	b.n	1a003844 <_vfiprintf_r+0x4c>
1a003870:	2300      	movs	r3, #0
1a003872:	9309      	str	r3, [sp, #36]	; 0x24
1a003874:	2320      	movs	r3, #32
1a003876:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a00387a:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 1a003a34 <_vfiprintf_r+0x23c>
1a00387e:	9603      	str	r6, [sp, #12]
1a003880:	2330      	movs	r3, #48	; 0x30
1a003882:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a003886:	f04f 0a01 	mov.w	sl, #1
1a00388a:	4623      	mov	r3, r4
1a00388c:	461e      	mov	r6, r3
1a00388e:	f813 2b01 	ldrb.w	r2, [r3], #1
1a003892:	b10a      	cbz	r2, 1a003898 <_vfiprintf_r+0xa0>
1a003894:	2a25      	cmp	r2, #37	; 0x25
1a003896:	d1f9      	bne.n	1a00388c <_vfiprintf_r+0x94>
1a003898:	ebb6 0b04 	subs.w	fp, r6, r4
1a00389c:	d00b      	beq.n	1a0038b6 <_vfiprintf_r+0xbe>
1a00389e:	465b      	mov	r3, fp
1a0038a0:	4622      	mov	r2, r4
1a0038a2:	4629      	mov	r1, r5
1a0038a4:	4638      	mov	r0, r7
1a0038a6:	f7ff ff94 	bl	1a0037d2 <__sfputs_r>
1a0038aa:	3001      	adds	r0, #1
1a0038ac:	f000 80a3 	beq.w	1a0039f6 <_vfiprintf_r+0x1fe>
1a0038b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0038b2:	445b      	add	r3, fp
1a0038b4:	9309      	str	r3, [sp, #36]	; 0x24
1a0038b6:	7833      	ldrb	r3, [r6, #0]
1a0038b8:	2b00      	cmp	r3, #0
1a0038ba:	f000 809c 	beq.w	1a0039f6 <_vfiprintf_r+0x1fe>
1a0038be:	2300      	movs	r3, #0
1a0038c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0038c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a0038c8:	3601      	adds	r6, #1
1a0038ca:	9304      	str	r3, [sp, #16]
1a0038cc:	9307      	str	r3, [sp, #28]
1a0038ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a0038d2:	931a      	str	r3, [sp, #104]	; 0x68
1a0038d4:	4634      	mov	r4, r6
1a0038d6:	2205      	movs	r2, #5
1a0038d8:	f814 1b01 	ldrb.w	r1, [r4], #1
1a0038dc:	4855      	ldr	r0, [pc, #340]	; (1a003a34 <_vfiprintf_r+0x23c>)
1a0038de:	f000 fc37 	bl	1a004150 <memchr>
1a0038e2:	9b04      	ldr	r3, [sp, #16]
1a0038e4:	b9c0      	cbnz	r0, 1a003918 <_vfiprintf_r+0x120>
1a0038e6:	06da      	lsls	r2, r3, #27
1a0038e8:	bf44      	itt	mi
1a0038ea:	2220      	movmi	r2, #32
1a0038ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0038f0:	0718      	lsls	r0, r3, #28
1a0038f2:	bf44      	itt	mi
1a0038f4:	222b      	movmi	r2, #43	; 0x2b
1a0038f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0038fa:	7832      	ldrb	r2, [r6, #0]
1a0038fc:	2a2a      	cmp	r2, #42	; 0x2a
1a0038fe:	d013      	beq.n	1a003928 <_vfiprintf_r+0x130>
1a003900:	9a07      	ldr	r2, [sp, #28]
1a003902:	4634      	mov	r4, r6
1a003904:	2000      	movs	r0, #0
1a003906:	260a      	movs	r6, #10
1a003908:	4621      	mov	r1, r4
1a00390a:	f811 3b01 	ldrb.w	r3, [r1], #1
1a00390e:	3b30      	subs	r3, #48	; 0x30
1a003910:	2b09      	cmp	r3, #9
1a003912:	d94b      	bls.n	1a0039ac <_vfiprintf_r+0x1b4>
1a003914:	b970      	cbnz	r0, 1a003934 <_vfiprintf_r+0x13c>
1a003916:	e014      	b.n	1a003942 <_vfiprintf_r+0x14a>
1a003918:	eba0 0009 	sub.w	r0, r0, r9
1a00391c:	fa0a f000 	lsl.w	r0, sl, r0
1a003920:	4318      	orrs	r0, r3
1a003922:	9004      	str	r0, [sp, #16]
1a003924:	4626      	mov	r6, r4
1a003926:	e7d5      	b.n	1a0038d4 <_vfiprintf_r+0xdc>
1a003928:	9a03      	ldr	r2, [sp, #12]
1a00392a:	1d11      	adds	r1, r2, #4
1a00392c:	6812      	ldr	r2, [r2, #0]
1a00392e:	9103      	str	r1, [sp, #12]
1a003930:	2a00      	cmp	r2, #0
1a003932:	db01      	blt.n	1a003938 <_vfiprintf_r+0x140>
1a003934:	9207      	str	r2, [sp, #28]
1a003936:	e004      	b.n	1a003942 <_vfiprintf_r+0x14a>
1a003938:	4252      	negs	r2, r2
1a00393a:	f043 0302 	orr.w	r3, r3, #2
1a00393e:	9207      	str	r2, [sp, #28]
1a003940:	9304      	str	r3, [sp, #16]
1a003942:	7823      	ldrb	r3, [r4, #0]
1a003944:	2b2e      	cmp	r3, #46	; 0x2e
1a003946:	d10c      	bne.n	1a003962 <_vfiprintf_r+0x16a>
1a003948:	7863      	ldrb	r3, [r4, #1]
1a00394a:	2b2a      	cmp	r3, #42	; 0x2a
1a00394c:	d133      	bne.n	1a0039b6 <_vfiprintf_r+0x1be>
1a00394e:	9b03      	ldr	r3, [sp, #12]
1a003950:	1d1a      	adds	r2, r3, #4
1a003952:	681b      	ldr	r3, [r3, #0]
1a003954:	9203      	str	r2, [sp, #12]
1a003956:	2b00      	cmp	r3, #0
1a003958:	bfb8      	it	lt
1a00395a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a00395e:	3402      	adds	r4, #2
1a003960:	9305      	str	r3, [sp, #20]
1a003962:	4e35      	ldr	r6, [pc, #212]	; (1a003a38 <_vfiprintf_r+0x240>)
1a003964:	7821      	ldrb	r1, [r4, #0]
1a003966:	2203      	movs	r2, #3
1a003968:	4630      	mov	r0, r6
1a00396a:	f000 fbf1 	bl	1a004150 <memchr>
1a00396e:	b138      	cbz	r0, 1a003980 <_vfiprintf_r+0x188>
1a003970:	2340      	movs	r3, #64	; 0x40
1a003972:	1b80      	subs	r0, r0, r6
1a003974:	fa03 f000 	lsl.w	r0, r3, r0
1a003978:	9b04      	ldr	r3, [sp, #16]
1a00397a:	4303      	orrs	r3, r0
1a00397c:	3401      	adds	r4, #1
1a00397e:	9304      	str	r3, [sp, #16]
1a003980:	f814 1b01 	ldrb.w	r1, [r4], #1
1a003984:	482d      	ldr	r0, [pc, #180]	; (1a003a3c <_vfiprintf_r+0x244>)
1a003986:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a00398a:	2206      	movs	r2, #6
1a00398c:	f000 fbe0 	bl	1a004150 <memchr>
1a003990:	2800      	cmp	r0, #0
1a003992:	d03f      	beq.n	1a003a14 <_vfiprintf_r+0x21c>
1a003994:	4b2a      	ldr	r3, [pc, #168]	; (1a003a40 <_vfiprintf_r+0x248>)
1a003996:	bb13      	cbnz	r3, 1a0039de <_vfiprintf_r+0x1e6>
1a003998:	9b03      	ldr	r3, [sp, #12]
1a00399a:	3307      	adds	r3, #7
1a00399c:	f023 0307 	bic.w	r3, r3, #7
1a0039a0:	3308      	adds	r3, #8
1a0039a2:	9303      	str	r3, [sp, #12]
1a0039a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0039a6:	4443      	add	r3, r8
1a0039a8:	9309      	str	r3, [sp, #36]	; 0x24
1a0039aa:	e76e      	b.n	1a00388a <_vfiprintf_r+0x92>
1a0039ac:	fb06 3202 	mla	r2, r6, r2, r3
1a0039b0:	2001      	movs	r0, #1
1a0039b2:	460c      	mov	r4, r1
1a0039b4:	e7a8      	b.n	1a003908 <_vfiprintf_r+0x110>
1a0039b6:	2300      	movs	r3, #0
1a0039b8:	3401      	adds	r4, #1
1a0039ba:	9305      	str	r3, [sp, #20]
1a0039bc:	4619      	mov	r1, r3
1a0039be:	260a      	movs	r6, #10
1a0039c0:	4620      	mov	r0, r4
1a0039c2:	f810 2b01 	ldrb.w	r2, [r0], #1
1a0039c6:	3a30      	subs	r2, #48	; 0x30
1a0039c8:	2a09      	cmp	r2, #9
1a0039ca:	d903      	bls.n	1a0039d4 <_vfiprintf_r+0x1dc>
1a0039cc:	2b00      	cmp	r3, #0
1a0039ce:	d0c8      	beq.n	1a003962 <_vfiprintf_r+0x16a>
1a0039d0:	9105      	str	r1, [sp, #20]
1a0039d2:	e7c6      	b.n	1a003962 <_vfiprintf_r+0x16a>
1a0039d4:	fb06 2101 	mla	r1, r6, r1, r2
1a0039d8:	2301      	movs	r3, #1
1a0039da:	4604      	mov	r4, r0
1a0039dc:	e7f0      	b.n	1a0039c0 <_vfiprintf_r+0x1c8>
1a0039de:	ab03      	add	r3, sp, #12
1a0039e0:	9300      	str	r3, [sp, #0]
1a0039e2:	462a      	mov	r2, r5
1a0039e4:	4b17      	ldr	r3, [pc, #92]	; (1a003a44 <_vfiprintf_r+0x24c>)
1a0039e6:	a904      	add	r1, sp, #16
1a0039e8:	4638      	mov	r0, r7
1a0039ea:	f3af 8000 	nop.w
1a0039ee:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0039f2:	4680      	mov	r8, r0
1a0039f4:	d1d6      	bne.n	1a0039a4 <_vfiprintf_r+0x1ac>
1a0039f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0039f8:	07d9      	lsls	r1, r3, #31
1a0039fa:	d405      	bmi.n	1a003a08 <_vfiprintf_r+0x210>
1a0039fc:	89ab      	ldrh	r3, [r5, #12]
1a0039fe:	059a      	lsls	r2, r3, #22
1a003a00:	d402      	bmi.n	1a003a08 <_vfiprintf_r+0x210>
1a003a02:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a003a04:	f7ff fe0e 	bl	1a003624 <__retarget_lock_release_recursive>
1a003a08:	89ab      	ldrh	r3, [r5, #12]
1a003a0a:	065b      	lsls	r3, r3, #25
1a003a0c:	f53f af1a 	bmi.w	1a003844 <_vfiprintf_r+0x4c>
1a003a10:	9809      	ldr	r0, [sp, #36]	; 0x24
1a003a12:	e719      	b.n	1a003848 <_vfiprintf_r+0x50>
1a003a14:	ab03      	add	r3, sp, #12
1a003a16:	9300      	str	r3, [sp, #0]
1a003a18:	462a      	mov	r2, r5
1a003a1a:	4b0a      	ldr	r3, [pc, #40]	; (1a003a44 <_vfiprintf_r+0x24c>)
1a003a1c:	a904      	add	r1, sp, #16
1a003a1e:	4638      	mov	r0, r7
1a003a20:	f000 f888 	bl	1a003b34 <_printf_i>
1a003a24:	e7e3      	b.n	1a0039ee <_vfiprintf_r+0x1f6>
1a003a26:	bf00      	nop
1a003a28:	1a0045d4 	.word	0x1a0045d4
1a003a2c:	1a0045f4 	.word	0x1a0045f4
1a003a30:	1a0045b4 	.word	0x1a0045b4
1a003a34:	1a004618 	.word	0x1a004618
1a003a38:	1a00461e 	.word	0x1a00461e
1a003a3c:	1a004622 	.word	0x1a004622
1a003a40:	00000000 	.word	0x00000000
1a003a44:	1a0037d3 	.word	0x1a0037d3

1a003a48 <_printf_common>:
1a003a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003a4c:	4691      	mov	r9, r2
1a003a4e:	461f      	mov	r7, r3
1a003a50:	688a      	ldr	r2, [r1, #8]
1a003a52:	690b      	ldr	r3, [r1, #16]
1a003a54:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a003a58:	4293      	cmp	r3, r2
1a003a5a:	bfb8      	it	lt
1a003a5c:	4613      	movlt	r3, r2
1a003a5e:	f8c9 3000 	str.w	r3, [r9]
1a003a62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a003a66:	4606      	mov	r6, r0
1a003a68:	460c      	mov	r4, r1
1a003a6a:	b112      	cbz	r2, 1a003a72 <_printf_common+0x2a>
1a003a6c:	3301      	adds	r3, #1
1a003a6e:	f8c9 3000 	str.w	r3, [r9]
1a003a72:	6823      	ldr	r3, [r4, #0]
1a003a74:	0699      	lsls	r1, r3, #26
1a003a76:	bf42      	ittt	mi
1a003a78:	f8d9 3000 	ldrmi.w	r3, [r9]
1a003a7c:	3302      	addmi	r3, #2
1a003a7e:	f8c9 3000 	strmi.w	r3, [r9]
1a003a82:	6825      	ldr	r5, [r4, #0]
1a003a84:	f015 0506 	ands.w	r5, r5, #6
1a003a88:	d107      	bne.n	1a003a9a <_printf_common+0x52>
1a003a8a:	f104 0a19 	add.w	sl, r4, #25
1a003a8e:	68e3      	ldr	r3, [r4, #12]
1a003a90:	f8d9 2000 	ldr.w	r2, [r9]
1a003a94:	1a9b      	subs	r3, r3, r2
1a003a96:	42ab      	cmp	r3, r5
1a003a98:	dc28      	bgt.n	1a003aec <_printf_common+0xa4>
1a003a9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a003a9e:	6822      	ldr	r2, [r4, #0]
1a003aa0:	3300      	adds	r3, #0
1a003aa2:	bf18      	it	ne
1a003aa4:	2301      	movne	r3, #1
1a003aa6:	0692      	lsls	r2, r2, #26
1a003aa8:	d42d      	bmi.n	1a003b06 <_printf_common+0xbe>
1a003aaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a003aae:	4639      	mov	r1, r7
1a003ab0:	4630      	mov	r0, r6
1a003ab2:	47c0      	blx	r8
1a003ab4:	3001      	adds	r0, #1
1a003ab6:	d020      	beq.n	1a003afa <_printf_common+0xb2>
1a003ab8:	6823      	ldr	r3, [r4, #0]
1a003aba:	68e5      	ldr	r5, [r4, #12]
1a003abc:	f8d9 2000 	ldr.w	r2, [r9]
1a003ac0:	f003 0306 	and.w	r3, r3, #6
1a003ac4:	2b04      	cmp	r3, #4
1a003ac6:	bf08      	it	eq
1a003ac8:	1aad      	subeq	r5, r5, r2
1a003aca:	68a3      	ldr	r3, [r4, #8]
1a003acc:	6922      	ldr	r2, [r4, #16]
1a003ace:	bf0c      	ite	eq
1a003ad0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a003ad4:	2500      	movne	r5, #0
1a003ad6:	4293      	cmp	r3, r2
1a003ad8:	bfc4      	itt	gt
1a003ada:	1a9b      	subgt	r3, r3, r2
1a003adc:	18ed      	addgt	r5, r5, r3
1a003ade:	f04f 0900 	mov.w	r9, #0
1a003ae2:	341a      	adds	r4, #26
1a003ae4:	454d      	cmp	r5, r9
1a003ae6:	d11a      	bne.n	1a003b1e <_printf_common+0xd6>
1a003ae8:	2000      	movs	r0, #0
1a003aea:	e008      	b.n	1a003afe <_printf_common+0xb6>
1a003aec:	2301      	movs	r3, #1
1a003aee:	4652      	mov	r2, sl
1a003af0:	4639      	mov	r1, r7
1a003af2:	4630      	mov	r0, r6
1a003af4:	47c0      	blx	r8
1a003af6:	3001      	adds	r0, #1
1a003af8:	d103      	bne.n	1a003b02 <_printf_common+0xba>
1a003afa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003b02:	3501      	adds	r5, #1
1a003b04:	e7c3      	b.n	1a003a8e <_printf_common+0x46>
1a003b06:	18e1      	adds	r1, r4, r3
1a003b08:	1c5a      	adds	r2, r3, #1
1a003b0a:	2030      	movs	r0, #48	; 0x30
1a003b0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a003b10:	4422      	add	r2, r4
1a003b12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a003b16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a003b1a:	3302      	adds	r3, #2
1a003b1c:	e7c5      	b.n	1a003aaa <_printf_common+0x62>
1a003b1e:	2301      	movs	r3, #1
1a003b20:	4622      	mov	r2, r4
1a003b22:	4639      	mov	r1, r7
1a003b24:	4630      	mov	r0, r6
1a003b26:	47c0      	blx	r8
1a003b28:	3001      	adds	r0, #1
1a003b2a:	d0e6      	beq.n	1a003afa <_printf_common+0xb2>
1a003b2c:	f109 0901 	add.w	r9, r9, #1
1a003b30:	e7d8      	b.n	1a003ae4 <_printf_common+0x9c>
1a003b32:	Address 0x000000001a003b32 is out of bounds.


1a003b34 <_printf_i>:
1a003b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a003b38:	4606      	mov	r6, r0
1a003b3a:	460c      	mov	r4, r1
1a003b3c:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a003b40:	7e09      	ldrb	r1, [r1, #24]
1a003b42:	b085      	sub	sp, #20
1a003b44:	296e      	cmp	r1, #110	; 0x6e
1a003b46:	4698      	mov	r8, r3
1a003b48:	4617      	mov	r7, r2
1a003b4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a003b4c:	f000 80ba 	beq.w	1a003cc4 <_printf_i+0x190>
1a003b50:	d824      	bhi.n	1a003b9c <_printf_i+0x68>
1a003b52:	2963      	cmp	r1, #99	; 0x63
1a003b54:	d039      	beq.n	1a003bca <_printf_i+0x96>
1a003b56:	d80a      	bhi.n	1a003b6e <_printf_i+0x3a>
1a003b58:	2900      	cmp	r1, #0
1a003b5a:	f000 80c3 	beq.w	1a003ce4 <_printf_i+0x1b0>
1a003b5e:	2958      	cmp	r1, #88	; 0x58
1a003b60:	f000 8091 	beq.w	1a003c86 <_printf_i+0x152>
1a003b64:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a003b68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a003b6c:	e035      	b.n	1a003bda <_printf_i+0xa6>
1a003b6e:	2964      	cmp	r1, #100	; 0x64
1a003b70:	d001      	beq.n	1a003b76 <_printf_i+0x42>
1a003b72:	2969      	cmp	r1, #105	; 0x69
1a003b74:	d1f6      	bne.n	1a003b64 <_printf_i+0x30>
1a003b76:	6825      	ldr	r5, [r4, #0]
1a003b78:	681a      	ldr	r2, [r3, #0]
1a003b7a:	f015 0f80 	tst.w	r5, #128	; 0x80
1a003b7e:	f102 0104 	add.w	r1, r2, #4
1a003b82:	d02c      	beq.n	1a003bde <_printf_i+0xaa>
1a003b84:	6812      	ldr	r2, [r2, #0]
1a003b86:	6019      	str	r1, [r3, #0]
1a003b88:	2a00      	cmp	r2, #0
1a003b8a:	da03      	bge.n	1a003b94 <_printf_i+0x60>
1a003b8c:	232d      	movs	r3, #45	; 0x2d
1a003b8e:	4252      	negs	r2, r2
1a003b90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a003b94:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a003d54 <_printf_i+0x220>
1a003b98:	230a      	movs	r3, #10
1a003b9a:	e03f      	b.n	1a003c1c <_printf_i+0xe8>
1a003b9c:	2973      	cmp	r1, #115	; 0x73
1a003b9e:	f000 80a5 	beq.w	1a003cec <_printf_i+0x1b8>
1a003ba2:	d808      	bhi.n	1a003bb6 <_printf_i+0x82>
1a003ba4:	296f      	cmp	r1, #111	; 0x6f
1a003ba6:	d021      	beq.n	1a003bec <_printf_i+0xb8>
1a003ba8:	2970      	cmp	r1, #112	; 0x70
1a003baa:	d1db      	bne.n	1a003b64 <_printf_i+0x30>
1a003bac:	6822      	ldr	r2, [r4, #0]
1a003bae:	f042 0220 	orr.w	r2, r2, #32
1a003bb2:	6022      	str	r2, [r4, #0]
1a003bb4:	e003      	b.n	1a003bbe <_printf_i+0x8a>
1a003bb6:	2975      	cmp	r1, #117	; 0x75
1a003bb8:	d018      	beq.n	1a003bec <_printf_i+0xb8>
1a003bba:	2978      	cmp	r1, #120	; 0x78
1a003bbc:	d1d2      	bne.n	1a003b64 <_printf_i+0x30>
1a003bbe:	2278      	movs	r2, #120	; 0x78
1a003bc0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a003bc4:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a003d58 <_printf_i+0x224>
1a003bc8:	e061      	b.n	1a003c8e <_printf_i+0x15a>
1a003bca:	681a      	ldr	r2, [r3, #0]
1a003bcc:	1d11      	adds	r1, r2, #4
1a003bce:	6019      	str	r1, [r3, #0]
1a003bd0:	6813      	ldr	r3, [r2, #0]
1a003bd2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a003bd6:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a003bda:	2301      	movs	r3, #1
1a003bdc:	e093      	b.n	1a003d06 <_printf_i+0x1d2>
1a003bde:	6812      	ldr	r2, [r2, #0]
1a003be0:	6019      	str	r1, [r3, #0]
1a003be2:	f015 0f40 	tst.w	r5, #64	; 0x40
1a003be6:	bf18      	it	ne
1a003be8:	b212      	sxthne	r2, r2
1a003bea:	e7cd      	b.n	1a003b88 <_printf_i+0x54>
1a003bec:	f8d4 c000 	ldr.w	ip, [r4]
1a003bf0:	681a      	ldr	r2, [r3, #0]
1a003bf2:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a003bf6:	f102 0504 	add.w	r5, r2, #4
1a003bfa:	601d      	str	r5, [r3, #0]
1a003bfc:	d001      	beq.n	1a003c02 <_printf_i+0xce>
1a003bfe:	6812      	ldr	r2, [r2, #0]
1a003c00:	e003      	b.n	1a003c0a <_printf_i+0xd6>
1a003c02:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a003c06:	d0fa      	beq.n	1a003bfe <_printf_i+0xca>
1a003c08:	8812      	ldrh	r2, [r2, #0]
1a003c0a:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a003d54 <_printf_i+0x220>
1a003c0e:	296f      	cmp	r1, #111	; 0x6f
1a003c10:	bf0c      	ite	eq
1a003c12:	2308      	moveq	r3, #8
1a003c14:	230a      	movne	r3, #10
1a003c16:	2100      	movs	r1, #0
1a003c18:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a003c1c:	6865      	ldr	r5, [r4, #4]
1a003c1e:	60a5      	str	r5, [r4, #8]
1a003c20:	2d00      	cmp	r5, #0
1a003c22:	bfa2      	ittt	ge
1a003c24:	6821      	ldrge	r1, [r4, #0]
1a003c26:	f021 0104 	bicge.w	r1, r1, #4
1a003c2a:	6021      	strge	r1, [r4, #0]
1a003c2c:	b90a      	cbnz	r2, 1a003c32 <_printf_i+0xfe>
1a003c2e:	2d00      	cmp	r5, #0
1a003c30:	d046      	beq.n	1a003cc0 <_printf_i+0x18c>
1a003c32:	4605      	mov	r5, r0
1a003c34:	fbb2 f1f3 	udiv	r1, r2, r3
1a003c38:	fb03 2e11 	mls	lr, r3, r1, r2
1a003c3c:	4293      	cmp	r3, r2
1a003c3e:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a003c42:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a003c46:	d939      	bls.n	1a003cbc <_printf_i+0x188>
1a003c48:	2b08      	cmp	r3, #8
1a003c4a:	d10b      	bne.n	1a003c64 <_printf_i+0x130>
1a003c4c:	6823      	ldr	r3, [r4, #0]
1a003c4e:	07da      	lsls	r2, r3, #31
1a003c50:	d508      	bpl.n	1a003c64 <_printf_i+0x130>
1a003c52:	6923      	ldr	r3, [r4, #16]
1a003c54:	6862      	ldr	r2, [r4, #4]
1a003c56:	429a      	cmp	r2, r3
1a003c58:	bfde      	ittt	le
1a003c5a:	2330      	movle	r3, #48	; 0x30
1a003c5c:	f805 3c01 	strble.w	r3, [r5, #-1]
1a003c60:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a003c64:	1b40      	subs	r0, r0, r5
1a003c66:	6120      	str	r0, [r4, #16]
1a003c68:	f8cd 8000 	str.w	r8, [sp]
1a003c6c:	463b      	mov	r3, r7
1a003c6e:	aa03      	add	r2, sp, #12
1a003c70:	4621      	mov	r1, r4
1a003c72:	4630      	mov	r0, r6
1a003c74:	f7ff fee8 	bl	1a003a48 <_printf_common>
1a003c78:	3001      	adds	r0, #1
1a003c7a:	d149      	bne.n	1a003d10 <_printf_i+0x1dc>
1a003c7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003c80:	b005      	add	sp, #20
1a003c82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a003c86:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a003d54 <_printf_i+0x220>
1a003c8a:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a003c8e:	681d      	ldr	r5, [r3, #0]
1a003c90:	6821      	ldr	r1, [r4, #0]
1a003c92:	f855 2b04 	ldr.w	r2, [r5], #4
1a003c96:	601d      	str	r5, [r3, #0]
1a003c98:	060d      	lsls	r5, r1, #24
1a003c9a:	d50b      	bpl.n	1a003cb4 <_printf_i+0x180>
1a003c9c:	07cd      	lsls	r5, r1, #31
1a003c9e:	bf44      	itt	mi
1a003ca0:	f041 0120 	orrmi.w	r1, r1, #32
1a003ca4:	6021      	strmi	r1, [r4, #0]
1a003ca6:	b91a      	cbnz	r2, 1a003cb0 <_printf_i+0x17c>
1a003ca8:	6823      	ldr	r3, [r4, #0]
1a003caa:	f023 0320 	bic.w	r3, r3, #32
1a003cae:	6023      	str	r3, [r4, #0]
1a003cb0:	2310      	movs	r3, #16
1a003cb2:	e7b0      	b.n	1a003c16 <_printf_i+0xe2>
1a003cb4:	064b      	lsls	r3, r1, #25
1a003cb6:	bf48      	it	mi
1a003cb8:	b292      	uxthmi	r2, r2
1a003cba:	e7ef      	b.n	1a003c9c <_printf_i+0x168>
1a003cbc:	460a      	mov	r2, r1
1a003cbe:	e7b9      	b.n	1a003c34 <_printf_i+0x100>
1a003cc0:	4605      	mov	r5, r0
1a003cc2:	e7c1      	b.n	1a003c48 <_printf_i+0x114>
1a003cc4:	681a      	ldr	r2, [r3, #0]
1a003cc6:	f8d4 c000 	ldr.w	ip, [r4]
1a003cca:	6961      	ldr	r1, [r4, #20]
1a003ccc:	1d15      	adds	r5, r2, #4
1a003cce:	601d      	str	r5, [r3, #0]
1a003cd0:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a003cd4:	6813      	ldr	r3, [r2, #0]
1a003cd6:	d001      	beq.n	1a003cdc <_printf_i+0x1a8>
1a003cd8:	6019      	str	r1, [r3, #0]
1a003cda:	e003      	b.n	1a003ce4 <_printf_i+0x1b0>
1a003cdc:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a003ce0:	d0fa      	beq.n	1a003cd8 <_printf_i+0x1a4>
1a003ce2:	8019      	strh	r1, [r3, #0]
1a003ce4:	2300      	movs	r3, #0
1a003ce6:	6123      	str	r3, [r4, #16]
1a003ce8:	4605      	mov	r5, r0
1a003cea:	e7bd      	b.n	1a003c68 <_printf_i+0x134>
1a003cec:	681a      	ldr	r2, [r3, #0]
1a003cee:	1d11      	adds	r1, r2, #4
1a003cf0:	6019      	str	r1, [r3, #0]
1a003cf2:	6815      	ldr	r5, [r2, #0]
1a003cf4:	6862      	ldr	r2, [r4, #4]
1a003cf6:	2100      	movs	r1, #0
1a003cf8:	4628      	mov	r0, r5
1a003cfa:	f000 fa29 	bl	1a004150 <memchr>
1a003cfe:	b108      	cbz	r0, 1a003d04 <_printf_i+0x1d0>
1a003d00:	1b40      	subs	r0, r0, r5
1a003d02:	6060      	str	r0, [r4, #4]
1a003d04:	6863      	ldr	r3, [r4, #4]
1a003d06:	6123      	str	r3, [r4, #16]
1a003d08:	2300      	movs	r3, #0
1a003d0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a003d0e:	e7ab      	b.n	1a003c68 <_printf_i+0x134>
1a003d10:	6923      	ldr	r3, [r4, #16]
1a003d12:	462a      	mov	r2, r5
1a003d14:	4639      	mov	r1, r7
1a003d16:	4630      	mov	r0, r6
1a003d18:	47c0      	blx	r8
1a003d1a:	3001      	adds	r0, #1
1a003d1c:	d0ae      	beq.n	1a003c7c <_printf_i+0x148>
1a003d1e:	6823      	ldr	r3, [r4, #0]
1a003d20:	079b      	lsls	r3, r3, #30
1a003d22:	d413      	bmi.n	1a003d4c <_printf_i+0x218>
1a003d24:	68e0      	ldr	r0, [r4, #12]
1a003d26:	9b03      	ldr	r3, [sp, #12]
1a003d28:	4298      	cmp	r0, r3
1a003d2a:	bfb8      	it	lt
1a003d2c:	4618      	movlt	r0, r3
1a003d2e:	e7a7      	b.n	1a003c80 <_printf_i+0x14c>
1a003d30:	2301      	movs	r3, #1
1a003d32:	464a      	mov	r2, r9
1a003d34:	4639      	mov	r1, r7
1a003d36:	4630      	mov	r0, r6
1a003d38:	47c0      	blx	r8
1a003d3a:	3001      	adds	r0, #1
1a003d3c:	d09e      	beq.n	1a003c7c <_printf_i+0x148>
1a003d3e:	3501      	adds	r5, #1
1a003d40:	68e3      	ldr	r3, [r4, #12]
1a003d42:	9a03      	ldr	r2, [sp, #12]
1a003d44:	1a9b      	subs	r3, r3, r2
1a003d46:	42ab      	cmp	r3, r5
1a003d48:	dcf2      	bgt.n	1a003d30 <_printf_i+0x1fc>
1a003d4a:	e7eb      	b.n	1a003d24 <_printf_i+0x1f0>
1a003d4c:	2500      	movs	r5, #0
1a003d4e:	f104 0919 	add.w	r9, r4, #25
1a003d52:	e7f5      	b.n	1a003d40 <_printf_i+0x20c>
1a003d54:	1a004629 	.word	0x1a004629
1a003d58:	1a00463a 	.word	0x1a00463a

1a003d5c <iprintf>:
1a003d5c:	b40f      	push	{r0, r1, r2, r3}
1a003d5e:	4b0a      	ldr	r3, [pc, #40]	; (1a003d88 <iprintf+0x2c>)
1a003d60:	b513      	push	{r0, r1, r4, lr}
1a003d62:	681c      	ldr	r4, [r3, #0]
1a003d64:	b124      	cbz	r4, 1a003d70 <iprintf+0x14>
1a003d66:	69a3      	ldr	r3, [r4, #24]
1a003d68:	b913      	cbnz	r3, 1a003d70 <iprintf+0x14>
1a003d6a:	4620      	mov	r0, r4
1a003d6c:	f7ff fb98 	bl	1a0034a0 <__sinit>
1a003d70:	ab05      	add	r3, sp, #20
1a003d72:	9a04      	ldr	r2, [sp, #16]
1a003d74:	68a1      	ldr	r1, [r4, #8]
1a003d76:	9301      	str	r3, [sp, #4]
1a003d78:	4620      	mov	r0, r4
1a003d7a:	f7ff fd3d 	bl	1a0037f8 <_vfiprintf_r>
1a003d7e:	b002      	add	sp, #8
1a003d80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a003d84:	b004      	add	sp, #16
1a003d86:	4770      	bx	lr
1a003d88:	10000040 	.word	0x10000040

1a003d8c <_puts_r>:
1a003d8c:	b570      	push	{r4, r5, r6, lr}
1a003d8e:	460e      	mov	r6, r1
1a003d90:	4605      	mov	r5, r0
1a003d92:	b118      	cbz	r0, 1a003d9c <_puts_r+0x10>
1a003d94:	6983      	ldr	r3, [r0, #24]
1a003d96:	b90b      	cbnz	r3, 1a003d9c <_puts_r+0x10>
1a003d98:	f7ff fb82 	bl	1a0034a0 <__sinit>
1a003d9c:	69ab      	ldr	r3, [r5, #24]
1a003d9e:	68ac      	ldr	r4, [r5, #8]
1a003da0:	b913      	cbnz	r3, 1a003da8 <_puts_r+0x1c>
1a003da2:	4628      	mov	r0, r5
1a003da4:	f7ff fb7c 	bl	1a0034a0 <__sinit>
1a003da8:	4b2c      	ldr	r3, [pc, #176]	; (1a003e5c <_puts_r+0xd0>)
1a003daa:	429c      	cmp	r4, r3
1a003dac:	d120      	bne.n	1a003df0 <_puts_r+0x64>
1a003dae:	686c      	ldr	r4, [r5, #4]
1a003db0:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a003db2:	07db      	lsls	r3, r3, #31
1a003db4:	d405      	bmi.n	1a003dc2 <_puts_r+0x36>
1a003db6:	89a3      	ldrh	r3, [r4, #12]
1a003db8:	0598      	lsls	r0, r3, #22
1a003dba:	d402      	bmi.n	1a003dc2 <_puts_r+0x36>
1a003dbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a003dbe:	f7ff fc30 	bl	1a003622 <__retarget_lock_acquire_recursive>
1a003dc2:	89a3      	ldrh	r3, [r4, #12]
1a003dc4:	0719      	lsls	r1, r3, #28
1a003dc6:	d51d      	bpl.n	1a003e04 <_puts_r+0x78>
1a003dc8:	6923      	ldr	r3, [r4, #16]
1a003dca:	b1db      	cbz	r3, 1a003e04 <_puts_r+0x78>
1a003dcc:	3e01      	subs	r6, #1
1a003dce:	68a3      	ldr	r3, [r4, #8]
1a003dd0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a003dd4:	3b01      	subs	r3, #1
1a003dd6:	60a3      	str	r3, [r4, #8]
1a003dd8:	bb39      	cbnz	r1, 1a003e2a <_puts_r+0x9e>
1a003dda:	2b00      	cmp	r3, #0
1a003ddc:	da38      	bge.n	1a003e50 <_puts_r+0xc4>
1a003dde:	4622      	mov	r2, r4
1a003de0:	210a      	movs	r1, #10
1a003de2:	4628      	mov	r0, r5
1a003de4:	f000 f88c 	bl	1a003f00 <__swbuf_r>
1a003de8:	3001      	adds	r0, #1
1a003dea:	d011      	beq.n	1a003e10 <_puts_r+0x84>
1a003dec:	250a      	movs	r5, #10
1a003dee:	e011      	b.n	1a003e14 <_puts_r+0x88>
1a003df0:	4b1b      	ldr	r3, [pc, #108]	; (1a003e60 <_puts_r+0xd4>)
1a003df2:	429c      	cmp	r4, r3
1a003df4:	d101      	bne.n	1a003dfa <_puts_r+0x6e>
1a003df6:	68ac      	ldr	r4, [r5, #8]
1a003df8:	e7da      	b.n	1a003db0 <_puts_r+0x24>
1a003dfa:	4b1a      	ldr	r3, [pc, #104]	; (1a003e64 <_puts_r+0xd8>)
1a003dfc:	429c      	cmp	r4, r3
1a003dfe:	bf08      	it	eq
1a003e00:	68ec      	ldreq	r4, [r5, #12]
1a003e02:	e7d5      	b.n	1a003db0 <_puts_r+0x24>
1a003e04:	4621      	mov	r1, r4
1a003e06:	4628      	mov	r0, r5
1a003e08:	f000 f8cc 	bl	1a003fa4 <__swsetup_r>
1a003e0c:	2800      	cmp	r0, #0
1a003e0e:	d0dd      	beq.n	1a003dcc <_puts_r+0x40>
1a003e10:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
1a003e14:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a003e16:	07da      	lsls	r2, r3, #31
1a003e18:	d405      	bmi.n	1a003e26 <_puts_r+0x9a>
1a003e1a:	89a3      	ldrh	r3, [r4, #12]
1a003e1c:	059b      	lsls	r3, r3, #22
1a003e1e:	d402      	bmi.n	1a003e26 <_puts_r+0x9a>
1a003e20:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a003e22:	f7ff fbff 	bl	1a003624 <__retarget_lock_release_recursive>
1a003e26:	4628      	mov	r0, r5
1a003e28:	bd70      	pop	{r4, r5, r6, pc}
1a003e2a:	2b00      	cmp	r3, #0
1a003e2c:	da04      	bge.n	1a003e38 <_puts_r+0xac>
1a003e2e:	69a2      	ldr	r2, [r4, #24]
1a003e30:	429a      	cmp	r2, r3
1a003e32:	dc06      	bgt.n	1a003e42 <_puts_r+0xb6>
1a003e34:	290a      	cmp	r1, #10
1a003e36:	d004      	beq.n	1a003e42 <_puts_r+0xb6>
1a003e38:	6823      	ldr	r3, [r4, #0]
1a003e3a:	1c5a      	adds	r2, r3, #1
1a003e3c:	6022      	str	r2, [r4, #0]
1a003e3e:	7019      	strb	r1, [r3, #0]
1a003e40:	e7c5      	b.n	1a003dce <_puts_r+0x42>
1a003e42:	4622      	mov	r2, r4
1a003e44:	4628      	mov	r0, r5
1a003e46:	f000 f85b 	bl	1a003f00 <__swbuf_r>
1a003e4a:	3001      	adds	r0, #1
1a003e4c:	d1bf      	bne.n	1a003dce <_puts_r+0x42>
1a003e4e:	e7df      	b.n	1a003e10 <_puts_r+0x84>
1a003e50:	6823      	ldr	r3, [r4, #0]
1a003e52:	250a      	movs	r5, #10
1a003e54:	1c5a      	adds	r2, r3, #1
1a003e56:	6022      	str	r2, [r4, #0]
1a003e58:	701d      	strb	r5, [r3, #0]
1a003e5a:	e7db      	b.n	1a003e14 <_puts_r+0x88>
1a003e5c:	1a0045d4 	.word	0x1a0045d4
1a003e60:	1a0045f4 	.word	0x1a0045f4
1a003e64:	1a0045b4 	.word	0x1a0045b4

1a003e68 <puts>:
1a003e68:	4b02      	ldr	r3, [pc, #8]	; (1a003e74 <puts+0xc>)
1a003e6a:	4601      	mov	r1, r0
1a003e6c:	6818      	ldr	r0, [r3, #0]
1a003e6e:	f7ff bf8d 	b.w	1a003d8c <_puts_r>
1a003e72:	bf00      	nop
1a003e74:	10000040 	.word	0x10000040

1a003e78 <__sread>:
1a003e78:	b510      	push	{r4, lr}
1a003e7a:	460c      	mov	r4, r1
1a003e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003e80:	f7fc fae2 	bl	1a000448 <_read_r>
1a003e84:	2800      	cmp	r0, #0
1a003e86:	bfab      	itete	ge
1a003e88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a003e8a:	89a3      	ldrhlt	r3, [r4, #12]
1a003e8c:	181b      	addge	r3, r3, r0
1a003e8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a003e92:	bfac      	ite	ge
1a003e94:	6563      	strge	r3, [r4, #84]	; 0x54
1a003e96:	81a3      	strhlt	r3, [r4, #12]
1a003e98:	bd10      	pop	{r4, pc}

1a003e9a <__swrite>:
1a003e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003e9e:	461f      	mov	r7, r3
1a003ea0:	898b      	ldrh	r3, [r1, #12]
1a003ea2:	05db      	lsls	r3, r3, #23
1a003ea4:	4605      	mov	r5, r0
1a003ea6:	460c      	mov	r4, r1
1a003ea8:	4616      	mov	r6, r2
1a003eaa:	d505      	bpl.n	1a003eb8 <__swrite+0x1e>
1a003eac:	2302      	movs	r3, #2
1a003eae:	2200      	movs	r2, #0
1a003eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003eb4:	f7fc fac3 	bl	1a00043e <_lseek_r>
1a003eb8:	89a3      	ldrh	r3, [r4, #12]
1a003eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a003ebe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a003ec2:	81a3      	strh	r3, [r4, #12]
1a003ec4:	4632      	mov	r2, r6
1a003ec6:	463b      	mov	r3, r7
1a003ec8:	4628      	mov	r0, r5
1a003eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a003ece:	f7fc bae2 	b.w	1a000496 <_write_r>

1a003ed2 <__sseek>:
1a003ed2:	b510      	push	{r4, lr}
1a003ed4:	460c      	mov	r4, r1
1a003ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003eda:	f7fc fab0 	bl	1a00043e <_lseek_r>
1a003ede:	1c43      	adds	r3, r0, #1
1a003ee0:	89a3      	ldrh	r3, [r4, #12]
1a003ee2:	bf15      	itete	ne
1a003ee4:	6560      	strne	r0, [r4, #84]	; 0x54
1a003ee6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a003eea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a003eee:	81a3      	strheq	r3, [r4, #12]
1a003ef0:	bf18      	it	ne
1a003ef2:	81a3      	strhne	r3, [r4, #12]
1a003ef4:	bd10      	pop	{r4, pc}

1a003ef6 <__sclose>:
1a003ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003efa:	f7fc ba8d 	b.w	1a000418 <_close_r>
1a003efe:	Address 0x000000001a003efe is out of bounds.


1a003f00 <__swbuf_r>:
1a003f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003f02:	460e      	mov	r6, r1
1a003f04:	4614      	mov	r4, r2
1a003f06:	4605      	mov	r5, r0
1a003f08:	b118      	cbz	r0, 1a003f12 <__swbuf_r+0x12>
1a003f0a:	6983      	ldr	r3, [r0, #24]
1a003f0c:	b90b      	cbnz	r3, 1a003f12 <__swbuf_r+0x12>
1a003f0e:	f7ff fac7 	bl	1a0034a0 <__sinit>
1a003f12:	4b21      	ldr	r3, [pc, #132]	; (1a003f98 <__swbuf_r+0x98>)
1a003f14:	429c      	cmp	r4, r3
1a003f16:	d12b      	bne.n	1a003f70 <__swbuf_r+0x70>
1a003f18:	686c      	ldr	r4, [r5, #4]
1a003f1a:	69a3      	ldr	r3, [r4, #24]
1a003f1c:	60a3      	str	r3, [r4, #8]
1a003f1e:	89a3      	ldrh	r3, [r4, #12]
1a003f20:	071a      	lsls	r2, r3, #28
1a003f22:	d52f      	bpl.n	1a003f84 <__swbuf_r+0x84>
1a003f24:	6923      	ldr	r3, [r4, #16]
1a003f26:	b36b      	cbz	r3, 1a003f84 <__swbuf_r+0x84>
1a003f28:	6923      	ldr	r3, [r4, #16]
1a003f2a:	6820      	ldr	r0, [r4, #0]
1a003f2c:	1ac0      	subs	r0, r0, r3
1a003f2e:	6963      	ldr	r3, [r4, #20]
1a003f30:	b2f6      	uxtb	r6, r6
1a003f32:	4283      	cmp	r3, r0
1a003f34:	4637      	mov	r7, r6
1a003f36:	dc04      	bgt.n	1a003f42 <__swbuf_r+0x42>
1a003f38:	4621      	mov	r1, r4
1a003f3a:	4628      	mov	r0, r5
1a003f3c:	f7ff fa1c 	bl	1a003378 <_fflush_r>
1a003f40:	bb30      	cbnz	r0, 1a003f90 <__swbuf_r+0x90>
1a003f42:	68a3      	ldr	r3, [r4, #8]
1a003f44:	3b01      	subs	r3, #1
1a003f46:	60a3      	str	r3, [r4, #8]
1a003f48:	6823      	ldr	r3, [r4, #0]
1a003f4a:	1c5a      	adds	r2, r3, #1
1a003f4c:	6022      	str	r2, [r4, #0]
1a003f4e:	701e      	strb	r6, [r3, #0]
1a003f50:	6963      	ldr	r3, [r4, #20]
1a003f52:	3001      	adds	r0, #1
1a003f54:	4283      	cmp	r3, r0
1a003f56:	d004      	beq.n	1a003f62 <__swbuf_r+0x62>
1a003f58:	89a3      	ldrh	r3, [r4, #12]
1a003f5a:	07db      	lsls	r3, r3, #31
1a003f5c:	d506      	bpl.n	1a003f6c <__swbuf_r+0x6c>
1a003f5e:	2e0a      	cmp	r6, #10
1a003f60:	d104      	bne.n	1a003f6c <__swbuf_r+0x6c>
1a003f62:	4621      	mov	r1, r4
1a003f64:	4628      	mov	r0, r5
1a003f66:	f7ff fa07 	bl	1a003378 <_fflush_r>
1a003f6a:	b988      	cbnz	r0, 1a003f90 <__swbuf_r+0x90>
1a003f6c:	4638      	mov	r0, r7
1a003f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003f70:	4b0a      	ldr	r3, [pc, #40]	; (1a003f9c <__swbuf_r+0x9c>)
1a003f72:	429c      	cmp	r4, r3
1a003f74:	d101      	bne.n	1a003f7a <__swbuf_r+0x7a>
1a003f76:	68ac      	ldr	r4, [r5, #8]
1a003f78:	e7cf      	b.n	1a003f1a <__swbuf_r+0x1a>
1a003f7a:	4b09      	ldr	r3, [pc, #36]	; (1a003fa0 <__swbuf_r+0xa0>)
1a003f7c:	429c      	cmp	r4, r3
1a003f7e:	bf08      	it	eq
1a003f80:	68ec      	ldreq	r4, [r5, #12]
1a003f82:	e7ca      	b.n	1a003f1a <__swbuf_r+0x1a>
1a003f84:	4621      	mov	r1, r4
1a003f86:	4628      	mov	r0, r5
1a003f88:	f000 f80c 	bl	1a003fa4 <__swsetup_r>
1a003f8c:	2800      	cmp	r0, #0
1a003f8e:	d0cb      	beq.n	1a003f28 <__swbuf_r+0x28>
1a003f90:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a003f94:	e7ea      	b.n	1a003f6c <__swbuf_r+0x6c>
1a003f96:	bf00      	nop
1a003f98:	1a0045d4 	.word	0x1a0045d4
1a003f9c:	1a0045f4 	.word	0x1a0045f4
1a003fa0:	1a0045b4 	.word	0x1a0045b4

1a003fa4 <__swsetup_r>:
1a003fa4:	4b32      	ldr	r3, [pc, #200]	; (1a004070 <__swsetup_r+0xcc>)
1a003fa6:	b570      	push	{r4, r5, r6, lr}
1a003fa8:	681d      	ldr	r5, [r3, #0]
1a003faa:	4606      	mov	r6, r0
1a003fac:	460c      	mov	r4, r1
1a003fae:	b125      	cbz	r5, 1a003fba <__swsetup_r+0x16>
1a003fb0:	69ab      	ldr	r3, [r5, #24]
1a003fb2:	b913      	cbnz	r3, 1a003fba <__swsetup_r+0x16>
1a003fb4:	4628      	mov	r0, r5
1a003fb6:	f7ff fa73 	bl	1a0034a0 <__sinit>
1a003fba:	4b2e      	ldr	r3, [pc, #184]	; (1a004074 <__swsetup_r+0xd0>)
1a003fbc:	429c      	cmp	r4, r3
1a003fbe:	d10f      	bne.n	1a003fe0 <__swsetup_r+0x3c>
1a003fc0:	686c      	ldr	r4, [r5, #4]
1a003fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a003fc6:	b29a      	uxth	r2, r3
1a003fc8:	0715      	lsls	r5, r2, #28
1a003fca:	d42c      	bmi.n	1a004026 <__swsetup_r+0x82>
1a003fcc:	06d0      	lsls	r0, r2, #27
1a003fce:	d411      	bmi.n	1a003ff4 <__swsetup_r+0x50>
1a003fd0:	2209      	movs	r2, #9
1a003fd2:	6032      	str	r2, [r6, #0]
1a003fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003fd8:	81a3      	strh	r3, [r4, #12]
1a003fda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003fde:	e03e      	b.n	1a00405e <__swsetup_r+0xba>
1a003fe0:	4b25      	ldr	r3, [pc, #148]	; (1a004078 <__swsetup_r+0xd4>)
1a003fe2:	429c      	cmp	r4, r3
1a003fe4:	d101      	bne.n	1a003fea <__swsetup_r+0x46>
1a003fe6:	68ac      	ldr	r4, [r5, #8]
1a003fe8:	e7eb      	b.n	1a003fc2 <__swsetup_r+0x1e>
1a003fea:	4b24      	ldr	r3, [pc, #144]	; (1a00407c <__swsetup_r+0xd8>)
1a003fec:	429c      	cmp	r4, r3
1a003fee:	bf08      	it	eq
1a003ff0:	68ec      	ldreq	r4, [r5, #12]
1a003ff2:	e7e6      	b.n	1a003fc2 <__swsetup_r+0x1e>
1a003ff4:	0751      	lsls	r1, r2, #29
1a003ff6:	d512      	bpl.n	1a00401e <__swsetup_r+0x7a>
1a003ff8:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a003ffa:	b141      	cbz	r1, 1a00400e <__swsetup_r+0x6a>
1a003ffc:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004000:	4299      	cmp	r1, r3
1a004002:	d002      	beq.n	1a00400a <__swsetup_r+0x66>
1a004004:	4630      	mov	r0, r6
1a004006:	f7ff fb25 	bl	1a003654 <_free_r>
1a00400a:	2300      	movs	r3, #0
1a00400c:	6363      	str	r3, [r4, #52]	; 0x34
1a00400e:	89a3      	ldrh	r3, [r4, #12]
1a004010:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a004014:	81a3      	strh	r3, [r4, #12]
1a004016:	2300      	movs	r3, #0
1a004018:	6063      	str	r3, [r4, #4]
1a00401a:	6923      	ldr	r3, [r4, #16]
1a00401c:	6023      	str	r3, [r4, #0]
1a00401e:	89a3      	ldrh	r3, [r4, #12]
1a004020:	f043 0308 	orr.w	r3, r3, #8
1a004024:	81a3      	strh	r3, [r4, #12]
1a004026:	6923      	ldr	r3, [r4, #16]
1a004028:	b94b      	cbnz	r3, 1a00403e <__swsetup_r+0x9a>
1a00402a:	89a3      	ldrh	r3, [r4, #12]
1a00402c:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a004030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a004034:	d003      	beq.n	1a00403e <__swsetup_r+0x9a>
1a004036:	4621      	mov	r1, r4
1a004038:	4630      	mov	r0, r6
1a00403a:	f000 f845 	bl	1a0040c8 <__smakebuf_r>
1a00403e:	89a2      	ldrh	r2, [r4, #12]
1a004040:	f012 0301 	ands.w	r3, r2, #1
1a004044:	d00c      	beq.n	1a004060 <__swsetup_r+0xbc>
1a004046:	2300      	movs	r3, #0
1a004048:	60a3      	str	r3, [r4, #8]
1a00404a:	6963      	ldr	r3, [r4, #20]
1a00404c:	425b      	negs	r3, r3
1a00404e:	61a3      	str	r3, [r4, #24]
1a004050:	6923      	ldr	r3, [r4, #16]
1a004052:	b953      	cbnz	r3, 1a00406a <__swsetup_r+0xc6>
1a004054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004058:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a00405c:	d1ba      	bne.n	1a003fd4 <__swsetup_r+0x30>
1a00405e:	bd70      	pop	{r4, r5, r6, pc}
1a004060:	0792      	lsls	r2, r2, #30
1a004062:	bf58      	it	pl
1a004064:	6963      	ldrpl	r3, [r4, #20]
1a004066:	60a3      	str	r3, [r4, #8]
1a004068:	e7f2      	b.n	1a004050 <__swsetup_r+0xac>
1a00406a:	2000      	movs	r0, #0
1a00406c:	e7f7      	b.n	1a00405e <__swsetup_r+0xba>
1a00406e:	bf00      	nop
1a004070:	10000040 	.word	0x10000040
1a004074:	1a0045d4 	.word	0x1a0045d4
1a004078:	1a0045f4 	.word	0x1a0045f4
1a00407c:	1a0045b4 	.word	0x1a0045b4

1a004080 <__swhatbuf_r>:
1a004080:	b570      	push	{r4, r5, r6, lr}
1a004082:	460e      	mov	r6, r1
1a004084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004088:	2900      	cmp	r1, #0
1a00408a:	b096      	sub	sp, #88	; 0x58
1a00408c:	4614      	mov	r4, r2
1a00408e:	461d      	mov	r5, r3
1a004090:	da07      	bge.n	1a0040a2 <__swhatbuf_r+0x22>
1a004092:	2300      	movs	r3, #0
1a004094:	602b      	str	r3, [r5, #0]
1a004096:	89b3      	ldrh	r3, [r6, #12]
1a004098:	061a      	lsls	r2, r3, #24
1a00409a:	d410      	bmi.n	1a0040be <__swhatbuf_r+0x3e>
1a00409c:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a0040a0:	e00e      	b.n	1a0040c0 <__swhatbuf_r+0x40>
1a0040a2:	466a      	mov	r2, sp
1a0040a4:	f7fc f9bd 	bl	1a000422 <_fstat_r>
1a0040a8:	2800      	cmp	r0, #0
1a0040aa:	dbf2      	blt.n	1a004092 <__swhatbuf_r+0x12>
1a0040ac:	9a01      	ldr	r2, [sp, #4]
1a0040ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a0040b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a0040b6:	425a      	negs	r2, r3
1a0040b8:	415a      	adcs	r2, r3
1a0040ba:	602a      	str	r2, [r5, #0]
1a0040bc:	e7ee      	b.n	1a00409c <__swhatbuf_r+0x1c>
1a0040be:	2340      	movs	r3, #64	; 0x40
1a0040c0:	2000      	movs	r0, #0
1a0040c2:	6023      	str	r3, [r4, #0]
1a0040c4:	b016      	add	sp, #88	; 0x58
1a0040c6:	bd70      	pop	{r4, r5, r6, pc}

1a0040c8 <__smakebuf_r>:
1a0040c8:	898b      	ldrh	r3, [r1, #12]
1a0040ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a0040cc:	079d      	lsls	r5, r3, #30
1a0040ce:	4606      	mov	r6, r0
1a0040d0:	460c      	mov	r4, r1
1a0040d2:	d507      	bpl.n	1a0040e4 <__smakebuf_r+0x1c>
1a0040d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a0040d8:	6023      	str	r3, [r4, #0]
1a0040da:	6123      	str	r3, [r4, #16]
1a0040dc:	2301      	movs	r3, #1
1a0040de:	6163      	str	r3, [r4, #20]
1a0040e0:	b002      	add	sp, #8
1a0040e2:	bd70      	pop	{r4, r5, r6, pc}
1a0040e4:	ab01      	add	r3, sp, #4
1a0040e6:	466a      	mov	r2, sp
1a0040e8:	f7ff ffca 	bl	1a004080 <__swhatbuf_r>
1a0040ec:	9900      	ldr	r1, [sp, #0]
1a0040ee:	4605      	mov	r5, r0
1a0040f0:	4630      	mov	r0, r6
1a0040f2:	f7ff fafd 	bl	1a0036f0 <_malloc_r>
1a0040f6:	b948      	cbnz	r0, 1a00410c <__smakebuf_r+0x44>
1a0040f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0040fc:	059a      	lsls	r2, r3, #22
1a0040fe:	d4ef      	bmi.n	1a0040e0 <__smakebuf_r+0x18>
1a004100:	f023 0303 	bic.w	r3, r3, #3
1a004104:	f043 0302 	orr.w	r3, r3, #2
1a004108:	81a3      	strh	r3, [r4, #12]
1a00410a:	e7e3      	b.n	1a0040d4 <__smakebuf_r+0xc>
1a00410c:	4b0d      	ldr	r3, [pc, #52]	; (1a004144 <__smakebuf_r+0x7c>)
1a00410e:	62b3      	str	r3, [r6, #40]	; 0x28
1a004110:	89a3      	ldrh	r3, [r4, #12]
1a004112:	6020      	str	r0, [r4, #0]
1a004114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004118:	81a3      	strh	r3, [r4, #12]
1a00411a:	9b00      	ldr	r3, [sp, #0]
1a00411c:	6163      	str	r3, [r4, #20]
1a00411e:	9b01      	ldr	r3, [sp, #4]
1a004120:	6120      	str	r0, [r4, #16]
1a004122:	b15b      	cbz	r3, 1a00413c <__smakebuf_r+0x74>
1a004124:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004128:	4630      	mov	r0, r6
1a00412a:	f7fc f97f 	bl	1a00042c <_isatty_r>
1a00412e:	b128      	cbz	r0, 1a00413c <__smakebuf_r+0x74>
1a004130:	89a3      	ldrh	r3, [r4, #12]
1a004132:	f023 0303 	bic.w	r3, r3, #3
1a004136:	f043 0301 	orr.w	r3, r3, #1
1a00413a:	81a3      	strh	r3, [r4, #12]
1a00413c:	89a3      	ldrh	r3, [r4, #12]
1a00413e:	431d      	orrs	r5, r3
1a004140:	81a5      	strh	r5, [r4, #12]
1a004142:	e7cd      	b.n	1a0040e0 <__smakebuf_r+0x18>
1a004144:	1a003439 	.word	0x1a003439
1a004148:	ffffffff 	.word	0xffffffff
1a00414c:	ffffffff 	.word	0xffffffff

1a004150 <memchr>:
1a004150:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a004154:	2a10      	cmp	r2, #16
1a004156:	db2b      	blt.n	1a0041b0 <memchr+0x60>
1a004158:	f010 0f07 	tst.w	r0, #7
1a00415c:	d008      	beq.n	1a004170 <memchr+0x20>
1a00415e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004162:	3a01      	subs	r2, #1
1a004164:	428b      	cmp	r3, r1
1a004166:	d02d      	beq.n	1a0041c4 <memchr+0x74>
1a004168:	f010 0f07 	tst.w	r0, #7
1a00416c:	b342      	cbz	r2, 1a0041c0 <memchr+0x70>
1a00416e:	d1f6      	bne.n	1a00415e <memchr+0xe>
1a004170:	b4f0      	push	{r4, r5, r6, r7}
1a004172:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a004176:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00417a:	f022 0407 	bic.w	r4, r2, #7
1a00417e:	f07f 0700 	mvns.w	r7, #0
1a004182:	2300      	movs	r3, #0
1a004184:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a004188:	3c08      	subs	r4, #8
1a00418a:	ea85 0501 	eor.w	r5, r5, r1
1a00418e:	ea86 0601 	eor.w	r6, r6, r1
1a004192:	fa85 f547 	uadd8	r5, r5, r7
1a004196:	faa3 f587 	sel	r5, r3, r7
1a00419a:	fa86 f647 	uadd8	r6, r6, r7
1a00419e:	faa5 f687 	sel	r6, r5, r7
1a0041a2:	b98e      	cbnz	r6, 1a0041c8 <memchr+0x78>
1a0041a4:	d1ee      	bne.n	1a004184 <memchr+0x34>
1a0041a6:	bcf0      	pop	{r4, r5, r6, r7}
1a0041a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0041ac:	f002 0207 	and.w	r2, r2, #7
1a0041b0:	b132      	cbz	r2, 1a0041c0 <memchr+0x70>
1a0041b2:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0041b6:	3a01      	subs	r2, #1
1a0041b8:	ea83 0301 	eor.w	r3, r3, r1
1a0041bc:	b113      	cbz	r3, 1a0041c4 <memchr+0x74>
1a0041be:	d1f8      	bne.n	1a0041b2 <memchr+0x62>
1a0041c0:	2000      	movs	r0, #0
1a0041c2:	4770      	bx	lr
1a0041c4:	3801      	subs	r0, #1
1a0041c6:	4770      	bx	lr
1a0041c8:	2d00      	cmp	r5, #0
1a0041ca:	bf06      	itte	eq
1a0041cc:	4635      	moveq	r5, r6
1a0041ce:	3803      	subeq	r0, #3
1a0041d0:	3807      	subne	r0, #7
1a0041d2:	f015 0f01 	tst.w	r5, #1
1a0041d6:	d107      	bne.n	1a0041e8 <memchr+0x98>
1a0041d8:	3001      	adds	r0, #1
1a0041da:	f415 7f80 	tst.w	r5, #256	; 0x100
1a0041de:	bf02      	ittt	eq
1a0041e0:	3001      	addeq	r0, #1
1a0041e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a0041e6:	3001      	addeq	r0, #1
1a0041e8:	bcf0      	pop	{r4, r5, r6, r7}
1a0041ea:	3801      	subs	r0, #1
1a0041ec:	4770      	bx	lr
1a0041ee:	bf00      	nop

1a0041f0 <__malloc_lock>:
1a0041f0:	4801      	ldr	r0, [pc, #4]	; (1a0041f8 <__malloc_lock+0x8>)
1a0041f2:	f7ff ba16 	b.w	1a003622 <__retarget_lock_acquire_recursive>
1a0041f6:	bf00      	nop
1a0041f8:	10002288 	.word	0x10002288

1a0041fc <__malloc_unlock>:
1a0041fc:	4801      	ldr	r0, [pc, #4]	; (1a004204 <__malloc_unlock+0x8>)
1a0041fe:	f7ff ba11 	b.w	1a003624 <__retarget_lock_release_recursive>
1a004202:	bf00      	nop
1a004204:	10002288 	.word	0x10002288
1a004208:	72656a45 	.word	0x72656a45
1a00420c:	69636963 	.word	0x69636963
1a004210:	5f42206f 	.word	0x5f42206f
1a004214:	000d2e31 	.word	0x000d2e31
1a004218:	72616568 	.word	0x72616568
1a00421c:	65625f74 	.word	0x65625f74
1a004220:	00007461 	.word	0x00007461
1a004224:	6f727245 	.word	0x6f727245
1a004228:	6c612072 	.word	0x6c612072
1a00422c:	65726320 	.word	0x65726320
1a004230:	6c207261 	.word	0x6c207261
1a004234:	74207361 	.word	0x74207361
1a004238:	61657261 	.word	0x61657261
1a00423c:	000d2e73 	.word	0x000d2e73
1a004240:	6c707041 	.word	0x6c707041
1a004244:	74616369 	.word	0x74616369
1a004248:	206e6f69 	.word	0x206e6f69
1a00424c:	6c6c614d 	.word	0x6c6c614d
1a004250:	4620636f 	.word	0x4620636f
1a004254:	656c6961 	.word	0x656c6961
1a004258:	6f482064 	.word	0x6f482064
1a00425c:	0d216b6f 	.word	0x0d216b6f
1a004260:	00000000 	.word	0x00000000
1a004264:	7362696c 	.word	0x7362696c
1a004268:	6572662f 	.word	0x6572662f
1a00426c:	6f747265 	.word	0x6f747265
1a004270:	6f732f73 	.word	0x6f732f73
1a004274:	65637275 	.word	0x65637275
1a004278:	6f6f682f 	.word	0x6f6f682f
1a00427c:	632e736b 	.word	0x632e736b
1a004280:	ffffff00 	.word	0xffffff00
1a004284:	70410a0d 	.word	0x70410a0d
1a004288:	63696c70 	.word	0x63696c70
1a00428c:	6f697461 	.word	0x6f697461
1a004290:	7453206e 	.word	0x7453206e
1a004294:	206b6361 	.word	0x206b6361
1a004298:	7265764f 	.word	0x7265764f
1a00429c:	776f6c66 	.word	0x776f6c66
1a0042a0:	6f202121 	.word	0x6f202121
1a0042a4:	6154206e 	.word	0x6154206e
1a0042a8:	203a6b73 	.word	0x203a6b73
1a0042ac:	0a0d7325 	.word	0x0a0d7325
1a0042b0:	ffffff00 	.word	0xffffff00
1a0042b4:	41760a0d 	.word	0x41760a0d
1a0042b8:	72657373 	.word	0x72657373
1a0042bc:	6c614374 	.word	0x6c614374
1a0042c0:	2864656c 	.word	0x2864656c
1a0042c4:	200a0d29 	.word	0x200a0d29
1a0042c8:	4c4c2020 	.word	0x4c4c2020
1a0042cc:	20656e69 	.word	0x20656e69
1a0042d0:	626d754e 	.word	0x626d754e
1a0042d4:	3d207265 	.word	0x3d207265
1a0042d8:	0d642520 	.word	0x0d642520
1a0042dc:	2020200a 	.word	0x2020200a
1a0042e0:	656c6946 	.word	0x656c6946
1a0042e4:	6d614e20 	.word	0x6d614e20
1a0042e8:	203d2065 	.word	0x203d2065
1a0042ec:	0a0d7325 	.word	0x0a0d7325
1a0042f0:	ff000a0d 	.word	0xff000a0d
1a0042f4:	454c4449 	.word	0x454c4449
1a0042f8:	ffffff00 	.word	0xffffff00
1a0042fc:	51726d54 	.word	0x51726d54
1a004300:	ffffff00 	.word	0xffffff00
1a004304:	20726d54 	.word	0x20726d54
1a004308:	00637653 	.word	0x00637653

1a00430c <ExtRateIn>:
1a00430c:	00000000                                ....

1a004310 <GpioButtons>:
1a004310:	08000400 09010900                       ........

1a004318 <GpioLeds>:
1a004318:	01050005 0e000205 0c010b01              ............

1a004324 <GpioPorts>:
1a004324:	03030003 0f050403 05031005 07030603     ................
1a004334:	ffff0802                                ....

1a004338 <OscRateIn>:
1a004338:	00b71b00                                ....

1a00433c <InitClkStates>:
1a00433c:	01010f01                                ....

1a004340 <pinmuxing>:
1a004340:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004350:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004360:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004370:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004380:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a004390:	00d50301 00d50401 00160107 00560207     ..............V.
1a0043a0:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0043b0:	00570206                                ..W.

1a0043b4 <UART_BClock>:
1a0043b4:	01a201c2 01620182                       ......b.

1a0043bc <UART_PClock>:
1a0043bc:	00820081 00a200a1 08040201 0f0f0f03     ................
1a0043cc:	000000ff                                ....

1a0043d0 <periph_to_base>:
1a0043d0:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0043e0:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a0043f0:	000100e0 01000100 01200003 00060120     .......... . ...
1a004400:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a004410:	01820013 00120182 01a201a2 01c20011     ................
1a004420:	001001c2 01e201e2 0202000f 000e0202     ................
1a004430:	02220222 0223000d 001c0223              "."...#.#...

1a00443c <InitClkStates>:
1a00443c:	00010100 00010909 0001090a 01010701     ................
1a00444c:	00010902 00010906 0101090c 0001090d     ................
1a00445c:	0001090e 0001090f 00010910 00010911     ................
1a00446c:	00010912 00010913 00011114 00011119     ................
1a00447c:	0001111a 0001111b                       ........

1a004484 <lpcUarts>:
1a004484:	40081000 06020406 00180205 40081000     ...@...........@
1a004494:	09070509 00180706 40082000 00000000     ......... .@....
1a0044a4:	00190000 400c1000 07060107 001a0602     .......@........
1a0044b4:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a0044c4:	02020302 001b0204                       ........

1a0044cc <gpioPinsInit>:
1a0044cc:	02000104 00050701 05010d03 04080100     ................
1a0044dc:	02020002 02000304 00000403 04070002     ................
1a0044ec:	030c0300 09050402 05040103 04030208     ................
1a0044fc:	04020305 06040504 0802000c 03000b06     ................
1a00450c:	00090607 07060503 060f0504 03030004     ................
1a00451c:	02000404 00050404 06040502 04060200     ................
1a00452c:	0c050408 05040a04 0003010e 14010a00     ................
1a00453c:	010f0000 0d000012 00001101 0010010c     ................
1a00454c:	07070300 000f0300 01000001 00000000     ................
1a00455c:	000a0600 08060603 06100504 04030005     ................
1a00456c:	03000106 04090400 04010d05 010b0000     ................
1a00457c:	0200000f 00000001 00010104 02010800     ................
1a00458c:	01090000 09010006 05040002 04010200     ................
1a00459c:	02020105 02020504 0e00000a 01000b02     ................
1a0045ac:	000c020b ffff0c01                       ........

1a0045b4 <__sf_fake_stderr>:
	...

1a0045d4 <__sf_fake_stdin>:
	...

1a0045f4 <__sf_fake_stdout>:
	...

1a004614 <_global_impure_ptr>:
1a004614:	10000044 2b302d23 6c680020 6665004c     D...#-0+ .hlL.ef
1a004624:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a004634:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a004644:	64636261 ff006665                       abcdef..
