/// Auto-generated bit field definitions for ADC
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f0::adc {

using namespace alloy::hal::bitfields;

// ============================================================================
// ADC Bit Field Definitions
// ============================================================================

/// ISR - interrupt and status register
namespace isr {
/// ADC ready
/// Position: 0, Width: 1
using ADRDY = BitField<0, 1>;
constexpr uint32_t ADRDY_Pos = 0;
constexpr uint32_t ADRDY_Msk = ADRDY::mask;

/// End of sampling flag
/// Position: 1, Width: 1
using EOSMP = BitField<1, 1>;
constexpr uint32_t EOSMP_Pos = 1;
constexpr uint32_t EOSMP_Msk = EOSMP::mask;

/// End of conversion flag
/// Position: 2, Width: 1
using EOC = BitField<2, 1>;
constexpr uint32_t EOC_Pos = 2;
constexpr uint32_t EOC_Msk = EOC::mask;

/// End of sequence flag
/// Position: 3, Width: 1
using EOS = BitField<3, 1>;
constexpr uint32_t EOS_Pos = 3;
constexpr uint32_t EOS_Msk = EOS::mask;

/// ADC overrun
/// Position: 4, Width: 1
using OVR = BitField<4, 1>;
constexpr uint32_t OVR_Pos = 4;
constexpr uint32_t OVR_Msk = OVR::mask;

/// Analog watchdog flag
/// Position: 7, Width: 1
using AWD = BitField<7, 1>;
constexpr uint32_t AWD_Pos = 7;
constexpr uint32_t AWD_Msk = AWD::mask;

}  // namespace isr

/// IER - interrupt enable register
namespace ier {
/// ADC ready interrupt enable
/// Position: 0, Width: 1
using ADRDYIE = BitField<0, 1>;
constexpr uint32_t ADRDYIE_Pos = 0;
constexpr uint32_t ADRDYIE_Msk = ADRDYIE::mask;

/// End of sampling flag interrupt enable
/// Position: 1, Width: 1
using EOSMPIE = BitField<1, 1>;
constexpr uint32_t EOSMPIE_Pos = 1;
constexpr uint32_t EOSMPIE_Msk = EOSMPIE::mask;

/// End of conversion interrupt enable
/// Position: 2, Width: 1
using EOCIE = BitField<2, 1>;
constexpr uint32_t EOCIE_Pos = 2;
constexpr uint32_t EOCIE_Msk = EOCIE::mask;

/// End of conversion sequence interrupt enable
/// Position: 3, Width: 1
using EOSIE = BitField<3, 1>;
constexpr uint32_t EOSIE_Pos = 3;
constexpr uint32_t EOSIE_Msk = EOSIE::mask;

/// Overrun interrupt enable
/// Position: 4, Width: 1
using OVRIE = BitField<4, 1>;
constexpr uint32_t OVRIE_Pos = 4;
constexpr uint32_t OVRIE_Msk = OVRIE::mask;

/// Analog watchdog interrupt enable
/// Position: 7, Width: 1
using AWDIE = BitField<7, 1>;
constexpr uint32_t AWDIE_Pos = 7;
constexpr uint32_t AWDIE_Msk = AWDIE::mask;

}  // namespace ier

/// CR - control register
namespace cr {
/// ADC enable command
/// Position: 0, Width: 1
using ADEN = BitField<0, 1>;
constexpr uint32_t ADEN_Pos = 0;
constexpr uint32_t ADEN_Msk = ADEN::mask;

/// ADC disable command
/// Position: 1, Width: 1
using ADDIS = BitField<1, 1>;
constexpr uint32_t ADDIS_Pos = 1;
constexpr uint32_t ADDIS_Msk = ADDIS::mask;

/// ADC start conversion command
/// Position: 2, Width: 1
using ADSTART = BitField<2, 1>;
constexpr uint32_t ADSTART_Pos = 2;
constexpr uint32_t ADSTART_Msk = ADSTART::mask;

/// ADC stop conversion command
/// Position: 4, Width: 1
using ADSTP = BitField<4, 1>;
constexpr uint32_t ADSTP_Pos = 4;
constexpr uint32_t ADSTP_Msk = ADSTP::mask;

/// ADC calibration
/// Position: 31, Width: 1
using ADCAL = BitField<31, 1>;
constexpr uint32_t ADCAL_Pos = 31;
constexpr uint32_t ADCAL_Msk = ADCAL::mask;

}  // namespace cr

/// CFGR1 - configuration register 1
namespace cfgr1 {
/// Direct memory access enable
/// Position: 0, Width: 1
using DMAEN = BitField<0, 1>;
constexpr uint32_t DMAEN_Pos = 0;
constexpr uint32_t DMAEN_Msk = DMAEN::mask;

/// Direct memery access configuration
/// Position: 1, Width: 1
using DMACFG = BitField<1, 1>;
constexpr uint32_t DMACFG_Pos = 1;
constexpr uint32_t DMACFG_Msk = DMACFG::mask;

/// Scan sequence direction
/// Position: 2, Width: 1
using SCANDIR = BitField<2, 1>;
constexpr uint32_t SCANDIR_Pos = 2;
constexpr uint32_t SCANDIR_Msk = SCANDIR::mask;

/// Data resolution
/// Position: 3, Width: 2
using RES = BitField<3, 2>;
constexpr uint32_t RES_Pos = 3;
constexpr uint32_t RES_Msk = RES::mask;

/// Data alignment
/// Position: 5, Width: 1
using ALIGN = BitField<5, 1>;
constexpr uint32_t ALIGN_Pos = 5;
constexpr uint32_t ALIGN_Msk = ALIGN::mask;

/// External trigger selection
/// Position: 6, Width: 3
using EXTSEL = BitField<6, 3>;
constexpr uint32_t EXTSEL_Pos = 6;
constexpr uint32_t EXTSEL_Msk = EXTSEL::mask;

/// External trigger enable and polarity selection
/// Position: 10, Width: 2
using EXTEN = BitField<10, 2>;
constexpr uint32_t EXTEN_Pos = 10;
constexpr uint32_t EXTEN_Msk = EXTEN::mask;

/// Overrun management mode
/// Position: 12, Width: 1
using OVRMOD = BitField<12, 1>;
constexpr uint32_t OVRMOD_Pos = 12;
constexpr uint32_t OVRMOD_Msk = OVRMOD::mask;

/// Single / continuous conversion mode
/// Position: 13, Width: 1
using CONT = BitField<13, 1>;
constexpr uint32_t CONT_Pos = 13;
constexpr uint32_t CONT_Msk = CONT::mask;

/// Auto-delayed conversion mode
/// Position: 14, Width: 1
using AUTDLY = BitField<14, 1>;
constexpr uint32_t AUTDLY_Pos = 14;
constexpr uint32_t AUTDLY_Msk = AUTDLY::mask;

/// Auto-off mode
/// Position: 15, Width: 1
using AUTOFF = BitField<15, 1>;
constexpr uint32_t AUTOFF_Pos = 15;
constexpr uint32_t AUTOFF_Msk = AUTOFF::mask;

/// Discontinuous mode
/// Position: 16, Width: 1
using DISCEN = BitField<16, 1>;
constexpr uint32_t DISCEN_Pos = 16;
constexpr uint32_t DISCEN_Msk = DISCEN::mask;

/// Enable the watchdog on a single channel or on all channels
/// Position: 22, Width: 1
using AWDSGL = BitField<22, 1>;
constexpr uint32_t AWDSGL_Pos = 22;
constexpr uint32_t AWDSGL_Msk = AWDSGL::mask;

/// Analog watchdog enable
/// Position: 23, Width: 1
using AWDEN = BitField<23, 1>;
constexpr uint32_t AWDEN_Pos = 23;
constexpr uint32_t AWDEN_Msk = AWDEN::mask;

/// Analog watchdog channel selection
/// Position: 26, Width: 5
using AWDCH = BitField<26, 5>;
constexpr uint32_t AWDCH_Pos = 26;
constexpr uint32_t AWDCH_Msk = AWDCH::mask;

}  // namespace cfgr1

/// CFGR2 - configuration register 2
namespace cfgr2 {
/// JITOFF_D2
/// Position: 30, Width: 1
using JITOFF_D2 = BitField<30, 1>;
constexpr uint32_t JITOFF_D2_Pos = 30;
constexpr uint32_t JITOFF_D2_Msk = JITOFF_D2::mask;

/// JITOFF_D4
/// Position: 31, Width: 1
using JITOFF_D4 = BitField<31, 1>;
constexpr uint32_t JITOFF_D4_Pos = 31;
constexpr uint32_t JITOFF_D4_Msk = JITOFF_D4::mask;

}  // namespace cfgr2

/// SMPR - sampling time register
namespace smpr {
/// Sampling time selection
/// Position: 0, Width: 3
using SMPR = BitField<0, 3>;
constexpr uint32_t SMPR_Pos = 0;
constexpr uint32_t SMPR_Msk = SMPR::mask;

}  // namespace smpr

/// TR - watchdog threshold register
namespace tr {
/// Analog watchdog lower threshold
/// Position: 0, Width: 12
using LT = BitField<0, 12>;
constexpr uint32_t LT_Pos = 0;
constexpr uint32_t LT_Msk = LT::mask;

/// Analog watchdog higher threshold
/// Position: 16, Width: 12
using HT = BitField<16, 12>;
constexpr uint32_t HT_Pos = 16;
constexpr uint32_t HT_Msk = HT::mask;

}  // namespace tr

/// CHSELR - channel selection register
namespace chselr {
/// Channel-x selection
/// Position: 0, Width: 1
using CHSEL0 = BitField<0, 1>;
constexpr uint32_t CHSEL0_Pos = 0;
constexpr uint32_t CHSEL0_Msk = CHSEL0::mask;

/// Channel-x selection
/// Position: 1, Width: 1
using CHSEL1 = BitField<1, 1>;
constexpr uint32_t CHSEL1_Pos = 1;
constexpr uint32_t CHSEL1_Msk = CHSEL1::mask;

/// Channel-x selection
/// Position: 2, Width: 1
using CHSEL2 = BitField<2, 1>;
constexpr uint32_t CHSEL2_Pos = 2;
constexpr uint32_t CHSEL2_Msk = CHSEL2::mask;

/// Channel-x selection
/// Position: 3, Width: 1
using CHSEL3 = BitField<3, 1>;
constexpr uint32_t CHSEL3_Pos = 3;
constexpr uint32_t CHSEL3_Msk = CHSEL3::mask;

/// Channel-x selection
/// Position: 4, Width: 1
using CHSEL4 = BitField<4, 1>;
constexpr uint32_t CHSEL4_Pos = 4;
constexpr uint32_t CHSEL4_Msk = CHSEL4::mask;

/// Channel-x selection
/// Position: 5, Width: 1
using CHSEL5 = BitField<5, 1>;
constexpr uint32_t CHSEL5_Pos = 5;
constexpr uint32_t CHSEL5_Msk = CHSEL5::mask;

/// Channel-x selection
/// Position: 6, Width: 1
using CHSEL6 = BitField<6, 1>;
constexpr uint32_t CHSEL6_Pos = 6;
constexpr uint32_t CHSEL6_Msk = CHSEL6::mask;

/// Channel-x selection
/// Position: 7, Width: 1
using CHSEL7 = BitField<7, 1>;
constexpr uint32_t CHSEL7_Pos = 7;
constexpr uint32_t CHSEL7_Msk = CHSEL7::mask;

/// Channel-x selection
/// Position: 8, Width: 1
using CHSEL8 = BitField<8, 1>;
constexpr uint32_t CHSEL8_Pos = 8;
constexpr uint32_t CHSEL8_Msk = CHSEL8::mask;

/// Channel-x selection
/// Position: 9, Width: 1
using CHSEL9 = BitField<9, 1>;
constexpr uint32_t CHSEL9_Pos = 9;
constexpr uint32_t CHSEL9_Msk = CHSEL9::mask;

/// Channel-x selection
/// Position: 10, Width: 1
using CHSEL10 = BitField<10, 1>;
constexpr uint32_t CHSEL10_Pos = 10;
constexpr uint32_t CHSEL10_Msk = CHSEL10::mask;

/// Channel-x selection
/// Position: 11, Width: 1
using CHSEL11 = BitField<11, 1>;
constexpr uint32_t CHSEL11_Pos = 11;
constexpr uint32_t CHSEL11_Msk = CHSEL11::mask;

/// Channel-x selection
/// Position: 12, Width: 1
using CHSEL12 = BitField<12, 1>;
constexpr uint32_t CHSEL12_Pos = 12;
constexpr uint32_t CHSEL12_Msk = CHSEL12::mask;

/// Channel-x selection
/// Position: 13, Width: 1
using CHSEL13 = BitField<13, 1>;
constexpr uint32_t CHSEL13_Pos = 13;
constexpr uint32_t CHSEL13_Msk = CHSEL13::mask;

/// Channel-x selection
/// Position: 14, Width: 1
using CHSEL14 = BitField<14, 1>;
constexpr uint32_t CHSEL14_Pos = 14;
constexpr uint32_t CHSEL14_Msk = CHSEL14::mask;

/// Channel-x selection
/// Position: 15, Width: 1
using CHSEL15 = BitField<15, 1>;
constexpr uint32_t CHSEL15_Pos = 15;
constexpr uint32_t CHSEL15_Msk = CHSEL15::mask;

/// Channel-x selection
/// Position: 16, Width: 1
using CHSEL16 = BitField<16, 1>;
constexpr uint32_t CHSEL16_Pos = 16;
constexpr uint32_t CHSEL16_Msk = CHSEL16::mask;

/// Channel-x selection
/// Position: 17, Width: 1
using CHSEL17 = BitField<17, 1>;
constexpr uint32_t CHSEL17_Pos = 17;
constexpr uint32_t CHSEL17_Msk = CHSEL17::mask;

/// Channel-x selection
/// Position: 18, Width: 1
using CHSEL18 = BitField<18, 1>;
constexpr uint32_t CHSEL18_Pos = 18;
constexpr uint32_t CHSEL18_Msk = CHSEL18::mask;

}  // namespace chselr

/// DR - data register
namespace dr {
/// Converted data
/// Position: 0, Width: 16
using DATA = BitField<0, 16>;
constexpr uint32_t DATA_Pos = 0;
constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace dr

/// CCR - common configuration register
namespace ccr {
/// Temperature sensor and VREFINT enable
/// Position: 22, Width: 1
using VREFEN = BitField<22, 1>;
constexpr uint32_t VREFEN_Pos = 22;
constexpr uint32_t VREFEN_Msk = VREFEN::mask;

/// Temperature sensor enable
/// Position: 23, Width: 1
using TSEN = BitField<23, 1>;
constexpr uint32_t TSEN_Pos = 23;
constexpr uint32_t TSEN_Msk = TSEN::mask;

/// VBAT enable
/// Position: 24, Width: 1
using VBATEN = BitField<24, 1>;
constexpr uint32_t VBATEN_Pos = 24;
constexpr uint32_t VBATEN_Msk = VBATEN::mask;

}  // namespace ccr

}  // namespace alloy::hal::st::stm32f0::adc
