// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_fft_stage_clone_clone (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_0_address0,
        in_r_0_ce0,
        in_r_0_q0,
        in_r_0_address1,
        in_r_0_ce1,
        in_r_0_q1,
        in_r_1_address0,
        in_r_1_ce0,
        in_r_1_q0,
        in_r_1_address1,
        in_r_1_ce1,
        in_r_1_q1,
        in_r_2_address0,
        in_r_2_ce0,
        in_r_2_q0,
        in_r_2_address1,
        in_r_2_ce1,
        in_r_2_q1,
        in_r_3_address0,
        in_r_3_ce0,
        in_r_3_q0,
        in_r_3_address1,
        in_r_3_ce1,
        in_r_3_q1,
        in_i_0_address0,
        in_i_0_ce0,
        in_i_0_q0,
        in_i_0_address1,
        in_i_0_ce1,
        in_i_0_q1,
        in_i_1_address0,
        in_i_1_ce0,
        in_i_1_q0,
        in_i_1_address1,
        in_i_1_ce1,
        in_i_1_q1,
        in_i_2_address0,
        in_i_2_ce0,
        in_i_2_q0,
        in_i_2_address1,
        in_i_2_ce1,
        in_i_2_q1,
        in_i_3_address0,
        in_i_3_ce0,
        in_i_3_q0,
        in_i_3_address1,
        in_i_3_ce1,
        in_i_3_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1,
        out_i_address0,
        out_i_ce0,
        out_i_we0,
        out_i_d0,
        out_i_address1,
        out_i_ce1,
        out_i_we1,
        out_i_d1,
        gm_re_tab_address0,
        gm_re_tab_ce0,
        gm_re_tab_q0,
        gm_im_tab_address0,
        gm_im_tab_ce0,
        gm_im_tab_q0,
        grp_fu_182_p_din0,
        grp_fu_182_p_din1,
        grp_fu_182_p_opcode,
        grp_fu_182_p_dout0,
        grp_fu_182_p_ce,
        grp_fu_186_p_din0,
        grp_fu_186_p_din1,
        grp_fu_186_p_opcode,
        grp_fu_186_p_dout0,
        grp_fu_186_p_ce,
        grp_fu_190_p_din0,
        grp_fu_190_p_din1,
        grp_fu_190_p_opcode,
        grp_fu_190_p_dout0,
        grp_fu_190_p_ce,
        grp_fu_194_p_din0,
        grp_fu_194_p_din1,
        grp_fu_194_p_opcode,
        grp_fu_194_p_dout0,
        grp_fu_194_p_ce,
        grp_fu_198_p_din0,
        grp_fu_198_p_din1,
        grp_fu_198_p_opcode,
        grp_fu_198_p_dout0,
        grp_fu_198_p_ce,
        grp_fu_202_p_din0,
        grp_fu_202_p_din1,
        grp_fu_202_p_opcode,
        grp_fu_202_p_dout0,
        grp_fu_202_p_ce,
        grp_fu_206_p_din0,
        grp_fu_206_p_din1,
        grp_fu_206_p_dout0,
        grp_fu_206_p_ce,
        grp_fu_210_p_din0,
        grp_fu_210_p_din1,
        grp_fu_210_p_dout0,
        grp_fu_210_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] in_r_0_address0;
output   in_r_0_ce0;
input  [63:0] in_r_0_q0;
output  [6:0] in_r_0_address1;
output   in_r_0_ce1;
input  [63:0] in_r_0_q1;
output  [6:0] in_r_1_address0;
output   in_r_1_ce0;
input  [63:0] in_r_1_q0;
output  [6:0] in_r_1_address1;
output   in_r_1_ce1;
input  [63:0] in_r_1_q1;
output  [6:0] in_r_2_address0;
output   in_r_2_ce0;
input  [63:0] in_r_2_q0;
output  [6:0] in_r_2_address1;
output   in_r_2_ce1;
input  [63:0] in_r_2_q1;
output  [6:0] in_r_3_address0;
output   in_r_3_ce0;
input  [63:0] in_r_3_q0;
output  [6:0] in_r_3_address1;
output   in_r_3_ce1;
input  [63:0] in_r_3_q1;
output  [6:0] in_i_0_address0;
output   in_i_0_ce0;
input  [63:0] in_i_0_q0;
output  [6:0] in_i_0_address1;
output   in_i_0_ce1;
input  [63:0] in_i_0_q1;
output  [6:0] in_i_1_address0;
output   in_i_1_ce0;
input  [63:0] in_i_1_q0;
output  [6:0] in_i_1_address1;
output   in_i_1_ce1;
input  [63:0] in_i_1_q1;
output  [6:0] in_i_2_address0;
output   in_i_2_ce0;
input  [63:0] in_i_2_q0;
output  [6:0] in_i_2_address1;
output   in_i_2_ce1;
input  [63:0] in_i_2_q1;
output  [6:0] in_i_3_address0;
output   in_i_3_ce0;
input  [63:0] in_i_3_q0;
output  [6:0] in_i_3_address1;
output   in_i_3_ce1;
input  [63:0] in_i_3_q1;
output  [8:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [63:0] out_r_d0;
output  [8:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [63:0] out_r_d1;
output  [8:0] out_i_address0;
output   out_i_ce0;
output   out_i_we0;
output  [63:0] out_i_d0;
output  [8:0] out_i_address1;
output   out_i_ce1;
output   out_i_we1;
output  [63:0] out_i_d1;
output  [9:0] gm_re_tab_address0;
output   gm_re_tab_ce0;
input  [63:0] gm_re_tab_q0;
output  [9:0] gm_im_tab_address0;
output   gm_im_tab_ce0;
input  [63:0] gm_im_tab_q0;
output  [63:0] grp_fu_182_p_din0;
output  [63:0] grp_fu_182_p_din1;
output  [1:0] grp_fu_182_p_opcode;
input  [63:0] grp_fu_182_p_dout0;
output   grp_fu_182_p_ce;
output  [63:0] grp_fu_186_p_din0;
output  [63:0] grp_fu_186_p_din1;
output  [1:0] grp_fu_186_p_opcode;
input  [63:0] grp_fu_186_p_dout0;
output   grp_fu_186_p_ce;
output  [63:0] grp_fu_190_p_din0;
output  [63:0] grp_fu_190_p_din1;
output  [1:0] grp_fu_190_p_opcode;
input  [63:0] grp_fu_190_p_dout0;
output   grp_fu_190_p_ce;
output  [63:0] grp_fu_194_p_din0;
output  [63:0] grp_fu_194_p_din1;
output  [1:0] grp_fu_194_p_opcode;
input  [63:0] grp_fu_194_p_dout0;
output   grp_fu_194_p_ce;
output  [63:0] grp_fu_198_p_din0;
output  [63:0] grp_fu_198_p_din1;
output  [1:0] grp_fu_198_p_opcode;
input  [63:0] grp_fu_198_p_dout0;
output   grp_fu_198_p_ce;
output  [63:0] grp_fu_202_p_din0;
output  [63:0] grp_fu_202_p_din1;
output  [1:0] grp_fu_202_p_opcode;
input  [63:0] grp_fu_202_p_dout0;
output   grp_fu_202_p_ce;
output  [63:0] grp_fu_206_p_din0;
output  [63:0] grp_fu_206_p_din1;
input  [63:0] grp_fu_206_p_dout0;
output   grp_fu_206_p_ce;
output  [63:0] grp_fu_210_p_din0;
output  [63:0] grp_fu_210_p_din1;
input  [63:0] grp_fu_210_p_dout0;
output   grp_fu_210_p_ce;

reg ap_idle;
reg in_r_0_ce0;
reg in_r_0_ce1;
reg in_r_1_ce0;
reg in_r_1_ce1;
reg in_r_2_ce0;
reg in_r_2_ce1;
reg in_r_3_ce0;
reg in_r_3_ce1;
reg in_i_0_ce0;
reg in_i_0_ce1;
reg in_i_1_ce0;
reg in_i_1_ce1;
reg in_i_2_ce0;
reg in_i_2_ce1;
reg in_i_3_ce0;
reg in_i_3_ce1;
reg[8:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[8:0] out_r_address1;
reg out_r_ce1;
reg out_r_we1;
reg[8:0] out_i_address0;
reg out_i_ce0;
reg out_i_we0;
reg[8:0] out_i_address1;
reg out_i_ce1;
reg out_i_we1;
reg[9:0] gm_re_tab_address0;
reg gm_re_tab_ce0;
reg[9:0] gm_im_tab_address0;
reg gm_im_tab_ce0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_reg_822;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [8:0] n_2_reg_817;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] n_2_reg_817_pp0_iter1_reg;
reg   [8:0] n_2_reg_817_pp0_iter2_reg;
reg   [8:0] n_2_reg_817_pp0_iter3_reg;
wire   [0:0] tmp_fu_554_p3;
wire   [63:0] zext_ln85_1_fu_590_p1;
reg   [63:0] zext_ln85_1_reg_836;
reg   [63:0] zext_ln85_1_reg_836_pp0_iter1_reg;
reg   [63:0] zext_ln85_1_reg_836_pp0_iter2_reg;
wire   [7:0] i_gm_1_fu_596_p2;
reg   [7:0] i_gm_1_reg_854;
reg   [7:0] i_gm_1_reg_854_pp0_iter1_reg;
reg   [7:0] i_gm_1_reg_854_pp0_iter2_reg;
reg   [7:0] i_gm_1_reg_854_pp0_iter3_reg;
reg   [7:0] i_gm_1_reg_854_pp0_iter4_reg;
wire   [7:0] i_gm_2_fu_618_p2;
reg   [7:0] i_gm_2_reg_870;
reg   [7:0] i_gm_2_reg_870_pp0_iter1_reg;
reg   [7:0] i_gm_2_reg_870_pp0_iter2_reg;
reg   [7:0] i_gm_2_reg_870_pp0_iter3_reg;
reg   [7:0] i_gm_2_reg_870_pp0_iter4_reg;
wire   [63:0] zext_ln85_4_fu_634_p1;
reg   [63:0] zext_ln85_4_reg_876;
reg   [63:0] zext_ln85_4_reg_876_pp0_iter1_reg;
reg   [63:0] zext_ln85_4_reg_876_pp0_iter2_reg;
wire   [7:0] i_gm_3_fu_640_p2;
reg   [7:0] i_gm_3_reg_892;
reg   [7:0] i_gm_3_reg_892_pp0_iter1_reg;
reg   [7:0] i_gm_3_reg_892_pp0_iter2_reg;
reg   [7:0] i_gm_3_reg_892_pp0_iter3_reg;
reg   [7:0] i_gm_3_reg_892_pp0_iter4_reg;
wire   [63:0] zext_ln85_6_fu_656_p1;
reg   [63:0] zext_ln85_6_reg_898;
reg   [63:0] zext_ln85_6_reg_898_pp0_iter1_reg;
reg   [63:0] zext_ln85_6_reg_898_pp0_iter2_reg;
reg   [63:0] gm_re_reg_914;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
reg   [63:0] gm_im_reg_920;
reg   [63:0] tmp_re_reg_926;
reg   [63:0] tmp_im_reg_932;
reg   [63:0] tmp_re_1_reg_948;
reg   [63:0] tmp_im_1_reg_954;
reg   [63:0] tmp_re_2_reg_960;
reg   [63:0] tmp_im_2_reg_966;
reg   [63:0] tmp_re_3_reg_972;
reg   [63:0] tmp_im_3_reg_978;
reg   [63:0] gm_re_1_reg_984;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
reg   [63:0] gm_im_1_reg_990;
reg   [63:0] gm_re_2_reg_1006;
wire    ap_block_pp0_stage3_11001;
reg   [63:0] gm_im_2_reg_1012;
reg   [63:0] gm_re_3_reg_1028;
reg   [63:0] gm_im_3_reg_1034;
reg   [63:0] mul_reg_1040;
reg   [63:0] mul1_reg_1045;
wire   [63:0] grp_fu_538_p2;
reg   [63:0] mul2_reg_1050;
wire   [63:0] grp_fu_542_p2;
reg   [63:0] mul3_reg_1055;
reg   [63:0] mul33_1_reg_1060;
reg   [63:0] mul34_1_reg_1065;
reg   [63:0] mul35_1_reg_1070;
reg   [63:0] mul36_1_reg_1075;
reg   [63:0] mul33_2_reg_1090;
reg   [63:0] mul34_2_reg_1095;
reg   [63:0] mul35_2_reg_1100;
reg   [63:0] mul36_2_reg_1105;
reg   [63:0] x_re_reg_1110;
reg   [63:0] x_im_reg_1116;
reg   [63:0] mul33_3_reg_1122;
reg   [63:0] mul34_3_reg_1127;
reg   [63:0] mul35_3_reg_1132;
reg   [63:0] mul36_3_reg_1137;
reg   [63:0] y_re_reg_1142;
reg   [63:0] y_im_reg_1148;
reg   [63:0] y_re_1_reg_1164;
reg   [63:0] y_im_1_reg_1170;
reg   [63:0] x_re_2_reg_1208;
reg   [63:0] x_im_2_reg_1214;
reg   [63:0] y_re_2_reg_1220;
reg   [63:0] y_im_2_reg_1226;
reg   [63:0] x_re_3_reg_1232;
reg   [63:0] x_im_3_reg_1238;
reg   [63:0] y_re_3_reg_1244;
reg   [63:0] y_im_3_reg_1250;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln83_fu_574_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln87_2_fu_612_p1;
wire   [63:0] zext_ln83_1_fu_680_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln83_2_fu_693_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln83_3_fu_706_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln85_fu_717_p1;
wire   [63:0] zext_ln87_fu_729_p1;
wire   [63:0] zext_ln85_2_fu_742_p1;
wire   [63:0] zext_ln87_1_fu_754_p1;
wire   [63:0] zext_ln85_3_fu_767_p1;
wire   [63:0] zext_ln87_3_fu_779_p1;
wire   [63:0] zext_ln85_5_fu_792_p1;
wire   [63:0] zext_ln87_4_fu_804_p1;
reg   [8:0] n_fu_74;
wire   [8:0] n_3_fu_662_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_n_2;
reg   [63:0] grp_fu_498_p0;
reg   [63:0] grp_fu_498_p1;
reg   [63:0] grp_fu_502_p0;
reg   [63:0] grp_fu_502_p1;
reg   [63:0] grp_fu_506_p0;
reg   [63:0] grp_fu_506_p1;
reg   [63:0] grp_fu_511_p0;
reg   [63:0] grp_fu_511_p1;
reg   [63:0] grp_fu_516_p0;
reg   [63:0] grp_fu_516_p1;
reg   [63:0] grp_fu_521_p0;
reg   [63:0] grp_fu_521_p1;
reg   [63:0] grp_fu_530_p0;
reg   [63:0] grp_fu_530_p1;
reg   [63:0] grp_fu_534_p0;
reg   [63:0] grp_fu_534_p1;
reg   [63:0] grp_fu_538_p0;
reg   [63:0] grp_fu_538_p1;
reg   [63:0] grp_fu_542_p0;
reg   [63:0] grp_fu_542_p1;
wire   [7:0] i_gm_fu_562_p1;
wire   [9:0] zext_ln83_cast_fu_566_p3;
wire   [6:0] trunc_ln_fu_580_p4;
wire   [6:0] tmp_2_fu_602_p4;
wire   [6:0] trunc_ln85_1_fu_624_p4;
wire   [6:0] trunc_ln85_2_fu_646_p4;
wire   [9:0] zext_ln83_1_cast_fu_673_p3;
wire   [9:0] zext_ln83_2_cast_fu_686_p3;
wire   [9:0] zext_ln83_3_cast_fu_699_p3;
wire   [8:0] i_fu_712_p2;
wire   [8:0] or_ln87_fu_723_p2;
wire   [8:0] i_1_fu_735_p3;
wire   [8:0] or_ln87_1_fu_748_p2;
wire   [8:0] i_2_fu_760_p3;
wire   [8:0] or_ln87_2_fu_773_p2;
wire   [8:0] i_3_fu_785_p3;
wire   [8:0] or_ln87_3_fu_798_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_538_p0),
    .din1(grp_fu_538_p1),
    .ce(1'b1),
    .dout(grp_fu_538_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_542_p0),
    .din1(grp_fu_542_p1),
    .ce(1'b1),
    .dout(grp_fu_542_p2)
);

FFT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_554_p3 == 1'd0))) begin
            n_fu_74 <= n_3_fu_662_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_74 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_822 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gm_im_1_reg_990 <= gm_im_tab_q0;
        gm_re_1_reg_984 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_822 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        gm_im_2_reg_1012 <= gm_im_tab_q0;
        gm_re_2_reg_1006 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gm_im_3_reg_1034 <= gm_im_tab_q0;
        gm_re_3_reg_1028 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_822 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gm_im_reg_920 <= gm_im_tab_q0;
        gm_re_reg_914 <= gm_re_tab_q0;
        tmp_im_1_reg_954 <= in_i_3_q1;
        tmp_im_2_reg_966 <= in_i_1_q0;
        tmp_im_3_reg_978 <= in_i_3_q0;
        tmp_im_reg_932 <= in_i_1_q1;
        tmp_re_1_reg_948 <= in_r_3_q1;
        tmp_re_2_reg_960 <= in_r_1_q0;
        tmp_re_3_reg_972 <= in_r_3_q0;
        tmp_re_reg_926 <= in_r_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_554_p3 == 1'd0))) begin
        i_gm_1_reg_854[7 : 1] <= i_gm_1_fu_596_p2[7 : 1];
        i_gm_2_reg_870[0] <= i_gm_2_fu_618_p2[0];
i_gm_2_reg_870[7 : 2] <= i_gm_2_fu_618_p2[7 : 2];
        i_gm_3_reg_892[7 : 2] <= i_gm_3_fu_640_p2[7 : 2];
        zext_ln85_1_reg_836[6 : 0] <= zext_ln85_1_fu_590_p1[6 : 0];
        zext_ln85_4_reg_876[6 : 1] <= zext_ln85_4_fu_634_p1[6 : 1];
        zext_ln85_6_reg_898[6 : 1] <= zext_ln85_6_fu_656_p1[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_gm_1_reg_854_pp0_iter1_reg[7 : 1] <= i_gm_1_reg_854[7 : 1];
        i_gm_1_reg_854_pp0_iter2_reg[7 : 1] <= i_gm_1_reg_854_pp0_iter1_reg[7 : 1];
        i_gm_1_reg_854_pp0_iter3_reg[7 : 1] <= i_gm_1_reg_854_pp0_iter2_reg[7 : 1];
        i_gm_1_reg_854_pp0_iter4_reg[7 : 1] <= i_gm_1_reg_854_pp0_iter3_reg[7 : 1];
        i_gm_2_reg_870_pp0_iter1_reg[0] <= i_gm_2_reg_870[0];
i_gm_2_reg_870_pp0_iter1_reg[7 : 2] <= i_gm_2_reg_870[7 : 2];
        i_gm_2_reg_870_pp0_iter2_reg[0] <= i_gm_2_reg_870_pp0_iter1_reg[0];
i_gm_2_reg_870_pp0_iter2_reg[7 : 2] <= i_gm_2_reg_870_pp0_iter1_reg[7 : 2];
        i_gm_2_reg_870_pp0_iter3_reg[0] <= i_gm_2_reg_870_pp0_iter2_reg[0];
i_gm_2_reg_870_pp0_iter3_reg[7 : 2] <= i_gm_2_reg_870_pp0_iter2_reg[7 : 2];
        i_gm_2_reg_870_pp0_iter4_reg[0] <= i_gm_2_reg_870_pp0_iter3_reg[0];
i_gm_2_reg_870_pp0_iter4_reg[7 : 2] <= i_gm_2_reg_870_pp0_iter3_reg[7 : 2];
        i_gm_3_reg_892_pp0_iter1_reg[7 : 2] <= i_gm_3_reg_892[7 : 2];
        i_gm_3_reg_892_pp0_iter2_reg[7 : 2] <= i_gm_3_reg_892_pp0_iter1_reg[7 : 2];
        i_gm_3_reg_892_pp0_iter3_reg[7 : 2] <= i_gm_3_reg_892_pp0_iter2_reg[7 : 2];
        i_gm_3_reg_892_pp0_iter4_reg[7 : 2] <= i_gm_3_reg_892_pp0_iter3_reg[7 : 2];
        n_2_reg_817 <= ap_sig_allocacmp_n_2;
        n_2_reg_817_pp0_iter1_reg <= n_2_reg_817;
        n_2_reg_817_pp0_iter2_reg <= n_2_reg_817_pp0_iter1_reg;
        n_2_reg_817_pp0_iter3_reg <= n_2_reg_817_pp0_iter2_reg;
        tmp_reg_822 <= ap_sig_allocacmp_n_2[32'd8];
        zext_ln85_1_reg_836_pp0_iter1_reg[6 : 0] <= zext_ln85_1_reg_836[6 : 0];
        zext_ln85_1_reg_836_pp0_iter2_reg[6 : 0] <= zext_ln85_1_reg_836_pp0_iter1_reg[6 : 0];
        zext_ln85_4_reg_876_pp0_iter1_reg[6 : 1] <= zext_ln85_4_reg_876[6 : 1];
        zext_ln85_4_reg_876_pp0_iter2_reg[6 : 1] <= zext_ln85_4_reg_876_pp0_iter1_reg[6 : 1];
        zext_ln85_6_reg_898_pp0_iter1_reg[6 : 1] <= zext_ln85_6_reg_898[6 : 1];
        zext_ln85_6_reg_898_pp0_iter2_reg[6 : 1] <= zext_ln85_6_reg_898_pp0_iter1_reg[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul1_reg_1045 <= grp_fu_210_p_dout0;
        mul2_reg_1050 <= grp_fu_538_p2;
        mul3_reg_1055 <= grp_fu_542_p2;
        mul_reg_1040 <= grp_fu_206_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul33_1_reg_1060 <= grp_fu_206_p_dout0;
        mul34_1_reg_1065 <= grp_fu_210_p_dout0;
        mul35_1_reg_1070 <= grp_fu_538_p2;
        mul36_1_reg_1075 <= grp_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul33_2_reg_1090 <= grp_fu_206_p_dout0;
        mul34_2_reg_1095 <= grp_fu_210_p_dout0;
        mul35_2_reg_1100 <= grp_fu_538_p2;
        mul36_2_reg_1105 <= grp_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul33_3_reg_1122 <= grp_fu_206_p_dout0;
        mul34_3_reg_1127 <= grp_fu_210_p_dout0;
        mul35_3_reg_1132 <= grp_fu_538_p2;
        mul36_3_reg_1137 <= grp_fu_542_p2;
        x_im_reg_1116 <= in_i_0_q1;
        x_re_reg_1110 <= in_r_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_im_2_reg_1214 <= in_i_0_q0;
        x_im_3_reg_1238 <= in_i_2_q0;
        x_re_2_reg_1208 <= in_r_0_q0;
        x_re_3_reg_1232 <= in_r_2_q0;
        y_im_2_reg_1226 <= grp_fu_186_p_dout0;
        y_re_2_reg_1220 <= grp_fu_182_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_im_1_reg_1170 <= grp_fu_186_p_dout0;
        y_re_1_reg_1164 <= grp_fu_182_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_im_3_reg_1250 <= grp_fu_186_p_dout0;
        y_re_3_reg_1244 <= grp_fu_182_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_im_reg_1148 <= grp_fu_186_p_dout0;
        y_re_reg_1142 <= grp_fu_182_p_dout0;
    end
end

always @ (*) begin
    if (((tmp_reg_822 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_2 = 9'd0;
    end else begin
        ap_sig_allocacmp_n_2 = n_fu_74;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            gm_im_tab_address0 = zext_ln83_3_fu_706_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            gm_im_tab_address0 = zext_ln83_2_fu_693_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            gm_im_tab_address0 = zext_ln83_1_fu_680_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            gm_im_tab_address0 = zext_ln83_fu_574_p1;
        end else begin
            gm_im_tab_address0 = 'bx;
        end
    end else begin
        gm_im_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gm_im_tab_ce0 = 1'b1;
    end else begin
        gm_im_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            gm_re_tab_address0 = zext_ln83_3_fu_706_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            gm_re_tab_address0 = zext_ln83_2_fu_693_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            gm_re_tab_address0 = zext_ln83_1_fu_680_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            gm_re_tab_address0 = zext_ln83_fu_574_p1;
        end else begin
            gm_re_tab_address0 = 'bx;
        end
    end else begin
        gm_re_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gm_re_tab_ce0 = 1'b1;
    end else begin
        gm_re_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_498_p0 = mul33_3_reg_1122;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_498_p0 = mul33_2_reg_1090;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_498_p0 = mul33_1_reg_1060;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_498_p0 = mul_reg_1040;
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_498_p1 = mul34_3_reg_1127;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_498_p1 = mul34_2_reg_1095;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_498_p1 = mul34_1_reg_1065;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_498_p1 = mul1_reg_1045;
    end else begin
        grp_fu_498_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_502_p0 = mul35_3_reg_1132;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_502_p0 = mul35_2_reg_1100;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_502_p0 = mul35_1_reg_1070;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_502_p0 = mul2_reg_1050;
    end else begin
        grp_fu_502_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_502_p1 = mul36_3_reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_502_p1 = mul36_2_reg_1105;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_502_p1 = mul36_1_reg_1075;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_502_p1 = mul3_reg_1055;
    end else begin
        grp_fu_502_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_506_p0 = x_re_3_reg_1232;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_506_p0 = x_re_2_reg_1208;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_506_p0 = in_r_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_506_p0 = x_re_reg_1110;
        end else begin
            grp_fu_506_p0 = 'bx;
        end
    end else begin
        grp_fu_506_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_506_p1 = y_re_3_reg_1244;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_506_p1 = y_re_2_reg_1220;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_506_p1 = y_re_1_reg_1164;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_506_p1 = y_re_reg_1142;
        end else begin
            grp_fu_506_p1 = 'bx;
        end
    end else begin
        grp_fu_506_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_511_p0 = x_im_3_reg_1238;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_511_p0 = x_im_2_reg_1214;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_511_p0 = in_i_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_511_p0 = x_im_reg_1116;
        end else begin
            grp_fu_511_p0 = 'bx;
        end
    end else begin
        grp_fu_511_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_511_p1 = y_im_3_reg_1250;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_511_p1 = y_im_2_reg_1226;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_511_p1 = y_im_1_reg_1170;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_511_p1 = y_im_reg_1148;
        end else begin
            grp_fu_511_p1 = 'bx;
        end
    end else begin
        grp_fu_511_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_516_p0 = x_re_3_reg_1232;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_516_p0 = x_re_2_reg_1208;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_516_p0 = in_r_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_516_p0 = x_re_reg_1110;
        end else begin
            grp_fu_516_p0 = 'bx;
        end
    end else begin
        grp_fu_516_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_516_p1 = y_re_3_reg_1244;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_516_p1 = y_re_2_reg_1220;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_516_p1 = y_re_1_reg_1164;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_516_p1 = y_re_reg_1142;
        end else begin
            grp_fu_516_p1 = 'bx;
        end
    end else begin
        grp_fu_516_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_521_p0 = x_im_3_reg_1238;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_521_p0 = x_im_2_reg_1214;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_521_p0 = in_i_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_521_p0 = x_im_reg_1116;
        end else begin
            grp_fu_521_p0 = 'bx;
        end
    end else begin
        grp_fu_521_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_521_p1 = y_im_3_reg_1250;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_521_p1 = y_im_2_reg_1226;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_521_p1 = y_im_1_reg_1170;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_521_p1 = y_im_reg_1148;
        end else begin
            grp_fu_521_p1 = 'bx;
        end
    end else begin
        grp_fu_521_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_530_p0 = tmp_re_3_reg_972;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p0 = tmp_re_2_reg_960;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_530_p0 = tmp_re_1_reg_948;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_530_p0 = tmp_re_reg_926;
    end else begin
        grp_fu_530_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_530_p1 = gm_re_3_reg_1028;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p1 = gm_re_2_reg_1006;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_530_p1 = gm_re_1_reg_984;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_530_p1 = gm_re_reg_914;
    end else begin
        grp_fu_530_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_534_p0 = tmp_im_3_reg_978;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p0 = tmp_im_2_reg_966;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p0 = tmp_im_1_reg_954;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p0 = tmp_im_reg_932;
    end else begin
        grp_fu_534_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_534_p1 = gm_im_3_reg_1034;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p1 = gm_im_2_reg_1012;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p1 = gm_im_1_reg_990;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p1 = gm_im_reg_920;
    end else begin
        grp_fu_534_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_538_p0 = tmp_re_3_reg_972;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_538_p0 = tmp_re_2_reg_960;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_538_p0 = tmp_re_1_reg_948;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_538_p0 = tmp_re_reg_926;
    end else begin
        grp_fu_538_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_538_p1 = gm_im_3_reg_1034;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_538_p1 = gm_im_2_reg_1012;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_538_p1 = gm_im_1_reg_990;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_538_p1 = gm_im_reg_920;
    end else begin
        grp_fu_538_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_542_p0 = tmp_im_3_reg_978;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_542_p0 = tmp_im_2_reg_966;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_542_p0 = tmp_im_1_reg_954;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_542_p0 = tmp_im_reg_932;
    end else begin
        grp_fu_542_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_542_p1 = gm_re_3_reg_1028;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_542_p1 = gm_re_2_reg_1006;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_542_p1 = gm_re_1_reg_984;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_542_p1 = gm_re_reg_914;
    end else begin
        grp_fu_542_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_0_ce0 = 1'b1;
    end else begin
        in_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_0_ce1 = 1'b1;
    end else begin
        in_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_1_ce0 = 1'b1;
    end else begin
        in_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_1_ce1 = 1'b1;
    end else begin
        in_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_2_ce0 = 1'b1;
    end else begin
        in_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_2_ce1 = 1'b1;
    end else begin
        in_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_3_ce0 = 1'b1;
    end else begin
        in_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_3_ce1 = 1'b1;
    end else begin
        in_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_0_ce0 = 1'b1;
    end else begin
        in_r_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_0_ce1 = 1'b1;
    end else begin
        in_r_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_1_ce0 = 1'b1;
    end else begin
        in_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_1_ce1 = 1'b1;
    end else begin
        in_r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_2_ce0 = 1'b1;
    end else begin
        in_r_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_2_ce1 = 1'b1;
    end else begin
        in_r_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_3_ce0 = 1'b1;
    end else begin
        in_r_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_3_ce1 = 1'b1;
    end else begin
        in_r_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            out_i_address0 = zext_ln87_4_fu_804_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_i_address0 = zext_ln87_3_fu_779_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_i_address0 = zext_ln87_1_fu_754_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_i_address0 = zext_ln87_fu_729_p1;
        end else begin
            out_i_address0 = 'bx;
        end
    end else begin
        out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            out_i_address1 = zext_ln85_5_fu_792_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_i_address1 = zext_ln85_3_fu_767_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_i_address1 = zext_ln85_2_fu_742_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_i_address1 = zext_ln85_fu_717_p1;
        end else begin
            out_i_address1 = 'bx;
        end
    end else begin
        out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_ce0 = 1'b1;
    end else begin
        out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_ce1 = 1'b1;
    end else begin
        out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_we0 = 1'b1;
    end else begin
        out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_we1 = 1'b1;
    end else begin
        out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            out_r_address0 = zext_ln87_4_fu_804_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_r_address0 = zext_ln87_3_fu_779_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_r_address0 = zext_ln87_1_fu_754_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_r_address0 = zext_ln87_fu_729_p1;
        end else begin
            out_r_address0 = 'bx;
        end
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            out_r_address1 = zext_ln85_5_fu_792_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            out_r_address1 = zext_ln85_3_fu_767_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_r_address1 = zext_ln85_2_fu_742_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_r_address1 = zext_ln85_fu_717_p1;
        end else begin
            out_r_address1 = 'bx;
        end
    end else begin
        out_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_ce1 = 1'b1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_we0 = 1'b1;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_we1 = 1'b1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign grp_fu_182_p_ce = 1'b1;

assign grp_fu_182_p_din0 = grp_fu_498_p0;

assign grp_fu_182_p_din1 = grp_fu_498_p1;

assign grp_fu_182_p_opcode = 2'd1;

assign grp_fu_186_p_ce = 1'b1;

assign grp_fu_186_p_din0 = grp_fu_502_p0;

assign grp_fu_186_p_din1 = grp_fu_502_p1;

assign grp_fu_186_p_opcode = 2'd0;

assign grp_fu_190_p_ce = 1'b1;

assign grp_fu_190_p_din0 = grp_fu_506_p0;

assign grp_fu_190_p_din1 = grp_fu_506_p1;

assign grp_fu_190_p_opcode = 2'd0;

assign grp_fu_194_p_ce = 1'b1;

assign grp_fu_194_p_din0 = grp_fu_511_p0;

assign grp_fu_194_p_din1 = grp_fu_511_p1;

assign grp_fu_194_p_opcode = 2'd0;

assign grp_fu_198_p_ce = 1'b1;

assign grp_fu_198_p_din0 = grp_fu_516_p0;

assign grp_fu_198_p_din1 = grp_fu_516_p1;

assign grp_fu_198_p_opcode = 2'd1;

assign grp_fu_202_p_ce = 1'b1;

assign grp_fu_202_p_din0 = grp_fu_521_p0;

assign grp_fu_202_p_din1 = grp_fu_521_p1;

assign grp_fu_202_p_opcode = 2'd1;

assign grp_fu_206_p_ce = 1'b1;

assign grp_fu_206_p_din0 = grp_fu_530_p0;

assign grp_fu_206_p_din1 = grp_fu_530_p1;

assign grp_fu_210_p_ce = 1'b1;

assign grp_fu_210_p_din0 = grp_fu_534_p0;

assign grp_fu_210_p_din1 = grp_fu_534_p1;

assign i_1_fu_735_p3 = {{i_gm_1_reg_854_pp0_iter4_reg}, {1'd0}};

assign i_2_fu_760_p3 = {{i_gm_2_reg_870_pp0_iter4_reg}, {1'd0}};

assign i_3_fu_785_p3 = {{i_gm_3_reg_892_pp0_iter4_reg}, {1'd0}};

assign i_fu_712_p2 = n_2_reg_817_pp0_iter3_reg << 9'd1;

assign i_gm_1_fu_596_p2 = (i_gm_fu_562_p1 | 8'd1);

assign i_gm_2_fu_618_p2 = (i_gm_fu_562_p1 | 8'd2);

assign i_gm_3_fu_640_p2 = (i_gm_fu_562_p1 | 8'd3);

assign i_gm_fu_562_p1 = ap_sig_allocacmp_n_2[7:0];

assign in_i_0_address0 = zext_ln85_4_reg_876_pp0_iter2_reg;

assign in_i_0_address1 = zext_ln85_1_reg_836_pp0_iter1_reg;

assign in_i_1_address0 = zext_ln85_4_fu_634_p1;

assign in_i_1_address1 = zext_ln85_1_fu_590_p1;

assign in_i_2_address0 = zext_ln85_6_reg_898_pp0_iter2_reg;

assign in_i_2_address1 = zext_ln85_1_reg_836_pp0_iter2_reg;

assign in_i_3_address0 = zext_ln85_6_fu_656_p1;

assign in_i_3_address1 = zext_ln87_2_fu_612_p1;

assign in_r_0_address0 = zext_ln85_4_reg_876_pp0_iter2_reg;

assign in_r_0_address1 = zext_ln85_1_reg_836_pp0_iter1_reg;

assign in_r_1_address0 = zext_ln85_4_fu_634_p1;

assign in_r_1_address1 = zext_ln85_1_fu_590_p1;

assign in_r_2_address0 = zext_ln85_6_reg_898_pp0_iter2_reg;

assign in_r_2_address1 = zext_ln85_1_reg_836_pp0_iter2_reg;

assign in_r_3_address0 = zext_ln85_6_fu_656_p1;

assign in_r_3_address1 = zext_ln87_2_fu_612_p1;

assign n_3_fu_662_p2 = (ap_sig_allocacmp_n_2 + 9'd4);

assign or_ln87_1_fu_748_p2 = (i_1_fu_735_p3 | 9'd1);

assign or_ln87_2_fu_773_p2 = (i_2_fu_760_p3 | 9'd1);

assign or_ln87_3_fu_798_p2 = (i_3_fu_785_p3 | 9'd1);

assign or_ln87_fu_723_p2 = (i_fu_712_p2 | 9'd1);

assign out_i_d0 = grp_fu_202_p_dout0;

assign out_i_d1 = grp_fu_194_p_dout0;

assign out_r_d0 = grp_fu_198_p_dout0;

assign out_r_d1 = grp_fu_190_p_dout0;

assign tmp_2_fu_602_p4 = {{i_gm_1_fu_596_p2[7:1]}};

assign tmp_fu_554_p3 = ap_sig_allocacmp_n_2[32'd8];

assign trunc_ln85_1_fu_624_p4 = {{i_gm_2_fu_618_p2[7:1]}};

assign trunc_ln85_2_fu_646_p4 = {{i_gm_3_fu_640_p2[7:1]}};

assign trunc_ln_fu_580_p4 = {{ap_sig_allocacmp_n_2[7:1]}};

assign zext_ln83_1_cast_fu_673_p3 = {{2'd2}, {i_gm_1_reg_854}};

assign zext_ln83_1_fu_680_p1 = zext_ln83_1_cast_fu_673_p3;

assign zext_ln83_2_cast_fu_686_p3 = {{2'd2}, {i_gm_2_reg_870}};

assign zext_ln83_2_fu_693_p1 = zext_ln83_2_cast_fu_686_p3;

assign zext_ln83_3_cast_fu_699_p3 = {{2'd2}, {i_gm_3_reg_892}};

assign zext_ln83_3_fu_706_p1 = zext_ln83_3_cast_fu_699_p3;

assign zext_ln83_cast_fu_566_p3 = {{2'd2}, {i_gm_fu_562_p1}};

assign zext_ln83_fu_574_p1 = zext_ln83_cast_fu_566_p3;

assign zext_ln85_1_fu_590_p1 = trunc_ln_fu_580_p4;

assign zext_ln85_2_fu_742_p1 = i_1_fu_735_p3;

assign zext_ln85_3_fu_767_p1 = i_2_fu_760_p3;

assign zext_ln85_4_fu_634_p1 = trunc_ln85_1_fu_624_p4;

assign zext_ln85_5_fu_792_p1 = i_3_fu_785_p3;

assign zext_ln85_6_fu_656_p1 = trunc_ln85_2_fu_646_p4;

assign zext_ln85_fu_717_p1 = i_fu_712_p2;

assign zext_ln87_1_fu_754_p1 = or_ln87_1_fu_748_p2;

assign zext_ln87_2_fu_612_p1 = tmp_2_fu_602_p4;

assign zext_ln87_3_fu_779_p1 = or_ln87_2_fu_773_p2;

assign zext_ln87_4_fu_804_p1 = or_ln87_3_fu_798_p2;

assign zext_ln87_fu_729_p1 = or_ln87_fu_723_p2;

always @ (posedge ap_clk) begin
    zext_ln85_1_reg_836[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_1_reg_836_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_1_reg_836_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    i_gm_1_reg_854[0] <= 1'b1;
    i_gm_1_reg_854_pp0_iter1_reg[0] <= 1'b1;
    i_gm_1_reg_854_pp0_iter2_reg[0] <= 1'b1;
    i_gm_1_reg_854_pp0_iter3_reg[0] <= 1'b1;
    i_gm_1_reg_854_pp0_iter4_reg[0] <= 1'b1;
    i_gm_2_reg_870[1] <= 1'b1;
    i_gm_2_reg_870_pp0_iter1_reg[1] <= 1'b1;
    i_gm_2_reg_870_pp0_iter2_reg[1] <= 1'b1;
    i_gm_2_reg_870_pp0_iter3_reg[1] <= 1'b1;
    i_gm_2_reg_870_pp0_iter4_reg[1] <= 1'b1;
    zext_ln85_4_reg_876[0] <= 1'b1;
    zext_ln85_4_reg_876[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_4_reg_876_pp0_iter1_reg[0] <= 1'b1;
    zext_ln85_4_reg_876_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_4_reg_876_pp0_iter2_reg[0] <= 1'b1;
    zext_ln85_4_reg_876_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    i_gm_3_reg_892[1:0] <= 2'b11;
    i_gm_3_reg_892_pp0_iter1_reg[1:0] <= 2'b11;
    i_gm_3_reg_892_pp0_iter2_reg[1:0] <= 2'b11;
    i_gm_3_reg_892_pp0_iter3_reg[1:0] <= 2'b11;
    i_gm_3_reg_892_pp0_iter4_reg[1:0] <= 2'b11;
    zext_ln85_6_reg_898[0] <= 1'b1;
    zext_ln85_6_reg_898[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_6_reg_898_pp0_iter1_reg[0] <= 1'b1;
    zext_ln85_6_reg_898_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln85_6_reg_898_pp0_iter2_reg[0] <= 1'b1;
    zext_ln85_6_reg_898_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //FFT_fft_stage_clone_clone
