# Ethernet FMC constraints for Enclustra Mercury XU1 module and PE1 (400) FMC1 connector

# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]

# Pin LOCs
set_property PACKAGE_PIN AC11 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN AD11 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN AH1 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN AJ5 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN AK5 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN AG8 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN AH8 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN AH9 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN AJ9 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN AG6 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN AG5 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN AE13 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN AF13 [get_ports reset_port_0]
set_property PACKAGE_PIN AK4 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN AK3 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN AH4 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN AJ4 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN AH7 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN AF10 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN AG10 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN AJ10 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN AK10 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN AH6 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN AJ6 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN AA12 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN AA11 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN AF2 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN AF1 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN AK2 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN AK7 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN AK6 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN W2 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN W1 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN AG13 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN AH13 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN U2 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN U3 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN AK11 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN AK13 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN AK12 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN Y10 [get_ports ref_clk_p]
set_property PACKAGE_PIN N11 [get_ports ref_clk_n]
set_property PACKAGE_PIN AD12 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN AE12 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN AB13 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN AC13 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN AF3 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN AG3 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN AH3 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN AH2 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN AF6 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN AF5 [get_ports reset_port_1]
set_property PACKAGE_PIN Y4 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN Y3 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN AH12 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN AJ12 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN AF11 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN AG11 [get_ports reset_port_2]
set_property PACKAGE_PIN AF8 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN AF7 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN V2 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN V1 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN Y2 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN Y1 [get_ports reset_port_3]

create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_p]
