// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "08/31/2018 08:29:27"

// 
// Device: Altera EP4CE30F29C8L Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Crossbar (
	clk,
	master_req,
	master_addr_0_31,
	master_addr_1_31,
	master_addr_1_0,
	master_addr_0_0,
	master_addr_1_1,
	master_addr_0_1,
	master_addr_1_2,
	master_addr_0_2,
	master_addr_1_3,
	master_addr_0_3,
	master_addr_1_4,
	master_addr_0_4,
	master_addr_1_5,
	master_addr_0_5,
	master_addr_1_6,
	master_addr_0_6,
	master_addr_1_7,
	master_addr_0_7,
	master_addr_1_8,
	master_addr_0_8,
	master_addr_1_9,
	master_addr_0_9,
	master_addr_1_10,
	master_addr_0_10,
	master_addr_1_11,
	master_addr_0_11,
	master_addr_1_12,
	master_addr_0_12,
	master_addr_1_13,
	master_addr_0_13,
	master_addr_1_14,
	master_addr_0_14,
	master_addr_1_15,
	master_addr_0_15,
	master_addr_1_16,
	master_addr_0_16,
	master_addr_1_17,
	master_addr_0_17,
	master_addr_1_18,
	master_addr_0_18,
	master_addr_1_19,
	master_addr_0_19,
	master_addr_1_20,
	master_addr_0_20,
	master_addr_1_21,
	master_addr_0_21,
	master_addr_1_22,
	master_addr_0_22,
	master_addr_1_23,
	master_addr_0_23,
	master_addr_1_24,
	master_addr_0_24,
	master_addr_1_25,
	master_addr_0_25,
	master_addr_1_26,
	master_addr_0_26,
	master_addr_1_27,
	master_addr_0_27,
	master_addr_1_28,
	master_addr_0_28,
	master_addr_1_29,
	master_addr_0_29,
	master_addr_1_30,
	master_addr_0_30,
	master_cmd,
	master_wdata_1_0,
	master_wdata_0_0,
	master_wdata_1_1,
	master_wdata_0_1,
	master_wdata_1_2,
	master_wdata_0_2,
	master_wdata_1_3,
	master_wdata_0_3,
	master_wdata_1_4,
	master_wdata_0_4,
	master_wdata_1_5,
	master_wdata_0_5,
	master_wdata_1_6,
	master_wdata_0_6,
	master_wdata_1_7,
	master_wdata_0_7,
	master_wdata_1_8,
	master_wdata_0_8,
	master_wdata_1_9,
	master_wdata_0_9,
	master_wdata_1_10,
	master_wdata_0_10,
	master_wdata_1_11,
	master_wdata_0_11,
	master_wdata_1_12,
	master_wdata_0_12,
	master_wdata_1_13,
	master_wdata_0_13,
	master_wdata_1_14,
	master_wdata_0_14,
	master_wdata_1_15,
	master_wdata_0_15,
	master_wdata_1_16,
	master_wdata_0_16,
	master_wdata_1_17,
	master_wdata_0_17,
	master_wdata_1_18,
	master_wdata_0_18,
	master_wdata_1_19,
	master_wdata_0_19,
	master_wdata_1_20,
	master_wdata_0_20,
	master_wdata_1_21,
	master_wdata_0_21,
	master_wdata_1_22,
	master_wdata_0_22,
	master_wdata_1_23,
	master_wdata_0_23,
	master_wdata_1_24,
	master_wdata_0_24,
	master_wdata_1_25,
	master_wdata_0_25,
	master_wdata_1_26,
	master_wdata_0_26,
	master_wdata_1_27,
	master_wdata_0_27,
	master_wdata_1_28,
	master_wdata_0_28,
	master_wdata_1_29,
	master_wdata_0_29,
	master_wdata_1_30,
	master_wdata_0_30,
	master_wdata_1_31,
	master_wdata_0_31,
	master_rdata_0_0,
	master_rdata_0_1,
	master_rdata_0_2,
	master_rdata_0_3,
	master_rdata_0_4,
	master_rdata_0_5,
	master_rdata_0_6,
	master_rdata_0_7,
	master_rdata_0_8,
	master_rdata_0_9,
	master_rdata_0_10,
	master_rdata_0_11,
	master_rdata_0_12,
	master_rdata_0_13,
	master_rdata_0_14,
	master_rdata_0_15,
	master_rdata_0_16,
	master_rdata_0_17,
	master_rdata_0_18,
	master_rdata_0_19,
	master_rdata_0_20,
	master_rdata_0_21,
	master_rdata_0_22,
	master_rdata_0_23,
	master_rdata_0_24,
	master_rdata_0_25,
	master_rdata_0_26,
	master_rdata_0_27,
	master_rdata_0_28,
	master_rdata_0_29,
	master_rdata_0_30,
	master_rdata_0_31,
	master_rdata_1_0,
	master_rdata_1_1,
	master_rdata_1_2,
	master_rdata_1_3,
	master_rdata_1_4,
	master_rdata_1_5,
	master_rdata_1_6,
	master_rdata_1_7,
	master_rdata_1_8,
	master_rdata_1_9,
	master_rdata_1_10,
	master_rdata_1_11,
	master_rdata_1_12,
	master_rdata_1_13,
	master_rdata_1_14,
	master_rdata_1_15,
	master_rdata_1_16,
	master_rdata_1_17,
	master_rdata_1_18,
	master_rdata_1_19,
	master_rdata_1_20,
	master_rdata_1_21,
	master_rdata_1_22,
	master_rdata_1_23,
	master_rdata_1_24,
	master_rdata_1_25,
	master_rdata_1_26,
	master_rdata_1_27,
	master_rdata_1_28,
	master_rdata_1_29,
	master_rdata_1_30,
	master_rdata_1_31,
	master_ack,
	slave_ack,
	slave_addr_0_0,
	slave_addr_0_1,
	slave_addr_0_2,
	slave_addr_0_3,
	slave_addr_0_4,
	slave_addr_0_5,
	slave_addr_0_6,
	slave_addr_0_7,
	slave_addr_0_8,
	slave_addr_0_9,
	slave_addr_0_10,
	slave_addr_0_11,
	slave_addr_0_12,
	slave_addr_0_13,
	slave_addr_0_14,
	slave_addr_0_15,
	slave_addr_0_16,
	slave_addr_0_17,
	slave_addr_0_18,
	slave_addr_0_19,
	slave_addr_0_20,
	slave_addr_0_21,
	slave_addr_0_22,
	slave_addr_0_23,
	slave_addr_0_24,
	slave_addr_0_25,
	slave_addr_0_26,
	slave_addr_0_27,
	slave_addr_0_28,
	slave_addr_0_29,
	slave_addr_0_30,
	slave_addr_0_31,
	slave_addr_1_0,
	slave_addr_1_1,
	slave_addr_1_2,
	slave_addr_1_3,
	slave_addr_1_4,
	slave_addr_1_5,
	slave_addr_1_6,
	slave_addr_1_7,
	slave_addr_1_8,
	slave_addr_1_9,
	slave_addr_1_10,
	slave_addr_1_11,
	slave_addr_1_12,
	slave_addr_1_13,
	slave_addr_1_14,
	slave_addr_1_15,
	slave_addr_1_16,
	slave_addr_1_17,
	slave_addr_1_18,
	slave_addr_1_19,
	slave_addr_1_20,
	slave_addr_1_21,
	slave_addr_1_22,
	slave_addr_1_23,
	slave_addr_1_24,
	slave_addr_1_25,
	slave_addr_1_26,
	slave_addr_1_27,
	slave_addr_1_28,
	slave_addr_1_29,
	slave_addr_1_30,
	slave_addr_1_31,
	slave_wdata_0_0,
	slave_wdata_0_1,
	slave_wdata_0_2,
	slave_wdata_0_3,
	slave_wdata_0_4,
	slave_wdata_0_5,
	slave_wdata_0_6,
	slave_wdata_0_7,
	slave_wdata_0_8,
	slave_wdata_0_9,
	slave_wdata_0_10,
	slave_wdata_0_11,
	slave_wdata_0_12,
	slave_wdata_0_13,
	slave_wdata_0_14,
	slave_wdata_0_15,
	slave_wdata_0_16,
	slave_wdata_0_17,
	slave_wdata_0_18,
	slave_wdata_0_19,
	slave_wdata_0_20,
	slave_wdata_0_21,
	slave_wdata_0_22,
	slave_wdata_0_23,
	slave_wdata_0_24,
	slave_wdata_0_25,
	slave_wdata_0_26,
	slave_wdata_0_27,
	slave_wdata_0_28,
	slave_wdata_0_29,
	slave_wdata_0_30,
	slave_wdata_0_31,
	slave_wdata_1_0,
	slave_wdata_1_1,
	slave_wdata_1_2,
	slave_wdata_1_3,
	slave_wdata_1_4,
	slave_wdata_1_5,
	slave_wdata_1_6,
	slave_wdata_1_7,
	slave_wdata_1_8,
	slave_wdata_1_9,
	slave_wdata_1_10,
	slave_wdata_1_11,
	slave_wdata_1_12,
	slave_wdata_1_13,
	slave_wdata_1_14,
	slave_wdata_1_15,
	slave_wdata_1_16,
	slave_wdata_1_17,
	slave_wdata_1_18,
	slave_wdata_1_19,
	slave_wdata_1_20,
	slave_wdata_1_21,
	slave_wdata_1_22,
	slave_wdata_1_23,
	slave_wdata_1_24,
	slave_wdata_1_25,
	slave_wdata_1_26,
	slave_wdata_1_27,
	slave_wdata_1_28,
	slave_wdata_1_29,
	slave_wdata_1_30,
	slave_wdata_1_31,
	slave_rdata_1_0,
	slave_rdata_0_0,
	slave_rdata_1_1,
	slave_rdata_0_1,
	slave_rdata_1_2,
	slave_rdata_0_2,
	slave_rdata_1_3,
	slave_rdata_0_3,
	slave_rdata_1_4,
	slave_rdata_0_4,
	slave_rdata_1_5,
	slave_rdata_0_5,
	slave_rdata_1_6,
	slave_rdata_0_6,
	slave_rdata_1_7,
	slave_rdata_0_7,
	slave_rdata_1_8,
	slave_rdata_0_8,
	slave_rdata_1_9,
	slave_rdata_0_9,
	slave_rdata_1_10,
	slave_rdata_0_10,
	slave_rdata_1_11,
	slave_rdata_0_11,
	slave_rdata_1_12,
	slave_rdata_0_12,
	slave_rdata_1_13,
	slave_rdata_0_13,
	slave_rdata_1_14,
	slave_rdata_0_14,
	slave_rdata_1_15,
	slave_rdata_0_15,
	slave_rdata_1_16,
	slave_rdata_0_16,
	slave_rdata_1_17,
	slave_rdata_0_17,
	slave_rdata_1_18,
	slave_rdata_0_18,
	slave_rdata_1_19,
	slave_rdata_0_19,
	slave_rdata_1_20,
	slave_rdata_0_20,
	slave_rdata_1_21,
	slave_rdata_0_21,
	slave_rdata_1_22,
	slave_rdata_0_22,
	slave_rdata_1_23,
	slave_rdata_0_23,
	slave_rdata_1_24,
	slave_rdata_0_24,
	slave_rdata_1_25,
	slave_rdata_0_25,
	slave_rdata_1_26,
	slave_rdata_0_26,
	slave_rdata_1_27,
	slave_rdata_0_27,
	slave_rdata_1_28,
	slave_rdata_0_28,
	slave_rdata_1_29,
	slave_rdata_0_29,
	slave_rdata_1_30,
	slave_rdata_0_30,
	slave_rdata_1_31,
	slave_rdata_0_31,
	slave_cmd);
input 	clk;
input 	[1:0] master_req;
input 	master_addr_0_31;
input 	master_addr_1_31;
input 	master_addr_1_0;
input 	master_addr_0_0;
input 	master_addr_1_1;
input 	master_addr_0_1;
input 	master_addr_1_2;
input 	master_addr_0_2;
input 	master_addr_1_3;
input 	master_addr_0_3;
input 	master_addr_1_4;
input 	master_addr_0_4;
input 	master_addr_1_5;
input 	master_addr_0_5;
input 	master_addr_1_6;
input 	master_addr_0_6;
input 	master_addr_1_7;
input 	master_addr_0_7;
input 	master_addr_1_8;
input 	master_addr_0_8;
input 	master_addr_1_9;
input 	master_addr_0_9;
input 	master_addr_1_10;
input 	master_addr_0_10;
input 	master_addr_1_11;
input 	master_addr_0_11;
input 	master_addr_1_12;
input 	master_addr_0_12;
input 	master_addr_1_13;
input 	master_addr_0_13;
input 	master_addr_1_14;
input 	master_addr_0_14;
input 	master_addr_1_15;
input 	master_addr_0_15;
input 	master_addr_1_16;
input 	master_addr_0_16;
input 	master_addr_1_17;
input 	master_addr_0_17;
input 	master_addr_1_18;
input 	master_addr_0_18;
input 	master_addr_1_19;
input 	master_addr_0_19;
input 	master_addr_1_20;
input 	master_addr_0_20;
input 	master_addr_1_21;
input 	master_addr_0_21;
input 	master_addr_1_22;
input 	master_addr_0_22;
input 	master_addr_1_23;
input 	master_addr_0_23;
input 	master_addr_1_24;
input 	master_addr_0_24;
input 	master_addr_1_25;
input 	master_addr_0_25;
input 	master_addr_1_26;
input 	master_addr_0_26;
input 	master_addr_1_27;
input 	master_addr_0_27;
input 	master_addr_1_28;
input 	master_addr_0_28;
input 	master_addr_1_29;
input 	master_addr_0_29;
input 	master_addr_1_30;
input 	master_addr_0_30;
input 	[1:0] master_cmd;
input 	master_wdata_1_0;
input 	master_wdata_0_0;
input 	master_wdata_1_1;
input 	master_wdata_0_1;
input 	master_wdata_1_2;
input 	master_wdata_0_2;
input 	master_wdata_1_3;
input 	master_wdata_0_3;
input 	master_wdata_1_4;
input 	master_wdata_0_4;
input 	master_wdata_1_5;
input 	master_wdata_0_5;
input 	master_wdata_1_6;
input 	master_wdata_0_6;
input 	master_wdata_1_7;
input 	master_wdata_0_7;
input 	master_wdata_1_8;
input 	master_wdata_0_8;
input 	master_wdata_1_9;
input 	master_wdata_0_9;
input 	master_wdata_1_10;
input 	master_wdata_0_10;
input 	master_wdata_1_11;
input 	master_wdata_0_11;
input 	master_wdata_1_12;
input 	master_wdata_0_12;
input 	master_wdata_1_13;
input 	master_wdata_0_13;
input 	master_wdata_1_14;
input 	master_wdata_0_14;
input 	master_wdata_1_15;
input 	master_wdata_0_15;
input 	master_wdata_1_16;
input 	master_wdata_0_16;
input 	master_wdata_1_17;
input 	master_wdata_0_17;
input 	master_wdata_1_18;
input 	master_wdata_0_18;
input 	master_wdata_1_19;
input 	master_wdata_0_19;
input 	master_wdata_1_20;
input 	master_wdata_0_20;
input 	master_wdata_1_21;
input 	master_wdata_0_21;
input 	master_wdata_1_22;
input 	master_wdata_0_22;
input 	master_wdata_1_23;
input 	master_wdata_0_23;
input 	master_wdata_1_24;
input 	master_wdata_0_24;
input 	master_wdata_1_25;
input 	master_wdata_0_25;
input 	master_wdata_1_26;
input 	master_wdata_0_26;
input 	master_wdata_1_27;
input 	master_wdata_0_27;
input 	master_wdata_1_28;
input 	master_wdata_0_28;
input 	master_wdata_1_29;
input 	master_wdata_0_29;
input 	master_wdata_1_30;
input 	master_wdata_0_30;
input 	master_wdata_1_31;
input 	master_wdata_0_31;
output 	master_rdata_0_0;
output 	master_rdata_0_1;
output 	master_rdata_0_2;
output 	master_rdata_0_3;
output 	master_rdata_0_4;
output 	master_rdata_0_5;
output 	master_rdata_0_6;
output 	master_rdata_0_7;
output 	master_rdata_0_8;
output 	master_rdata_0_9;
output 	master_rdata_0_10;
output 	master_rdata_0_11;
output 	master_rdata_0_12;
output 	master_rdata_0_13;
output 	master_rdata_0_14;
output 	master_rdata_0_15;
output 	master_rdata_0_16;
output 	master_rdata_0_17;
output 	master_rdata_0_18;
output 	master_rdata_0_19;
output 	master_rdata_0_20;
output 	master_rdata_0_21;
output 	master_rdata_0_22;
output 	master_rdata_0_23;
output 	master_rdata_0_24;
output 	master_rdata_0_25;
output 	master_rdata_0_26;
output 	master_rdata_0_27;
output 	master_rdata_0_28;
output 	master_rdata_0_29;
output 	master_rdata_0_30;
output 	master_rdata_0_31;
output 	master_rdata_1_0;
output 	master_rdata_1_1;
output 	master_rdata_1_2;
output 	master_rdata_1_3;
output 	master_rdata_1_4;
output 	master_rdata_1_5;
output 	master_rdata_1_6;
output 	master_rdata_1_7;
output 	master_rdata_1_8;
output 	master_rdata_1_9;
output 	master_rdata_1_10;
output 	master_rdata_1_11;
output 	master_rdata_1_12;
output 	master_rdata_1_13;
output 	master_rdata_1_14;
output 	master_rdata_1_15;
output 	master_rdata_1_16;
output 	master_rdata_1_17;
output 	master_rdata_1_18;
output 	master_rdata_1_19;
output 	master_rdata_1_20;
output 	master_rdata_1_21;
output 	master_rdata_1_22;
output 	master_rdata_1_23;
output 	master_rdata_1_24;
output 	master_rdata_1_25;
output 	master_rdata_1_26;
output 	master_rdata_1_27;
output 	master_rdata_1_28;
output 	master_rdata_1_29;
output 	master_rdata_1_30;
output 	master_rdata_1_31;
output 	[1:0] master_ack;
input 	[1:0] slave_ack;
output 	slave_addr_0_0;
output 	slave_addr_0_1;
output 	slave_addr_0_2;
output 	slave_addr_0_3;
output 	slave_addr_0_4;
output 	slave_addr_0_5;
output 	slave_addr_0_6;
output 	slave_addr_0_7;
output 	slave_addr_0_8;
output 	slave_addr_0_9;
output 	slave_addr_0_10;
output 	slave_addr_0_11;
output 	slave_addr_0_12;
output 	slave_addr_0_13;
output 	slave_addr_0_14;
output 	slave_addr_0_15;
output 	slave_addr_0_16;
output 	slave_addr_0_17;
output 	slave_addr_0_18;
output 	slave_addr_0_19;
output 	slave_addr_0_20;
output 	slave_addr_0_21;
output 	slave_addr_0_22;
output 	slave_addr_0_23;
output 	slave_addr_0_24;
output 	slave_addr_0_25;
output 	slave_addr_0_26;
output 	slave_addr_0_27;
output 	slave_addr_0_28;
output 	slave_addr_0_29;
output 	slave_addr_0_30;
output 	slave_addr_0_31;
output 	slave_addr_1_0;
output 	slave_addr_1_1;
output 	slave_addr_1_2;
output 	slave_addr_1_3;
output 	slave_addr_1_4;
output 	slave_addr_1_5;
output 	slave_addr_1_6;
output 	slave_addr_1_7;
output 	slave_addr_1_8;
output 	slave_addr_1_9;
output 	slave_addr_1_10;
output 	slave_addr_1_11;
output 	slave_addr_1_12;
output 	slave_addr_1_13;
output 	slave_addr_1_14;
output 	slave_addr_1_15;
output 	slave_addr_1_16;
output 	slave_addr_1_17;
output 	slave_addr_1_18;
output 	slave_addr_1_19;
output 	slave_addr_1_20;
output 	slave_addr_1_21;
output 	slave_addr_1_22;
output 	slave_addr_1_23;
output 	slave_addr_1_24;
output 	slave_addr_1_25;
output 	slave_addr_1_26;
output 	slave_addr_1_27;
output 	slave_addr_1_28;
output 	slave_addr_1_29;
output 	slave_addr_1_30;
output 	slave_addr_1_31;
output 	slave_wdata_0_0;
output 	slave_wdata_0_1;
output 	slave_wdata_0_2;
output 	slave_wdata_0_3;
output 	slave_wdata_0_4;
output 	slave_wdata_0_5;
output 	slave_wdata_0_6;
output 	slave_wdata_0_7;
output 	slave_wdata_0_8;
output 	slave_wdata_0_9;
output 	slave_wdata_0_10;
output 	slave_wdata_0_11;
output 	slave_wdata_0_12;
output 	slave_wdata_0_13;
output 	slave_wdata_0_14;
output 	slave_wdata_0_15;
output 	slave_wdata_0_16;
output 	slave_wdata_0_17;
output 	slave_wdata_0_18;
output 	slave_wdata_0_19;
output 	slave_wdata_0_20;
output 	slave_wdata_0_21;
output 	slave_wdata_0_22;
output 	slave_wdata_0_23;
output 	slave_wdata_0_24;
output 	slave_wdata_0_25;
output 	slave_wdata_0_26;
output 	slave_wdata_0_27;
output 	slave_wdata_0_28;
output 	slave_wdata_0_29;
output 	slave_wdata_0_30;
output 	slave_wdata_0_31;
output 	slave_wdata_1_0;
output 	slave_wdata_1_1;
output 	slave_wdata_1_2;
output 	slave_wdata_1_3;
output 	slave_wdata_1_4;
output 	slave_wdata_1_5;
output 	slave_wdata_1_6;
output 	slave_wdata_1_7;
output 	slave_wdata_1_8;
output 	slave_wdata_1_9;
output 	slave_wdata_1_10;
output 	slave_wdata_1_11;
output 	slave_wdata_1_12;
output 	slave_wdata_1_13;
output 	slave_wdata_1_14;
output 	slave_wdata_1_15;
output 	slave_wdata_1_16;
output 	slave_wdata_1_17;
output 	slave_wdata_1_18;
output 	slave_wdata_1_19;
output 	slave_wdata_1_20;
output 	slave_wdata_1_21;
output 	slave_wdata_1_22;
output 	slave_wdata_1_23;
output 	slave_wdata_1_24;
output 	slave_wdata_1_25;
output 	slave_wdata_1_26;
output 	slave_wdata_1_27;
output 	slave_wdata_1_28;
output 	slave_wdata_1_29;
output 	slave_wdata_1_30;
output 	slave_wdata_1_31;
input 	slave_rdata_1_0;
input 	slave_rdata_0_0;
input 	slave_rdata_1_1;
input 	slave_rdata_0_1;
input 	slave_rdata_1_2;
input 	slave_rdata_0_2;
input 	slave_rdata_1_3;
input 	slave_rdata_0_3;
input 	slave_rdata_1_4;
input 	slave_rdata_0_4;
input 	slave_rdata_1_5;
input 	slave_rdata_0_5;
input 	slave_rdata_1_6;
input 	slave_rdata_0_6;
input 	slave_rdata_1_7;
input 	slave_rdata_0_7;
input 	slave_rdata_1_8;
input 	slave_rdata_0_8;
input 	slave_rdata_1_9;
input 	slave_rdata_0_9;
input 	slave_rdata_1_10;
input 	slave_rdata_0_10;
input 	slave_rdata_1_11;
input 	slave_rdata_0_11;
input 	slave_rdata_1_12;
input 	slave_rdata_0_12;
input 	slave_rdata_1_13;
input 	slave_rdata_0_13;
input 	slave_rdata_1_14;
input 	slave_rdata_0_14;
input 	slave_rdata_1_15;
input 	slave_rdata_0_15;
input 	slave_rdata_1_16;
input 	slave_rdata_0_16;
input 	slave_rdata_1_17;
input 	slave_rdata_0_17;
input 	slave_rdata_1_18;
input 	slave_rdata_0_18;
input 	slave_rdata_1_19;
input 	slave_rdata_0_19;
input 	slave_rdata_1_20;
input 	slave_rdata_0_20;
input 	slave_rdata_1_21;
input 	slave_rdata_0_21;
input 	slave_rdata_1_22;
input 	slave_rdata_0_22;
input 	slave_rdata_1_23;
input 	slave_rdata_0_23;
input 	slave_rdata_1_24;
input 	slave_rdata_0_24;
input 	slave_rdata_1_25;
input 	slave_rdata_0_25;
input 	slave_rdata_1_26;
input 	slave_rdata_0_26;
input 	slave_rdata_1_27;
input 	slave_rdata_0_27;
input 	slave_rdata_1_28;
input 	slave_rdata_0_28;
input 	slave_rdata_1_29;
input 	slave_rdata_0_29;
input 	slave_rdata_1_30;
input 	slave_rdata_0_30;
input 	slave_rdata_1_31;
input 	slave_rdata_0_31;
output 	[1:0] slave_cmd;

// Design Ports Information
// master_rdata[0][0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][2]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][4]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][5]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][6]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][7]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][8]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][9]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][10]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][11]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][12]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][14]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][15]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][16]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][17]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][18]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][19]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][20]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][21]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][22]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][23]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][24]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][25]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][26]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][27]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][28]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][29]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][30]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][31]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][6]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][7]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][8]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][9]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][10]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][11]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][12]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][13]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][14]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][15]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][16]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][17]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][18]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][19]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][20]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][21]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][22]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][23]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][24]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][25]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][26]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][27]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][28]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][29]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][30]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][31]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_ack[0]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_ack[1]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][1]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][5]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][6]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][7]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][9]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][10]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][11]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][12]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][13]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][14]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][15]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][16]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][17]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][18]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][19]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][20]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][21]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][22]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][23]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][24]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][25]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][26]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][27]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][28]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][29]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][30]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][31]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][6]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][7]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][8]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][9]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][10]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][11]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][12]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][13]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][14]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][16]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][17]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][18]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][19]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][20]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][21]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][22]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][23]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][24]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][25]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][26]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][27]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][28]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][29]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][30]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][31]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][1]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][3]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][4]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][5]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][7]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][8]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][9]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][11]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][12]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][13]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][14]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][15]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][16]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][17]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][18]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][19]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][20]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][21]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][22]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][23]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][24]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][25]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][26]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][27]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][28]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][29]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][30]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][31]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][0]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][1]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][2]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][4]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][6]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][7]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][8]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][9]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][10]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][11]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][12]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][13]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][14]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][15]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][16]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][17]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][18]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][19]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][20]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][21]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][22]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][23]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][24]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][25]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][26]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][27]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][28]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][29]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][30]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][31]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_cmd[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_cmd[1]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][0]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][31]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][31]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_ack[1]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_ack[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_req[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_req[1]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_cmd[0]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_cmd[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][1]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][3]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][3]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][5]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][6]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][6]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][7]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][7]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][8]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][8]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][9]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][9]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][10]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][10]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][11]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][11]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][12]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][12]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][13]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][13]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][14]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][14]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][15]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][15]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][16]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][16]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][17]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][17]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][18]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][18]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][19]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][19]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][20]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][20]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][21]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][21]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][22]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][22]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][23]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][23]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][24]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][24]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][25]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][25]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][26]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][26]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][27]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][27]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][28]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][28]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][29]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][29]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][30]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][30]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][31]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][31]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][0]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][2]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][3]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][7]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][7]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][8]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][8]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][9]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][9]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][10]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][11]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][11]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][12]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][12]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][13]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][14]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][14]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][15]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][15]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][16]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][16]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][17]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][17]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][18]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][18]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][19]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][19]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][20]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][21]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][21]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][22]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][22]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][23]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][23]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][24]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][24]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][25]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][25]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][26]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][26]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][27]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][27]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][28]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][28]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][29]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][29]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][30]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][30]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][0]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][1]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][2]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][2]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][3]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][5]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][5]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][7]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][7]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][8]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][9]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][9]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][10]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][11]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][11]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][12]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][12]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][13]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][13]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][14]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][14]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][15]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][15]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][16]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][16]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][17]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][17]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][18]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][18]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][19]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][19]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][20]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][20]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][21]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][21]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][22]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][22]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][23]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][23]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][24]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][24]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][25]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][26]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][26]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][27]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][27]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][28]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][28]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][29]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][29]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][30]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][30]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][31]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][31]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Crossbar_min_1000mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Selector163~1_combout ;
wire \Selector161~2_combout ;
wire \state~2_combout ;
wire \Equal4~0_combout ;
wire \Selector360~1_combout ;
wire \Selector360~2_combout ;
wire \Selector358~2_combout ;
wire \Selector193~10_combout ;
wire \Selector391~0_combout ;
wire \Selector359~1_combout ;
wire \Selector361~5_combout ;
wire \Selector195~4_combout ;
wire \master_rdata[1][15]~70_combout ;
wire \Selector358~5_combout ;
wire \Selector359~5_combout ;
wire \slave_rdata[1][1]~input_o ;
wire \slave_rdata[0][2]~input_o ;
wire \slave_rdata[0][3]~input_o ;
wire \slave_rdata[0][4]~input_o ;
wire \slave_rdata[1][7]~input_o ;
wire \slave_rdata[1][8]~input_o ;
wire \slave_rdata[1][9]~input_o ;
wire \slave_rdata[1][10]~input_o ;
wire \slave_rdata[1][12]~input_o ;
wire \slave_rdata[0][13]~input_o ;
wire \slave_rdata[0][15]~input_o ;
wire \slave_rdata[0][17]~input_o ;
wire \slave_rdata[1][19]~input_o ;
wire \slave_rdata[1][21]~input_o ;
wire \slave_rdata[1][22]~input_o ;
wire \slave_rdata[1][24]~input_o ;
wire \slave_rdata[1][27]~input_o ;
wire \slave_rdata[1][28]~input_o ;
wire \slave_rdata[1][29]~input_o ;
wire \master_addr[0][0]~input_o ;
wire \master_addr[1][3]~input_o ;
wire \master_addr[0][4]~input_o ;
wire \master_addr[0][6]~input_o ;
wire \master_addr[1][7]~input_o ;
wire \master_addr[0][8]~input_o ;
wire \master_addr[1][9]~input_o ;
wire \master_addr[0][11]~input_o ;
wire \master_addr[1][12]~input_o ;
wire \master_addr[1][13]~input_o ;
wire \master_addr[1][14]~input_o ;
wire \master_addr[1][17]~input_o ;
wire \master_addr[0][20]~input_o ;
wire \master_addr[1][22]~input_o ;
wire \master_addr[0][24]~input_o ;
wire \master_addr[0][26]~input_o ;
wire \master_addr[1][29]~input_o ;
wire \master_wdata[1][0]~input_o ;
wire \master_wdata[0][4]~input_o ;
wire \master_wdata[1][8]~input_o ;
wire \master_wdata[0][20]~input_o ;
wire \master_wdata[0][21]~input_o ;
wire \master_wdata[0][23]~input_o ;
wire \master_wdata[1][26]~input_o ;
wire \master_wdata[1][27]~input_o ;
wire \master_wdata[1][28]~input_o ;
wire \master_wdata[1][29]~input_o ;
wire \master_wdata[1][30]~input_o ;
wire \master_rdata[0][0]~output_o ;
wire \master_rdata[0][1]~output_o ;
wire \master_rdata[0][2]~output_o ;
wire \master_rdata[0][3]~output_o ;
wire \master_rdata[0][4]~output_o ;
wire \master_rdata[0][5]~output_o ;
wire \master_rdata[0][6]~output_o ;
wire \master_rdata[0][7]~output_o ;
wire \master_rdata[0][8]~output_o ;
wire \master_rdata[0][9]~output_o ;
wire \master_rdata[0][10]~output_o ;
wire \master_rdata[0][11]~output_o ;
wire \master_rdata[0][12]~output_o ;
wire \master_rdata[0][13]~output_o ;
wire \master_rdata[0][14]~output_o ;
wire \master_rdata[0][15]~output_o ;
wire \master_rdata[0][16]~output_o ;
wire \master_rdata[0][17]~output_o ;
wire \master_rdata[0][18]~output_o ;
wire \master_rdata[0][19]~output_o ;
wire \master_rdata[0][20]~output_o ;
wire \master_rdata[0][21]~output_o ;
wire \master_rdata[0][22]~output_o ;
wire \master_rdata[0][23]~output_o ;
wire \master_rdata[0][24]~output_o ;
wire \master_rdata[0][25]~output_o ;
wire \master_rdata[0][26]~output_o ;
wire \master_rdata[0][27]~output_o ;
wire \master_rdata[0][28]~output_o ;
wire \master_rdata[0][29]~output_o ;
wire \master_rdata[0][30]~output_o ;
wire \master_rdata[0][31]~output_o ;
wire \master_rdata[1][0]~output_o ;
wire \master_rdata[1][1]~output_o ;
wire \master_rdata[1][2]~output_o ;
wire \master_rdata[1][3]~output_o ;
wire \master_rdata[1][4]~output_o ;
wire \master_rdata[1][5]~output_o ;
wire \master_rdata[1][6]~output_o ;
wire \master_rdata[1][7]~output_o ;
wire \master_rdata[1][8]~output_o ;
wire \master_rdata[1][9]~output_o ;
wire \master_rdata[1][10]~output_o ;
wire \master_rdata[1][11]~output_o ;
wire \master_rdata[1][12]~output_o ;
wire \master_rdata[1][13]~output_o ;
wire \master_rdata[1][14]~output_o ;
wire \master_rdata[1][15]~output_o ;
wire \master_rdata[1][16]~output_o ;
wire \master_rdata[1][17]~output_o ;
wire \master_rdata[1][18]~output_o ;
wire \master_rdata[1][19]~output_o ;
wire \master_rdata[1][20]~output_o ;
wire \master_rdata[1][21]~output_o ;
wire \master_rdata[1][22]~output_o ;
wire \master_rdata[1][23]~output_o ;
wire \master_rdata[1][24]~output_o ;
wire \master_rdata[1][25]~output_o ;
wire \master_rdata[1][26]~output_o ;
wire \master_rdata[1][27]~output_o ;
wire \master_rdata[1][28]~output_o ;
wire \master_rdata[1][29]~output_o ;
wire \master_rdata[1][30]~output_o ;
wire \master_rdata[1][31]~output_o ;
wire \master_ack[0]~output_o ;
wire \master_ack[1]~output_o ;
wire \slave_addr[0][0]~output_o ;
wire \slave_addr[0][1]~output_o ;
wire \slave_addr[0][2]~output_o ;
wire \slave_addr[0][3]~output_o ;
wire \slave_addr[0][4]~output_o ;
wire \slave_addr[0][5]~output_o ;
wire \slave_addr[0][6]~output_o ;
wire \slave_addr[0][7]~output_o ;
wire \slave_addr[0][8]~output_o ;
wire \slave_addr[0][9]~output_o ;
wire \slave_addr[0][10]~output_o ;
wire \slave_addr[0][11]~output_o ;
wire \slave_addr[0][12]~output_o ;
wire \slave_addr[0][13]~output_o ;
wire \slave_addr[0][14]~output_o ;
wire \slave_addr[0][15]~output_o ;
wire \slave_addr[0][16]~output_o ;
wire \slave_addr[0][17]~output_o ;
wire \slave_addr[0][18]~output_o ;
wire \slave_addr[0][19]~output_o ;
wire \slave_addr[0][20]~output_o ;
wire \slave_addr[0][21]~output_o ;
wire \slave_addr[0][22]~output_o ;
wire \slave_addr[0][23]~output_o ;
wire \slave_addr[0][24]~output_o ;
wire \slave_addr[0][25]~output_o ;
wire \slave_addr[0][26]~output_o ;
wire \slave_addr[0][27]~output_o ;
wire \slave_addr[0][28]~output_o ;
wire \slave_addr[0][29]~output_o ;
wire \slave_addr[0][30]~output_o ;
wire \slave_addr[0][31]~output_o ;
wire \slave_addr[1][0]~output_o ;
wire \slave_addr[1][1]~output_o ;
wire \slave_addr[1][2]~output_o ;
wire \slave_addr[1][3]~output_o ;
wire \slave_addr[1][4]~output_o ;
wire \slave_addr[1][5]~output_o ;
wire \slave_addr[1][6]~output_o ;
wire \slave_addr[1][7]~output_o ;
wire \slave_addr[1][8]~output_o ;
wire \slave_addr[1][9]~output_o ;
wire \slave_addr[1][10]~output_o ;
wire \slave_addr[1][11]~output_o ;
wire \slave_addr[1][12]~output_o ;
wire \slave_addr[1][13]~output_o ;
wire \slave_addr[1][14]~output_o ;
wire \slave_addr[1][15]~output_o ;
wire \slave_addr[1][16]~output_o ;
wire \slave_addr[1][17]~output_o ;
wire \slave_addr[1][18]~output_o ;
wire \slave_addr[1][19]~output_o ;
wire \slave_addr[1][20]~output_o ;
wire \slave_addr[1][21]~output_o ;
wire \slave_addr[1][22]~output_o ;
wire \slave_addr[1][23]~output_o ;
wire \slave_addr[1][24]~output_o ;
wire \slave_addr[1][25]~output_o ;
wire \slave_addr[1][26]~output_o ;
wire \slave_addr[1][27]~output_o ;
wire \slave_addr[1][28]~output_o ;
wire \slave_addr[1][29]~output_o ;
wire \slave_addr[1][30]~output_o ;
wire \slave_addr[1][31]~output_o ;
wire \slave_wdata[0][0]~output_o ;
wire \slave_wdata[0][1]~output_o ;
wire \slave_wdata[0][2]~output_o ;
wire \slave_wdata[0][3]~output_o ;
wire \slave_wdata[0][4]~output_o ;
wire \slave_wdata[0][5]~output_o ;
wire \slave_wdata[0][6]~output_o ;
wire \slave_wdata[0][7]~output_o ;
wire \slave_wdata[0][8]~output_o ;
wire \slave_wdata[0][9]~output_o ;
wire \slave_wdata[0][10]~output_o ;
wire \slave_wdata[0][11]~output_o ;
wire \slave_wdata[0][12]~output_o ;
wire \slave_wdata[0][13]~output_o ;
wire \slave_wdata[0][14]~output_o ;
wire \slave_wdata[0][15]~output_o ;
wire \slave_wdata[0][16]~output_o ;
wire \slave_wdata[0][17]~output_o ;
wire \slave_wdata[0][18]~output_o ;
wire \slave_wdata[0][19]~output_o ;
wire \slave_wdata[0][20]~output_o ;
wire \slave_wdata[0][21]~output_o ;
wire \slave_wdata[0][22]~output_o ;
wire \slave_wdata[0][23]~output_o ;
wire \slave_wdata[0][24]~output_o ;
wire \slave_wdata[0][25]~output_o ;
wire \slave_wdata[0][26]~output_o ;
wire \slave_wdata[0][27]~output_o ;
wire \slave_wdata[0][28]~output_o ;
wire \slave_wdata[0][29]~output_o ;
wire \slave_wdata[0][30]~output_o ;
wire \slave_wdata[0][31]~output_o ;
wire \slave_wdata[1][0]~output_o ;
wire \slave_wdata[1][1]~output_o ;
wire \slave_wdata[1][2]~output_o ;
wire \slave_wdata[1][3]~output_o ;
wire \slave_wdata[1][4]~output_o ;
wire \slave_wdata[1][5]~output_o ;
wire \slave_wdata[1][6]~output_o ;
wire \slave_wdata[1][7]~output_o ;
wire \slave_wdata[1][8]~output_o ;
wire \slave_wdata[1][9]~output_o ;
wire \slave_wdata[1][10]~output_o ;
wire \slave_wdata[1][11]~output_o ;
wire \slave_wdata[1][12]~output_o ;
wire \slave_wdata[1][13]~output_o ;
wire \slave_wdata[1][14]~output_o ;
wire \slave_wdata[1][15]~output_o ;
wire \slave_wdata[1][16]~output_o ;
wire \slave_wdata[1][17]~output_o ;
wire \slave_wdata[1][18]~output_o ;
wire \slave_wdata[1][19]~output_o ;
wire \slave_wdata[1][20]~output_o ;
wire \slave_wdata[1][21]~output_o ;
wire \slave_wdata[1][22]~output_o ;
wire \slave_wdata[1][23]~output_o ;
wire \slave_wdata[1][24]~output_o ;
wire \slave_wdata[1][25]~output_o ;
wire \slave_wdata[1][26]~output_o ;
wire \slave_wdata[1][27]~output_o ;
wire \slave_wdata[1][28]~output_o ;
wire \slave_wdata[1][29]~output_o ;
wire \slave_wdata[1][30]~output_o ;
wire \slave_wdata[1][31]~output_o ;
wire \slave_cmd[0]~output_o ;
wire \slave_cmd[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \slave_rdata[1][0]~input_o ;
wire \slave_rdata[0][0]~input_o ;
wire \master_addr[0][31]~input_o ;
wire \rr[0]~0_combout ;
wire \master_addr[1][31]~input_o ;
wire \slave_ack[0]~input_o ;
wire \slave_ack[1]~input_o ;
wire \Selector162~3_combout ;
wire \master_req[1]~input_o ;
wire \Mux129~0_combout ;
wire \Selector195~1_combout ;
wire \master_req[0]~input_o ;
wire \Mux0~0_combout ;
wire \always0~0_combout ;
wire \Mux31~0_combout ;
wire \Mux128~0_combout ;
wire \state~7_combout ;
wire \Equal0~1_combout ;
wire \always0~2_combout ;
wire \Mux1~0_combout ;
wire \WideNor0~0_combout ;
wire \Selector1~4_combout ;
wire \Selector1~5_combout ;
wire \WideNor1~1_combout ;
wire \always0~7_combout ;
wire \Selector390~3_combout ;
wire \Selector359~4_combout ;
wire \Selector390~0_combout ;
wire \always0~8_combout ;
wire \Selector359~0_combout ;
wire \Selector390~4_combout ;
wire \Selector359~2_combout ;
wire \Selector359~3_combout ;
wire \Selector359~6_combout ;
wire \state[1][2]~q ;
wire \Selector361~2_combout ;
wire \Selector390~1_combout ;
wire \Selector361~3_combout ;
wire \Selector361~4_combout ;
wire \always0~4_combout ;
wire \Selector132~0_combout ;
wire \always0~5_combout ;
wire \master_cmd[1]~input_o ;
wire \always0~6_combout ;
wire \Selector163~4_combout ;
wire \Selector163~5_combout ;
wire \Selector163~0_combout ;
wire \Selector163~2_combout ;
wire \Selector163~3_combout ;
wire \Selector163~6_combout ;
wire \Selector361~0_combout ;
wire \Selector361~1_combout ;
wire \Selector361~6_combout ;
wire \state[1][0]~q ;
wire \Mux32~0_combout ;
wire \Equal0~0_combout ;
wire \Selector161~7_combout ;
wire \always0~1_combout ;
wire \state~1_combout ;
wire \Selector161~3_combout ;
wire \Selector161~4_combout ;
wire \state~0_combout ;
wire \Selector161~5_combout ;
wire \Selector161~6_combout ;
wire \Equal5~0_combout ;
wire \Equal6~0_combout ;
wire \busy~0_combout ;
wire \Selector199~0_combout ;
wire \Selector199~1_combout ;
wire \Equal5~1_combout ;
wire \Selector199~2_combout ;
wire \Selector199~3_combout ;
wire \always0~3_combout ;
wire \state~3_combout ;
wire \state~4_combout ;
wire \Selector193~7_combout ;
wire \Selector193~8_combout ;
wire \Selector193~11_combout ;
wire \Selector193~6_combout ;
wire \Selector193~9_combout ;
wire \Mux158~0_combout ;
wire \Selector390~2_combout ;
wire \Selector391~1_combout ;
wire \Selector391~2_combout ;
wire \state~6_combout ;
wire \master_ack~0_combout ;
wire \Selector391~3_combout ;
wire \Selector391~4_combout ;
wire \Selector391~5_combout ;
wire \state[0][2]~q ;
wire \Mux30~0_combout ;
wire \Selector1~3_combout ;
wire \Selector1~6_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector198~0_combout ;
wire \Selector198~1_combout ;
wire \Selector198~2_combout ;
wire \Selector194~0_combout ;
wire \Selector195~0_combout ;
wire \Selector194~1_combout ;
wire \Selector194~2_combout ;
wire \Selector392~6_combout ;
wire \state~5_combout ;
wire \Selector392~2_combout ;
wire \Selector393~0_combout ;
wire \Selector392~3_combout ;
wire \Selector392~4_combout ;
wire \Selector392~5_combout ;
wire \state[0][1]~q ;
wire \Selector195~2_combout ;
wire \Selector195~3_combout ;
wire \Selector195~5_combout ;
wire \Selector393~3_combout ;
wire \Selector393~1_combout ;
wire \Selector391~6_combout ;
wire \Selector393~2_combout ;
wire \Selector393~4_combout ;
wire \state[0][0]~q ;
wire \Mux160~0_combout ;
wire \WideNor1~0_combout ;
wire \Selector358~4_combout ;
wire \Selector358~3_combout ;
wire \Selector358~6_combout ;
wire \state[1][3]~q ;
wire \Selector162~0_combout ;
wire \Selector162~1_combout ;
wire \Selector162~2_combout ;
wire \Selector162~4_combout ;
wire \Selector360~0_combout ;
wire \Selector360~3_combout ;
wire \Selector360~4_combout ;
wire \Selector360~5_combout ;
wire \state[1][1]~q ;
wire \Mux159~0_combout ;
wire \Equal9~0_combout ;
wire \master_rdata~2_combout ;
wire \master_rdata~3_combout ;
wire \master_rdata[0][22]~4_combout ;
wire \master_rdata[0][0]~reg0_q ;
wire \slave_rdata[0][1]~input_o ;
wire \master_rdata~5_combout ;
wire \master_rdata[0][1]~reg0_q ;
wire \slave_rdata[1][2]~input_o ;
wire \master_rdata~6_combout ;
wire \master_rdata[0][2]~reg0_q ;
wire \slave_rdata[1][3]~input_o ;
wire \master_rdata~7_combout ;
wire \master_rdata[0][3]~reg0_q ;
wire \slave_rdata[1][4]~input_o ;
wire \master_rdata~8_combout ;
wire \master_rdata[0][4]~reg0_q ;
wire \slave_rdata[1][5]~input_o ;
wire \master_rdata~9_combout ;
wire \master_rdata[0][5]~reg0_q ;
wire \slave_rdata[1][6]~input_o ;
wire \slave_rdata[0][6]~input_o ;
wire \master_rdata~10_combout ;
wire \master_rdata[0][6]~reg0_q ;
wire \slave_rdata[0][7]~input_o ;
wire \master_rdata~11_combout ;
wire \master_rdata[0][7]~reg0_q ;
wire \slave_rdata[0][8]~input_o ;
wire \master_rdata~12_combout ;
wire \master_rdata[0][8]~reg0_q ;
wire \slave_rdata[0][9]~input_o ;
wire \master_rdata~13_combout ;
wire \master_rdata[0][9]~reg0_q ;
wire \slave_rdata[0][10]~input_o ;
wire \master_rdata~14_combout ;
wire \master_rdata[0][10]~reg0_q ;
wire \slave_rdata[1][11]~input_o ;
wire \slave_rdata[0][11]~input_o ;
wire \master_rdata~15_combout ;
wire \master_rdata[0][11]~reg0_q ;
wire \slave_rdata[0][12]~input_o ;
wire \master_rdata~16_combout ;
wire \master_rdata[0][12]~reg0_q ;
wire \slave_rdata[1][13]~input_o ;
wire \master_rdata~17_combout ;
wire \master_rdata[0][13]~reg0_q ;
wire \slave_rdata[1][14]~input_o ;
wire \slave_rdata[0][14]~input_o ;
wire \master_rdata~18_combout ;
wire \master_rdata[0][14]~reg0_q ;
wire \slave_rdata[1][15]~input_o ;
wire \master_rdata~19_combout ;
wire \master_rdata[0][15]~reg0_q ;
wire \slave_rdata[0][16]~input_o ;
wire \master_rdata~20_combout ;
wire \master_rdata[0][16]~reg0_q ;
wire \slave_rdata[1][17]~input_o ;
wire \master_rdata~21_combout ;
wire \master_rdata[0][17]~reg0_q ;
wire \slave_rdata[1][18]~input_o ;
wire \slave_rdata[0][18]~input_o ;
wire \master_rdata~22_combout ;
wire \master_rdata[0][18]~reg0_q ;
wire \slave_rdata[0][19]~input_o ;
wire \master_rdata~23_combout ;
wire \master_rdata[0][19]~reg0_q ;
wire \slave_rdata[1][20]~input_o ;
wire \slave_rdata[0][20]~input_o ;
wire \master_rdata~24_combout ;
wire \master_rdata[0][20]~reg0_q ;
wire \slave_rdata[0][21]~input_o ;
wire \master_rdata~25_combout ;
wire \master_rdata[0][21]~reg0_q ;
wire \slave_rdata[0][22]~input_o ;
wire \master_rdata~26_combout ;
wire \master_rdata[0][22]~reg0_q ;
wire \slave_rdata[0][23]~input_o ;
wire \slave_rdata[1][23]~input_o ;
wire \master_rdata~27_combout ;
wire \master_rdata[0][23]~reg0_q ;
wire \slave_rdata[0][24]~input_o ;
wire \master_rdata~28_combout ;
wire \master_rdata[0][24]~reg0_q ;
wire \slave_rdata[1][25]~input_o ;
wire \slave_rdata[0][25]~input_o ;
wire \master_rdata~29_combout ;
wire \master_rdata[0][25]~reg0_q ;
wire \slave_rdata[0][26]~input_o ;
wire \slave_rdata[1][26]~input_o ;
wire \master_rdata~30_combout ;
wire \master_rdata[0][26]~reg0_q ;
wire \slave_rdata[0][27]~input_o ;
wire \master_rdata~31_combout ;
wire \master_rdata[0][27]~reg0_q ;
wire \slave_rdata[0][28]~input_o ;
wire \master_rdata~32_combout ;
wire \master_rdata[0][28]~reg0_q ;
wire \slave_rdata[0][29]~input_o ;
wire \master_rdata~33_combout ;
wire \master_rdata[0][29]~reg0_q ;
wire \slave_rdata[0][30]~input_o ;
wire \slave_rdata[1][30]~input_o ;
wire \master_rdata~34_combout ;
wire \master_rdata[0][30]~reg0_q ;
wire \slave_rdata[1][31]~input_o ;
wire \slave_rdata[0][31]~input_o ;
wire \master_rdata~35_combout ;
wire \master_rdata[0][31]~reg0_q ;
wire \master_rdata~36_combout ;
wire \master_rdata~37_combout ;
wire \master_rdata[1][15]~38_combout ;
wire \master_rdata[1][0]~reg0_q ;
wire \master_rdata~39_combout ;
wire \master_rdata[1][1]~reg0_q ;
wire \master_rdata~40_combout ;
wire \master_rdata[1][2]~reg0_q ;
wire \master_rdata~41_combout ;
wire \master_rdata[1][3]~reg0_q ;
wire \master_rdata~42_combout ;
wire \master_rdata[1][4]~reg0_q ;
wire \slave_rdata[0][5]~input_o ;
wire \master_rdata~43_combout ;
wire \master_rdata[1][5]~reg0_q ;
wire \master_rdata~44_combout ;
wire \master_rdata[1][6]~reg0_q ;
wire \master_rdata~45_combout ;
wire \master_rdata[1][7]~reg0_q ;
wire \master_rdata~46_combout ;
wire \master_rdata[1][8]~reg0_q ;
wire \master_rdata~47_combout ;
wire \master_rdata[1][9]~reg0_q ;
wire \master_rdata~48_combout ;
wire \master_rdata[1][10]~reg0_q ;
wire \master_rdata~49_combout ;
wire \master_rdata[1][11]~reg0_q ;
wire \master_rdata~50_combout ;
wire \master_rdata[1][12]~reg0_q ;
wire \master_rdata~51_combout ;
wire \master_rdata[1][13]~reg0_q ;
wire \master_rdata~52_combout ;
wire \master_rdata[1][14]~reg0_q ;
wire \master_rdata~53_combout ;
wire \master_rdata[1][15]~reg0_q ;
wire \slave_rdata[1][16]~input_o ;
wire \master_rdata~54_combout ;
wire \master_rdata[1][16]~reg0_q ;
wire \master_rdata~55_combout ;
wire \master_rdata[1][17]~reg0_q ;
wire \master_rdata~56_combout ;
wire \master_rdata[1][18]~reg0_q ;
wire \master_rdata~57_combout ;
wire \master_rdata[1][19]~reg0_q ;
wire \master_rdata~58_combout ;
wire \master_rdata[1][20]~reg0_q ;
wire \master_rdata~59_combout ;
wire \master_rdata[1][21]~reg0_q ;
wire \master_rdata~60_combout ;
wire \master_rdata[1][22]~reg0_q ;
wire \master_rdata~61_combout ;
wire \master_rdata[1][23]~reg0_q ;
wire \master_rdata~62_combout ;
wire \master_rdata[1][24]~reg0_q ;
wire \master_rdata~63_combout ;
wire \master_rdata[1][25]~reg0_q ;
wire \master_rdata~64_combout ;
wire \master_rdata[1][26]~reg0_q ;
wire \master_rdata~65_combout ;
wire \master_rdata[1][27]~reg0_q ;
wire \master_rdata~66_combout ;
wire \master_rdata[1][28]~reg0_q ;
wire \master_rdata~67_combout ;
wire \master_rdata[1][29]~reg0_q ;
wire \master_rdata~68_combout ;
wire \master_rdata[1][30]~reg0_q ;
wire \master_rdata~69_combout ;
wire \master_rdata[1][31]~reg0_q ;
wire \master_addr[1][0]~input_o ;
wire \slave_addr[0][4]~1_combout ;
wire \slave_addr[0][4]~2_combout ;
wire \Selector263~0_combout ;
wire \Selector263~1_combout ;
wire \Selector1~2_combout ;
wire \slave_addr[0][4]~4_combout ;
wire \slave_addr[0][4]~3_combout ;
wire \slave_addr[0][4]~5_combout ;
wire \slave_addr[0][0]~reg0_q ;
wire \master_addr[1][1]~input_o ;
wire \master_addr[0][1]~input_o ;
wire \Selector262~0_combout ;
wire \slave_addr[0][1]~reg0_q ;
wire \master_addr[1][2]~input_o ;
wire \master_addr[0][2]~input_o ;
wire \Selector261~0_combout ;
wire \slave_addr[0][2]~reg0_q ;
wire \master_addr[0][3]~input_o ;
wire \Selector260~0_combout ;
wire \slave_addr[0][3]~reg0_q ;
wire \master_addr[1][4]~input_o ;
wire \Selector259~0_combout ;
wire \slave_addr[0][4]~reg0_q ;
wire \master_addr[1][5]~input_o ;
wire \master_addr[0][5]~input_o ;
wire \Selector258~0_combout ;
wire \slave_addr[0][5]~reg0_q ;
wire \master_addr[1][6]~input_o ;
wire \Selector257~0_combout ;
wire \slave_addr[0][6]~reg0_q ;
wire \master_addr[0][7]~input_o ;
wire \Selector256~0_combout ;
wire \slave_addr[0][7]~reg0_q ;
wire \master_addr[1][8]~input_o ;
wire \Selector255~0_combout ;
wire \slave_addr[0][8]~reg0_q ;
wire \master_addr[0][9]~input_o ;
wire \Selector254~0_combout ;
wire \slave_addr[0][9]~reg0_q ;
wire \master_addr[1][10]~input_o ;
wire \master_addr[0][10]~input_o ;
wire \Selector253~0_combout ;
wire \slave_addr[0][10]~reg0_q ;
wire \master_addr[1][11]~input_o ;
wire \Selector252~0_combout ;
wire \slave_addr[0][11]~reg0_q ;
wire \master_addr[0][12]~input_o ;
wire \Selector251~0_combout ;
wire \slave_addr[0][12]~reg0_q ;
wire \master_addr[0][13]~input_o ;
wire \Selector250~0_combout ;
wire \slave_addr[0][13]~reg0_q ;
wire \master_addr[0][14]~input_o ;
wire \Selector249~0_combout ;
wire \slave_addr[0][14]~reg0_q ;
wire \master_addr[1][15]~input_o ;
wire \master_addr[0][15]~input_o ;
wire \Selector248~0_combout ;
wire \slave_addr[0][15]~reg0_q ;
wire \master_addr[0][16]~input_o ;
wire \master_addr[1][16]~input_o ;
wire \Selector247~0_combout ;
wire \slave_addr[0][16]~reg0_q ;
wire \master_addr[0][17]~input_o ;
wire \Selector246~0_combout ;
wire \slave_addr[0][17]~reg0_q ;
wire \master_addr[0][18]~input_o ;
wire \master_addr[1][18]~input_o ;
wire \Selector245~0_combout ;
wire \slave_addr[0][18]~reg0_q ;
wire \master_addr[0][19]~input_o ;
wire \master_addr[1][19]~input_o ;
wire \Selector244~0_combout ;
wire \slave_addr[0][19]~reg0_q ;
wire \master_addr[1][20]~input_o ;
wire \Selector243~0_combout ;
wire \slave_addr[0][20]~reg0_q ;
wire \master_addr[0][21]~input_o ;
wire \Selector242~0_combout ;
wire \slave_addr[0][21]~reg0_q ;
wire \master_addr[0][22]~input_o ;
wire \Selector241~0_combout ;
wire \slave_addr[0][22]~reg0_q ;
wire \master_addr[1][23]~input_o ;
wire \master_addr[0][23]~input_o ;
wire \Selector240~0_combout ;
wire \slave_addr[0][23]~reg0_q ;
wire \master_addr[1][24]~input_o ;
wire \Selector239~0_combout ;
wire \slave_addr[0][24]~reg0_q ;
wire \master_addr[0][25]~input_o ;
wire \Selector238~0_combout ;
wire \slave_addr[0][25]~reg0_q ;
wire \master_addr[1][26]~input_o ;
wire \Selector237~0_combout ;
wire \slave_addr[0][26]~reg0_q ;
wire \master_addr[0][27]~input_o ;
wire \master_addr[1][27]~input_o ;
wire \Selector236~0_combout ;
wire \slave_addr[0][27]~reg0_q ;
wire \master_addr[1][28]~input_o ;
wire \master_addr[0][28]~input_o ;
wire \Selector235~0_combout ;
wire \slave_addr[0][28]~reg0_q ;
wire \master_addr[0][29]~input_o ;
wire \Selector234~0_combout ;
wire \slave_addr[0][29]~reg0_q ;
wire \master_addr[1][30]~input_o ;
wire \master_addr[0][30]~input_o ;
wire \Selector233~0_combout ;
wire \slave_addr[0][30]~reg0_q ;
wire \slave_addr~6_combout ;
wire \slave_addr[0][31]~0_combout ;
wire \slave_addr~7_combout ;
wire \slave_addr[0][31]~reg0_q ;
wire \slave_addr[1][2]~8_combout ;
wire \Selector231~0_combout ;
wire \Selector231~1_combout ;
wire \slave_addr[1][2]~9_combout ;
wire \slave_addr[1][2]~10_combout ;
wire \slave_addr[1][0]~reg0_q ;
wire \Selector230~0_combout ;
wire \slave_addr[1][1]~reg0_q ;
wire \Selector229~0_combout ;
wire \slave_addr[1][2]~reg0_q ;
wire \Selector228~0_combout ;
wire \slave_addr[1][3]~reg0_q ;
wire \Selector227~0_combout ;
wire \slave_addr[1][4]~reg0_q ;
wire \Selector226~0_combout ;
wire \slave_addr[1][5]~reg0_q ;
wire \Selector225~0_combout ;
wire \slave_addr[1][6]~reg0_q ;
wire \Selector224~0_combout ;
wire \slave_addr[1][7]~reg0_q ;
wire \Selector223~0_combout ;
wire \slave_addr[1][8]~reg0_q ;
wire \Selector222~0_combout ;
wire \slave_addr[1][9]~reg0_q ;
wire \Selector221~0_combout ;
wire \slave_addr[1][10]~reg0_q ;
wire \Selector220~0_combout ;
wire \slave_addr[1][11]~reg0_q ;
wire \Selector219~0_combout ;
wire \slave_addr[1][12]~reg0_q ;
wire \Selector218~0_combout ;
wire \slave_addr[1][13]~reg0_q ;
wire \Selector217~0_combout ;
wire \slave_addr[1][14]~reg0_q ;
wire \Selector216~0_combout ;
wire \slave_addr[1][15]~reg0_q ;
wire \Selector215~0_combout ;
wire \slave_addr[1][16]~reg0_q ;
wire \Selector214~0_combout ;
wire \slave_addr[1][17]~reg0_q ;
wire \Selector213~0_combout ;
wire \slave_addr[1][18]~reg0_q ;
wire \Selector212~0_combout ;
wire \slave_addr[1][19]~reg0_q ;
wire \Selector211~0_combout ;
wire \slave_addr[1][20]~reg0_q ;
wire \master_addr[1][21]~input_o ;
wire \Selector210~0_combout ;
wire \slave_addr[1][21]~reg0_q ;
wire \Selector209~0_combout ;
wire \slave_addr[1][22]~reg0_q ;
wire \Selector208~0_combout ;
wire \slave_addr[1][23]~reg0_q ;
wire \Selector207~0_combout ;
wire \slave_addr[1][24]~reg0_q ;
wire \master_addr[1][25]~input_o ;
wire \Selector206~0_combout ;
wire \slave_addr[1][25]~reg0_q ;
wire \Selector205~0_combout ;
wire \slave_addr[1][26]~reg0_q ;
wire \Selector204~0_combout ;
wire \slave_addr[1][27]~reg0_q ;
wire \Selector203~0_combout ;
wire \slave_addr[1][28]~reg0_q ;
wire \Selector202~0_combout ;
wire \slave_addr[1][29]~reg0_q ;
wire \Selector201~0_combout ;
wire \slave_addr[1][30]~reg0_q ;
wire \master_wdata[0][0]~input_o ;
wire \master_cmd[0]~input_o ;
wire \slave_wdata[0][28]~0_combout ;
wire \Selector329~0_combout ;
wire \Selector329~1_combout ;
wire \slave_wdata[0][28]~1_combout ;
wire \slave_wdata[0][0]~reg0_q ;
wire \master_wdata[0][1]~input_o ;
wire \Selector328~0_combout ;
wire \slave_wdata[0][1]~reg0_q ;
wire \master_wdata[0][2]~input_o ;
wire \Selector327~0_combout ;
wire \slave_wdata[0][2]~reg0_q ;
wire \master_wdata[0][3]~input_o ;
wire \master_wdata[1][3]~input_o ;
wire \Selector326~0_combout ;
wire \slave_wdata[0][3]~reg0_q ;
wire \master_wdata[1][4]~input_o ;
wire \Selector325~0_combout ;
wire \slave_wdata[0][4]~reg0_q ;
wire \master_wdata[1][5]~input_o ;
wire \master_wdata[0][5]~input_o ;
wire \Selector324~0_combout ;
wire \slave_wdata[0][5]~reg0_q ;
wire \master_wdata[1][6]~input_o ;
wire \Selector323~0_combout ;
wire \slave_wdata[0][6]~reg0_q ;
wire \master_wdata[1][7]~input_o ;
wire \master_wdata[0][7]~input_o ;
wire \Selector322~0_combout ;
wire \slave_wdata[0][7]~reg0_q ;
wire \master_wdata[0][8]~input_o ;
wire \Selector321~0_combout ;
wire \slave_wdata[0][8]~reg0_q ;
wire \master_wdata[1][9]~input_o ;
wire \Selector320~0_combout ;
wire \slave_wdata[0][9]~reg0_q ;
wire \master_wdata[1][10]~input_o ;
wire \Selector319~0_combout ;
wire \slave_wdata[0][10]~reg0_q ;
wire \master_wdata[1][11]~input_o ;
wire \Selector318~0_combout ;
wire \slave_wdata[0][11]~reg0_q ;
wire \master_wdata[0][12]~input_o ;
wire \Selector317~0_combout ;
wire \slave_wdata[0][12]~reg0_q ;
wire \master_wdata[0][13]~input_o ;
wire \master_wdata[1][13]~input_o ;
wire \Selector316~0_combout ;
wire \slave_wdata[0][13]~reg0_q ;
wire \master_wdata[1][14]~input_o ;
wire \Selector315~0_combout ;
wire \slave_wdata[0][14]~reg0_q ;
wire \master_wdata[0][15]~input_o ;
wire \master_wdata[1][15]~input_o ;
wire \Selector314~0_combout ;
wire \slave_wdata[0][15]~reg0_q ;
wire \master_wdata[1][16]~input_o ;
wire \Selector313~0_combout ;
wire \slave_wdata[0][16]~reg0_q ;
wire \master_wdata[1][17]~input_o ;
wire \Selector312~0_combout ;
wire \slave_wdata[0][17]~reg0_q ;
wire \master_wdata[1][18]~input_o ;
wire \Selector311~0_combout ;
wire \slave_wdata[0][18]~reg0_q ;
wire \master_wdata[1][19]~input_o ;
wire \master_wdata[0][19]~input_o ;
wire \Selector310~0_combout ;
wire \slave_wdata[0][19]~reg0_q ;
wire \master_wdata[1][20]~input_o ;
wire \Selector309~0_combout ;
wire \slave_wdata[0][20]~reg0_q ;
wire \master_wdata[1][21]~input_o ;
wire \Selector308~0_combout ;
wire \slave_wdata[0][21]~reg0_q ;
wire \master_wdata[1][22]~input_o ;
wire \Selector307~0_combout ;
wire \slave_wdata[0][22]~reg0_q ;
wire \master_wdata[1][23]~input_o ;
wire \Selector306~0_combout ;
wire \slave_wdata[0][23]~reg0_q ;
wire \master_wdata[0][24]~input_o ;
wire \master_wdata[1][24]~input_o ;
wire \Selector305~0_combout ;
wire \slave_wdata[0][24]~reg0_q ;
wire \master_wdata[0][25]~input_o ;
wire \master_wdata[1][25]~input_o ;
wire \Selector304~0_combout ;
wire \slave_wdata[0][25]~reg0_q ;
wire \master_wdata[0][26]~input_o ;
wire \Selector303~0_combout ;
wire \slave_wdata[0][26]~reg0_q ;
wire \master_wdata[0][27]~input_o ;
wire \Selector302~0_combout ;
wire \slave_wdata[0][27]~reg0_q ;
wire \master_wdata[0][28]~input_o ;
wire \Selector301~0_combout ;
wire \slave_wdata[0][28]~reg0_q ;
wire \master_wdata[0][29]~input_o ;
wire \Selector300~0_combout ;
wire \slave_wdata[0][29]~reg0_q ;
wire \master_wdata[0][30]~input_o ;
wire \Selector299~0_combout ;
wire \slave_wdata[0][30]~reg0_q ;
wire \master_wdata[1][31]~input_o ;
wire \master_wdata[0][31]~input_o ;
wire \Selector298~0_combout ;
wire \slave_wdata[0][31]~reg0_q ;
wire \slave_wdata[1][19]~2_combout ;
wire \Selector297~0_combout ;
wire \Selector297~1_combout ;
wire \slave_wdata[1][19]~3_combout ;
wire \slave_wdata[1][0]~reg0_q ;
wire \master_wdata[1][1]~input_o ;
wire \Selector296~0_combout ;
wire \slave_wdata[1][1]~reg0_q ;
wire \master_wdata[1][2]~input_o ;
wire \Selector295~0_combout ;
wire \slave_wdata[1][2]~reg0_q ;
wire \Selector294~0_combout ;
wire \slave_wdata[1][3]~reg0_q ;
wire \Selector293~0_combout ;
wire \slave_wdata[1][4]~reg0_q ;
wire \Selector292~0_combout ;
wire \slave_wdata[1][5]~reg0_q ;
wire \master_wdata[0][6]~input_o ;
wire \Selector291~0_combout ;
wire \slave_wdata[1][6]~reg0_q ;
wire \Selector290~0_combout ;
wire \slave_wdata[1][7]~reg0_q ;
wire \Selector289~0_combout ;
wire \slave_wdata[1][8]~reg0_q ;
wire \master_wdata[0][9]~input_o ;
wire \Selector288~0_combout ;
wire \slave_wdata[1][9]~reg0_q ;
wire \master_wdata[0][10]~input_o ;
wire \Selector287~0_combout ;
wire \slave_wdata[1][10]~reg0_q ;
wire \master_wdata[0][11]~input_o ;
wire \Selector286~0_combout ;
wire \slave_wdata[1][11]~reg0_q ;
wire \master_wdata[1][12]~input_o ;
wire \Selector285~0_combout ;
wire \slave_wdata[1][12]~reg0_q ;
wire \Selector284~0_combout ;
wire \slave_wdata[1][13]~reg0_q ;
wire \master_wdata[0][14]~input_o ;
wire \Selector283~0_combout ;
wire \slave_wdata[1][14]~reg0_q ;
wire \Selector282~0_combout ;
wire \slave_wdata[1][15]~reg0_q ;
wire \master_wdata[0][16]~input_o ;
wire \Selector281~0_combout ;
wire \slave_wdata[1][16]~reg0_q ;
wire \master_wdata[0][17]~input_o ;
wire \Selector280~0_combout ;
wire \slave_wdata[1][17]~reg0_q ;
wire \master_wdata[0][18]~input_o ;
wire \Selector279~0_combout ;
wire \slave_wdata[1][18]~reg0_q ;
wire \Selector278~0_combout ;
wire \slave_wdata[1][19]~reg0_q ;
wire \Selector277~0_combout ;
wire \slave_wdata[1][20]~reg0_q ;
wire \Selector276~0_combout ;
wire \slave_wdata[1][21]~reg0_q ;
wire \master_wdata[0][22]~input_o ;
wire \Selector275~0_combout ;
wire \slave_wdata[1][22]~reg0_q ;
wire \Selector274~0_combout ;
wire \slave_wdata[1][23]~reg0_q ;
wire \Selector273~0_combout ;
wire \slave_wdata[1][24]~reg0_q ;
wire \Selector272~0_combout ;
wire \slave_wdata[1][25]~reg0_q ;
wire \Selector271~0_combout ;
wire \slave_wdata[1][26]~reg0_q ;
wire \Selector270~0_combout ;
wire \slave_wdata[1][27]~reg0_q ;
wire \Selector269~0_combout ;
wire \slave_wdata[1][28]~reg0_q ;
wire \Selector268~0_combout ;
wire \slave_wdata[1][29]~reg0_q ;
wire \Selector267~0_combout ;
wire \slave_wdata[1][30]~reg0_q ;
wire \Selector266~0_combout ;
wire \slave_wdata[1][31]~reg0_q ;
wire \Selector265~0_combout ;
wire \slave_cmd[0]~reg0_q ;
wire \Selector264~0_combout ;
wire \slave_cmd[1]~reg0_q ;
wire [1:0] busy;
wire [31:0] rr;


// Location: LCCOMB_X50_Y23_N26
cycloneive_lcell_comb \Selector163~1 (
// Equation(s):
// \Selector163~1_combout  = (\Mux31~0_combout  & ((rr[0]) # ((!\always0~1_combout  & !\always0~0_combout ))))

	.dataa(rr[0]),
	.datab(\always0~1_combout ),
	.datac(\always0~0_combout ),
	.datad(\Mux31~0_combout ),
	.cin(gnd),
	.combout(\Selector163~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~1 .lut_mask = 16'hAB00;
defparam \Selector163~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneive_lcell_comb \Selector161~2 (
// Equation(s):
// \Selector161~2_combout  = (\master_addr[1][31]~input_o  & ((\slave_ack[1]~input_o ))) # (!\master_addr[1][31]~input_o  & (\slave_ack[0]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][31]~input_o ),
	.datac(\slave_ack[0]~input_o ),
	.datad(\slave_ack[1]~input_o ),
	.cin(gnd),
	.combout(\Selector161~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector161~2 .lut_mask = 16'hFC30;
defparam \Selector161~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N6
cycloneive_lcell_comb \state~2 (
// Equation(s):
// \state~2_combout  = (rr[0] & ((\always0~1_combout ) # (\always0~0_combout )))

	.dataa(gnd),
	.datab(rr[0]),
	.datac(\always0~1_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\state~2_combout ),
	.cout());
// synopsys translate_off
defparam \state~2 .lut_mask = 16'hCCC0;
defparam \state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\Mux32~0_combout ) # ((\Mux1~0_combout ) # ((\Mux31~0_combout ) # (!\Mux30~0_combout )))

	.dataa(\Mux32~0_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux31~0_combout ),
	.datad(\Mux30~0_combout ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'hFEFF;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
cycloneive_lcell_comb \Selector360~1 (
// Equation(s):
// \Selector360~1_combout  = (\Selector390~0_combout ) # ((\Selector390~3_combout  & \always0~7_combout ))

	.dataa(gnd),
	.datab(\Selector390~3_combout ),
	.datac(\always0~7_combout ),
	.datad(\Selector390~0_combout ),
	.cin(gnd),
	.combout(\Selector360~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector360~1 .lut_mask = 16'hFFC0;
defparam \Selector360~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
cycloneive_lcell_comb \Selector360~2 (
// Equation(s):
// \Selector360~2_combout  = (rr[0] & (!\always0~8_combout  & \Selector360~1_combout ))

	.dataa(rr[0]),
	.datab(\always0~8_combout ),
	.datac(\Selector360~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector360~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector360~2 .lut_mask = 16'h2020;
defparam \Selector360~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
cycloneive_lcell_comb \Selector358~2 (
// Equation(s):
// \Selector358~2_combout  = (!\Selector390~2_combout  & (!\Selector390~1_combout  & (!\Selector390~4_combout  & !\Selector390~3_combout )))

	.dataa(\Selector390~2_combout ),
	.datab(\Selector390~1_combout ),
	.datac(\Selector390~4_combout ),
	.datad(\Selector390~3_combout ),
	.cin(gnd),
	.combout(\Selector358~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector358~2 .lut_mask = 16'h0001;
defparam \Selector358~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N4
cycloneive_lcell_comb \Selector193~10 (
// Equation(s):
// \Selector193~10_combout  = (!\Mux30~0_combout  & (\Selector193~8_combout  & ((rr[0]) # (!\state[1][3]~q ))))

	.dataa(\Mux30~0_combout ),
	.datab(\state[1][3]~q ),
	.datac(\Selector193~8_combout ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\Selector193~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~10 .lut_mask = 16'h5010;
defparam \Selector193~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneive_lcell_comb \Selector391~0 (
// Equation(s):
// \Selector391~0_combout  = (\Selector390~0_combout  & (!\state~5_combout  & ((\Selector193~10_combout ) # (\Selector193~6_combout ))))

	.dataa(\Selector193~10_combout ),
	.datab(\Selector193~6_combout ),
	.datac(\Selector390~0_combout ),
	.datad(\state~5_combout ),
	.cin(gnd),
	.combout(\Selector391~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector391~0 .lut_mask = 16'h00E0;
defparam \Selector391~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
cycloneive_lcell_comb \Selector359~1 (
// Equation(s):
// \Selector359~1_combout  = (rr[0] & ((\Mux128~0_combout  & (\slave_ack[1]~input_o )) # (!\Mux128~0_combout  & ((\slave_ack[0]~input_o )))))

	.dataa(rr[0]),
	.datab(\slave_ack[1]~input_o ),
	.datac(\slave_ack[0]~input_o ),
	.datad(\Mux128~0_combout ),
	.cin(gnd),
	.combout(\Selector359~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector359~1 .lut_mask = 16'h88A0;
defparam \Selector359~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N10
cycloneive_lcell_comb \Selector361~5 (
// Equation(s):
// \Selector361~5_combout  = (\always0~8_combout  & (\Selector163~6_combout )) # (!\always0~8_combout  & (((rr[0] & !\master_cmd[1]~input_o ))))

	.dataa(\Selector163~6_combout ),
	.datab(rr[0]),
	.datac(\master_cmd[1]~input_o ),
	.datad(\always0~8_combout ),
	.cin(gnd),
	.combout(\Selector361~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector361~5 .lut_mask = 16'hAA0C;
defparam \Selector361~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N26
cycloneive_lcell_comb \Selector195~4 (
// Equation(s):
// \Selector195~4_combout  = ((\master_addr[0][31]~input_o  & (busy[1])) # (!\master_addr[0][31]~input_o  & ((busy[0])))) # (!\master_cmd[0]~input_o )

	.dataa(busy[1]),
	.datab(\master_addr[0][31]~input_o ),
	.datac(\master_cmd[0]~input_o ),
	.datad(busy[0]),
	.cin(gnd),
	.combout(\Selector195~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector195~4 .lut_mask = 16'hBF8F;
defparam \Selector195~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N6
cycloneive_lcell_comb \master_rdata[1][15]~70 (
// Equation(s):
// \master_rdata[1][15]~70_combout  = (rr[0] & ((\state[1][3]~q ) # ((\Mux159~0_combout )))) # (!rr[0] & (((\Equal4~0_combout ))))

	.dataa(\state[1][3]~q ),
	.datab(rr[0]),
	.datac(\Equal4~0_combout ),
	.datad(\Mux159~0_combout ),
	.cin(gnd),
	.combout(\master_rdata[1][15]~70_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[1][15]~70 .lut_mask = 16'hFCB8;
defparam \master_rdata[1][15]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
cycloneive_lcell_comb \Selector358~5 (
// Equation(s):
// \Selector358~5_combout  = (\Selector390~0_combout  & (((\always0~8_combout )) # (!rr[0]))) # (!\Selector390~0_combout  & (!rr[0] & (!\Selector358~2_combout )))

	.dataa(\Selector390~0_combout ),
	.datab(rr[0]),
	.datac(\Selector358~2_combout ),
	.datad(\always0~8_combout ),
	.cin(gnd),
	.combout(\Selector358~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector358~5 .lut_mask = 16'hAB23;
defparam \Selector358~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
cycloneive_lcell_comb \Selector359~5 (
// Equation(s):
// \Selector359~5_combout  = (\Selector359~1_combout  & (((\Selector390~2_combout )))) # (!\Selector359~1_combout  & (\Selector390~1_combout  & (\Selector161~6_combout )))

	.dataa(\Selector390~1_combout ),
	.datab(\Selector161~6_combout ),
	.datac(\Selector390~2_combout ),
	.datad(\Selector359~1_combout ),
	.cin(gnd),
	.combout(\Selector359~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector359~5 .lut_mask = 16'hF088;
defparam \Selector359~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N29
cycloneive_io_ibuf \slave_rdata[1][1]~input (
	.i(slave_rdata_1_1),
	.ibar(gnd),
	.o(\slave_rdata[1][1]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][1]~input .bus_hold = "false";
defparam \slave_rdata[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N22
cycloneive_io_ibuf \slave_rdata[0][2]~input (
	.i(slave_rdata_0_2),
	.ibar(gnd),
	.o(\slave_rdata[0][2]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][2]~input .bus_hold = "false";
defparam \slave_rdata[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \slave_rdata[0][3]~input (
	.i(slave_rdata_0_3),
	.ibar(gnd),
	.o(\slave_rdata[0][3]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][3]~input .bus_hold = "false";
defparam \slave_rdata[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N29
cycloneive_io_ibuf \slave_rdata[0][4]~input (
	.i(slave_rdata_0_4),
	.ibar(gnd),
	.o(\slave_rdata[0][4]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][4]~input .bus_hold = "false";
defparam \slave_rdata[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N1
cycloneive_io_ibuf \slave_rdata[1][7]~input (
	.i(slave_rdata_1_7),
	.ibar(gnd),
	.o(\slave_rdata[1][7]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][7]~input .bus_hold = "false";
defparam \slave_rdata[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N29
cycloneive_io_ibuf \slave_rdata[1][8]~input (
	.i(slave_rdata_1_8),
	.ibar(gnd),
	.o(\slave_rdata[1][8]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][8]~input .bus_hold = "false";
defparam \slave_rdata[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \slave_rdata[1][9]~input (
	.i(slave_rdata_1_9),
	.ibar(gnd),
	.o(\slave_rdata[1][9]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][9]~input .bus_hold = "false";
defparam \slave_rdata[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N8
cycloneive_io_ibuf \slave_rdata[1][10]~input (
	.i(slave_rdata_1_10),
	.ibar(gnd),
	.o(\slave_rdata[1][10]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][10]~input .bus_hold = "false";
defparam \slave_rdata[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneive_io_ibuf \slave_rdata[1][12]~input (
	.i(slave_rdata_1_12),
	.ibar(gnd),
	.o(\slave_rdata[1][12]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][12]~input .bus_hold = "false";
defparam \slave_rdata[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N22
cycloneive_io_ibuf \slave_rdata[0][13]~input (
	.i(slave_rdata_0_13),
	.ibar(gnd),
	.o(\slave_rdata[0][13]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][13]~input .bus_hold = "false";
defparam \slave_rdata[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N15
cycloneive_io_ibuf \slave_rdata[0][15]~input (
	.i(slave_rdata_0_15),
	.ibar(gnd),
	.o(\slave_rdata[0][15]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][15]~input .bus_hold = "false";
defparam \slave_rdata[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N1
cycloneive_io_ibuf \slave_rdata[0][17]~input (
	.i(slave_rdata_0_17),
	.ibar(gnd),
	.o(\slave_rdata[0][17]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][17]~input .bus_hold = "false";
defparam \slave_rdata[0][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N1
cycloneive_io_ibuf \slave_rdata[1][19]~input (
	.i(slave_rdata_1_19),
	.ibar(gnd),
	.o(\slave_rdata[1][19]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][19]~input .bus_hold = "false";
defparam \slave_rdata[1][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y33_N8
cycloneive_io_ibuf \slave_rdata[1][21]~input (
	.i(slave_rdata_1_21),
	.ibar(gnd),
	.o(\slave_rdata[1][21]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][21]~input .bus_hold = "false";
defparam \slave_rdata[1][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N15
cycloneive_io_ibuf \slave_rdata[1][22]~input (
	.i(slave_rdata_1_22),
	.ibar(gnd),
	.o(\slave_rdata[1][22]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][22]~input .bus_hold = "false";
defparam \slave_rdata[1][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N8
cycloneive_io_ibuf \slave_rdata[1][24]~input (
	.i(slave_rdata_1_24),
	.ibar(gnd),
	.o(\slave_rdata[1][24]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][24]~input .bus_hold = "false";
defparam \slave_rdata[1][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y37_N22
cycloneive_io_ibuf \slave_rdata[1][27]~input (
	.i(slave_rdata_1_27),
	.ibar(gnd),
	.o(\slave_rdata[1][27]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][27]~input .bus_hold = "false";
defparam \slave_rdata[1][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N1
cycloneive_io_ibuf \slave_rdata[1][28]~input (
	.i(slave_rdata_1_28),
	.ibar(gnd),
	.o(\slave_rdata[1][28]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][28]~input .bus_hold = "false";
defparam \slave_rdata[1][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N15
cycloneive_io_ibuf \slave_rdata[1][29]~input (
	.i(slave_rdata_1_29),
	.ibar(gnd),
	.o(\slave_rdata[1][29]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][29]~input .bus_hold = "false";
defparam \slave_rdata[1][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
cycloneive_io_ibuf \master_addr[0][0]~input (
	.i(master_addr_0_0),
	.ibar(gnd),
	.o(\master_addr[0][0]~input_o ));
// synopsys translate_off
defparam \master_addr[0][0]~input .bus_hold = "false";
defparam \master_addr[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \master_addr[1][3]~input (
	.i(master_addr_1_3),
	.ibar(gnd),
	.o(\master_addr[1][3]~input_o ));
// synopsys translate_off
defparam \master_addr[1][3]~input .bus_hold = "false";
defparam \master_addr[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \master_addr[0][4]~input (
	.i(master_addr_0_4),
	.ibar(gnd),
	.o(\master_addr[0][4]~input_o ));
// synopsys translate_off
defparam \master_addr[0][4]~input .bus_hold = "false";
defparam \master_addr[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N22
cycloneive_io_ibuf \master_addr[0][6]~input (
	.i(master_addr_0_6),
	.ibar(gnd),
	.o(\master_addr[0][6]~input_o ));
// synopsys translate_off
defparam \master_addr[0][6]~input .bus_hold = "false";
defparam \master_addr[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N15
cycloneive_io_ibuf \master_addr[1][7]~input (
	.i(master_addr_1_7),
	.ibar(gnd),
	.o(\master_addr[1][7]~input_o ));
// synopsys translate_off
defparam \master_addr[1][7]~input .bus_hold = "false";
defparam \master_addr[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N8
cycloneive_io_ibuf \master_addr[0][8]~input (
	.i(master_addr_0_8),
	.ibar(gnd),
	.o(\master_addr[0][8]~input_o ));
// synopsys translate_off
defparam \master_addr[0][8]~input .bus_hold = "false";
defparam \master_addr[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N15
cycloneive_io_ibuf \master_addr[1][9]~input (
	.i(master_addr_1_9),
	.ibar(gnd),
	.o(\master_addr[1][9]~input_o ));
// synopsys translate_off
defparam \master_addr[1][9]~input .bus_hold = "false";
defparam \master_addr[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N1
cycloneive_io_ibuf \master_addr[0][11]~input (
	.i(master_addr_0_11),
	.ibar(gnd),
	.o(\master_addr[0][11]~input_o ));
// synopsys translate_off
defparam \master_addr[0][11]~input .bus_hold = "false";
defparam \master_addr[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N1
cycloneive_io_ibuf \master_addr[1][12]~input (
	.i(master_addr_1_12),
	.ibar(gnd),
	.o(\master_addr[1][12]~input_o ));
// synopsys translate_off
defparam \master_addr[1][12]~input .bus_hold = "false";
defparam \master_addr[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N22
cycloneive_io_ibuf \master_addr[1][13]~input (
	.i(master_addr_1_13),
	.ibar(gnd),
	.o(\master_addr[1][13]~input_o ));
// synopsys translate_off
defparam \master_addr[1][13]~input .bus_hold = "false";
defparam \master_addr[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N1
cycloneive_io_ibuf \master_addr[1][14]~input (
	.i(master_addr_1_14),
	.ibar(gnd),
	.o(\master_addr[1][14]~input_o ));
// synopsys translate_off
defparam \master_addr[1][14]~input .bus_hold = "false";
defparam \master_addr[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \master_addr[1][17]~input (
	.i(master_addr_1_17),
	.ibar(gnd),
	.o(\master_addr[1][17]~input_o ));
// synopsys translate_off
defparam \master_addr[1][17]~input .bus_hold = "false";
defparam \master_addr[1][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y43_N15
cycloneive_io_ibuf \master_addr[0][20]~input (
	.i(master_addr_0_20),
	.ibar(gnd),
	.o(\master_addr[0][20]~input_o ));
// synopsys translate_off
defparam \master_addr[0][20]~input .bus_hold = "false";
defparam \master_addr[0][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N1
cycloneive_io_ibuf \master_addr[1][22]~input (
	.i(master_addr_1_22),
	.ibar(gnd),
	.o(\master_addr[1][22]~input_o ));
// synopsys translate_off
defparam \master_addr[1][22]~input .bus_hold = "false";
defparam \master_addr[1][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N29
cycloneive_io_ibuf \master_addr[0][24]~input (
	.i(master_addr_0_24),
	.ibar(gnd),
	.o(\master_addr[0][24]~input_o ));
// synopsys translate_off
defparam \master_addr[0][24]~input .bus_hold = "false";
defparam \master_addr[0][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N15
cycloneive_io_ibuf \master_addr[0][26]~input (
	.i(master_addr_0_26),
	.ibar(gnd),
	.o(\master_addr[0][26]~input_o ));
// synopsys translate_off
defparam \master_addr[0][26]~input .bus_hold = "false";
defparam \master_addr[0][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N1
cycloneive_io_ibuf \master_addr[1][29]~input (
	.i(master_addr_1_29),
	.ibar(gnd),
	.o(\master_addr[1][29]~input_o ));
// synopsys translate_off
defparam \master_addr[1][29]~input .bus_hold = "false";
defparam \master_addr[1][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N1
cycloneive_io_ibuf \master_wdata[1][0]~input (
	.i(master_wdata_1_0),
	.ibar(gnd),
	.o(\master_wdata[1][0]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][0]~input .bus_hold = "false";
defparam \master_wdata[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N22
cycloneive_io_ibuf \master_wdata[0][4]~input (
	.i(master_wdata_0_4),
	.ibar(gnd),
	.o(\master_wdata[0][4]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][4]~input .bus_hold = "false";
defparam \master_wdata[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N22
cycloneive_io_ibuf \master_wdata[1][8]~input (
	.i(master_wdata_1_8),
	.ibar(gnd),
	.o(\master_wdata[1][8]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][8]~input .bus_hold = "false";
defparam \master_wdata[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N15
cycloneive_io_ibuf \master_wdata[0][20]~input (
	.i(master_wdata_0_20),
	.ibar(gnd),
	.o(\master_wdata[0][20]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][20]~input .bus_hold = "false";
defparam \master_wdata[0][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N8
cycloneive_io_ibuf \master_wdata[0][21]~input (
	.i(master_wdata_0_21),
	.ibar(gnd),
	.o(\master_wdata[0][21]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][21]~input .bus_hold = "false";
defparam \master_wdata[0][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \master_wdata[0][23]~input (
	.i(master_wdata_0_23),
	.ibar(gnd),
	.o(\master_wdata[0][23]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][23]~input .bus_hold = "false";
defparam \master_wdata[0][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneive_io_ibuf \master_wdata[1][26]~input (
	.i(master_wdata_1_26),
	.ibar(gnd),
	.o(\master_wdata[1][26]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][26]~input .bus_hold = "false";
defparam \master_wdata[1][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N22
cycloneive_io_ibuf \master_wdata[1][27]~input (
	.i(master_wdata_1_27),
	.ibar(gnd),
	.o(\master_wdata[1][27]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][27]~input .bus_hold = "false";
defparam \master_wdata[1][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N8
cycloneive_io_ibuf \master_wdata[1][28]~input (
	.i(master_wdata_1_28),
	.ibar(gnd),
	.o(\master_wdata[1][28]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][28]~input .bus_hold = "false";
defparam \master_wdata[1][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \master_wdata[1][29]~input (
	.i(master_wdata_1_29),
	.ibar(gnd),
	.o(\master_wdata[1][29]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][29]~input .bus_hold = "false";
defparam \master_wdata[1][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N22
cycloneive_io_ibuf \master_wdata[1][30]~input (
	.i(master_wdata_1_30),
	.ibar(gnd),
	.o(\master_wdata[1][30]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][30]~input .bus_hold = "false";
defparam \master_wdata[1][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N23
cycloneive_io_obuf \master_rdata[0][0]~output (
	.i(\master_rdata[0][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][0]~output .bus_hold = "false";
defparam \master_rdata[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \master_rdata[0][1]~output (
	.i(\master_rdata[0][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][1]~output .bus_hold = "false";
defparam \master_rdata[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N9
cycloneive_io_obuf \master_rdata[0][2]~output (
	.i(\master_rdata[0][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][2]~output .bus_hold = "false";
defparam \master_rdata[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \master_rdata[0][3]~output (
	.i(\master_rdata[0][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][3]~output .bus_hold = "false";
defparam \master_rdata[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N30
cycloneive_io_obuf \master_rdata[0][4]~output (
	.i(\master_rdata[0][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][4]~output .bus_hold = "false";
defparam \master_rdata[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \master_rdata[0][5]~output (
	.i(\master_rdata[0][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][5]~output .bus_hold = "false";
defparam \master_rdata[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y20_N23
cycloneive_io_obuf \master_rdata[0][6]~output (
	.i(\master_rdata[0][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][6]~output .bus_hold = "false";
defparam \master_rdata[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \master_rdata[0][7]~output (
	.i(\master_rdata[0][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][7]~output .bus_hold = "false";
defparam \master_rdata[0][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneive_io_obuf \master_rdata[0][8]~output (
	.i(\master_rdata[0][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][8]~output .bus_hold = "false";
defparam \master_rdata[0][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N2
cycloneive_io_obuf \master_rdata[0][9]~output (
	.i(\master_rdata[0][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][9]~output .bus_hold = "false";
defparam \master_rdata[0][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N23
cycloneive_io_obuf \master_rdata[0][10]~output (
	.i(\master_rdata[0][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][10]~output .bus_hold = "false";
defparam \master_rdata[0][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \master_rdata[0][11]~output (
	.i(\master_rdata[0][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][11]~output .bus_hold = "false";
defparam \master_rdata[0][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \master_rdata[0][12]~output (
	.i(\master_rdata[0][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][12]~output .bus_hold = "false";
defparam \master_rdata[0][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \master_rdata[0][13]~output (
	.i(\master_rdata[0][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][13]~output .bus_hold = "false";
defparam \master_rdata[0][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N9
cycloneive_io_obuf \master_rdata[0][14]~output (
	.i(\master_rdata[0][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][14]~output .bus_hold = "false";
defparam \master_rdata[0][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneive_io_obuf \master_rdata[0][15]~output (
	.i(\master_rdata[0][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][15]~output .bus_hold = "false";
defparam \master_rdata[0][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \master_rdata[0][16]~output (
	.i(\master_rdata[0][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][16]~output .bus_hold = "false";
defparam \master_rdata[0][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \master_rdata[0][17]~output (
	.i(\master_rdata[0][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][17]~output .bus_hold = "false";
defparam \master_rdata[0][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \master_rdata[0][18]~output (
	.i(\master_rdata[0][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][18]~output .bus_hold = "false";
defparam \master_rdata[0][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
cycloneive_io_obuf \master_rdata[0][19]~output (
	.i(\master_rdata[0][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][19]~output .bus_hold = "false";
defparam \master_rdata[0][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N2
cycloneive_io_obuf \master_rdata[0][20]~output (
	.i(\master_rdata[0][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][20]~output .bus_hold = "false";
defparam \master_rdata[0][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \master_rdata[0][21]~output (
	.i(\master_rdata[0][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][21]~output .bus_hold = "false";
defparam \master_rdata[0][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N23
cycloneive_io_obuf \master_rdata[0][22]~output (
	.i(\master_rdata[0][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][22]~output .bus_hold = "false";
defparam \master_rdata[0][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N23
cycloneive_io_obuf \master_rdata[0][23]~output (
	.i(\master_rdata[0][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][23]~output .bus_hold = "false";
defparam \master_rdata[0][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N9
cycloneive_io_obuf \master_rdata[0][24]~output (
	.i(\master_rdata[0][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][24]~output .bus_hold = "false";
defparam \master_rdata[0][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \master_rdata[0][25]~output (
	.i(\master_rdata[0][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][25]~output .bus_hold = "false";
defparam \master_rdata[0][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneive_io_obuf \master_rdata[0][26]~output (
	.i(\master_rdata[0][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][26]~output .bus_hold = "false";
defparam \master_rdata[0][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cycloneive_io_obuf \master_rdata[0][27]~output (
	.i(\master_rdata[0][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][27]~output .bus_hold = "false";
defparam \master_rdata[0][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N2
cycloneive_io_obuf \master_rdata[0][28]~output (
	.i(\master_rdata[0][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][28]~output .bus_hold = "false";
defparam \master_rdata[0][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \master_rdata[0][29]~output (
	.i(\master_rdata[0][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][29]~output .bus_hold = "false";
defparam \master_rdata[0][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \master_rdata[0][30]~output (
	.i(\master_rdata[0][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][30]~output .bus_hold = "false";
defparam \master_rdata[0][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \master_rdata[0][31]~output (
	.i(\master_rdata[0][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][31]~output .bus_hold = "false";
defparam \master_rdata[0][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \master_rdata[1][0]~output (
	.i(\master_rdata[1][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][0]~output .bus_hold = "false";
defparam \master_rdata[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N23
cycloneive_io_obuf \master_rdata[1][1]~output (
	.i(\master_rdata[1][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][1]~output .bus_hold = "false";
defparam \master_rdata[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N23
cycloneive_io_obuf \master_rdata[1][2]~output (
	.i(\master_rdata[1][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][2]~output .bus_hold = "false";
defparam \master_rdata[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \master_rdata[1][3]~output (
	.i(\master_rdata[1][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][3]~output .bus_hold = "false";
defparam \master_rdata[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \master_rdata[1][4]~output (
	.i(\master_rdata[1][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][4]~output .bus_hold = "false";
defparam \master_rdata[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \master_rdata[1][5]~output (
	.i(\master_rdata[1][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][5]~output .bus_hold = "false";
defparam \master_rdata[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N9
cycloneive_io_obuf \master_rdata[1][6]~output (
	.i(\master_rdata[1][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][6]~output .bus_hold = "false";
defparam \master_rdata[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N30
cycloneive_io_obuf \master_rdata[1][7]~output (
	.i(\master_rdata[1][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][7]~output .bus_hold = "false";
defparam \master_rdata[1][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \master_rdata[1][8]~output (
	.i(\master_rdata[1][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][8]~output .bus_hold = "false";
defparam \master_rdata[1][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneive_io_obuf \master_rdata[1][9]~output (
	.i(\master_rdata[1][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][9]~output .bus_hold = "false";
defparam \master_rdata[1][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \master_rdata[1][10]~output (
	.i(\master_rdata[1][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][10]~output .bus_hold = "false";
defparam \master_rdata[1][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N2
cycloneive_io_obuf \master_rdata[1][11]~output (
	.i(\master_rdata[1][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][11]~output .bus_hold = "false";
defparam \master_rdata[1][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \master_rdata[1][12]~output (
	.i(\master_rdata[1][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][12]~output .bus_hold = "false";
defparam \master_rdata[1][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cycloneive_io_obuf \master_rdata[1][13]~output (
	.i(\master_rdata[1][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][13]~output .bus_hold = "false";
defparam \master_rdata[1][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N16
cycloneive_io_obuf \master_rdata[1][14]~output (
	.i(\master_rdata[1][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][14]~output .bus_hold = "false";
defparam \master_rdata[1][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \master_rdata[1][15]~output (
	.i(\master_rdata[1][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][15]~output .bus_hold = "false";
defparam \master_rdata[1][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \master_rdata[1][16]~output (
	.i(\master_rdata[1][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][16]~output .bus_hold = "false";
defparam \master_rdata[1][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N23
cycloneive_io_obuf \master_rdata[1][17]~output (
	.i(\master_rdata[1][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][17]~output .bus_hold = "false";
defparam \master_rdata[1][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \master_rdata[1][18]~output (
	.i(\master_rdata[1][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][18]~output .bus_hold = "false";
defparam \master_rdata[1][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \master_rdata[1][19]~output (
	.i(\master_rdata[1][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][19]~output .bus_hold = "false";
defparam \master_rdata[1][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \master_rdata[1][20]~output (
	.i(\master_rdata[1][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][20]~output .bus_hold = "false";
defparam \master_rdata[1][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \master_rdata[1][21]~output (
	.i(\master_rdata[1][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][21]~output .bus_hold = "false";
defparam \master_rdata[1][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \master_rdata[1][22]~output (
	.i(\master_rdata[1][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][22]~output .bus_hold = "false";
defparam \master_rdata[1][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N9
cycloneive_io_obuf \master_rdata[1][23]~output (
	.i(\master_rdata[1][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][23]~output .bus_hold = "false";
defparam \master_rdata[1][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N23
cycloneive_io_obuf \master_rdata[1][24]~output (
	.i(\master_rdata[1][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][24]~output .bus_hold = "false";
defparam \master_rdata[1][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N16
cycloneive_io_obuf \master_rdata[1][25]~output (
	.i(\master_rdata[1][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][25]~output .bus_hold = "false";
defparam \master_rdata[1][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \master_rdata[1][26]~output (
	.i(\master_rdata[1][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][26]~output .bus_hold = "false";
defparam \master_rdata[1][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N30
cycloneive_io_obuf \master_rdata[1][27]~output (
	.i(\master_rdata[1][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][27]~output .bus_hold = "false";
defparam \master_rdata[1][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N16
cycloneive_io_obuf \master_rdata[1][28]~output (
	.i(\master_rdata[1][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][28]~output .bus_hold = "false";
defparam \master_rdata[1][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \master_rdata[1][29]~output (
	.i(\master_rdata[1][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][29]~output .bus_hold = "false";
defparam \master_rdata[1][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N2
cycloneive_io_obuf \master_rdata[1][30]~output (
	.i(\master_rdata[1][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][30]~output .bus_hold = "false";
defparam \master_rdata[1][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N16
cycloneive_io_obuf \master_rdata[1][31]~output (
	.i(\master_rdata[1][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][31]~output .bus_hold = "false";
defparam \master_rdata[1][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \master_ack[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_ack[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_ack[0]~output .bus_hold = "false";
defparam \master_ack[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N23
cycloneive_io_obuf \master_ack[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_ack[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_ack[1]~output .bus_hold = "false";
defparam \master_ack[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N23
cycloneive_io_obuf \slave_addr[0][0]~output (
	.i(\slave_addr[0][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][0]~output .bus_hold = "false";
defparam \slave_addr[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N2
cycloneive_io_obuf \slave_addr[0][1]~output (
	.i(\slave_addr[0][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][1]~output .bus_hold = "false";
defparam \slave_addr[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \slave_addr[0][2]~output (
	.i(\slave_addr[0][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][2]~output .bus_hold = "false";
defparam \slave_addr[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \slave_addr[0][3]~output (
	.i(\slave_addr[0][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][3]~output .bus_hold = "false";
defparam \slave_addr[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \slave_addr[0][4]~output (
	.i(\slave_addr[0][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][4]~output .bus_hold = "false";
defparam \slave_addr[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \slave_addr[0][5]~output (
	.i(\slave_addr[0][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][5]~output .bus_hold = "false";
defparam \slave_addr[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N2
cycloneive_io_obuf \slave_addr[0][6]~output (
	.i(\slave_addr[0][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][6]~output .bus_hold = "false";
defparam \slave_addr[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \slave_addr[0][7]~output (
	.i(\slave_addr[0][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][7]~output .bus_hold = "false";
defparam \slave_addr[0][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N9
cycloneive_io_obuf \slave_addr[0][8]~output (
	.i(\slave_addr[0][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][8]~output .bus_hold = "false";
defparam \slave_addr[0][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \slave_addr[0][9]~output (
	.i(\slave_addr[0][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][9]~output .bus_hold = "false";
defparam \slave_addr[0][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \slave_addr[0][10]~output (
	.i(\slave_addr[0][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][10]~output .bus_hold = "false";
defparam \slave_addr[0][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \slave_addr[0][11]~output (
	.i(\slave_addr[0][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][11]~output .bus_hold = "false";
defparam \slave_addr[0][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \slave_addr[0][12]~output (
	.i(\slave_addr[0][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][12]~output .bus_hold = "false";
defparam \slave_addr[0][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \slave_addr[0][13]~output (
	.i(\slave_addr[0][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][13]~output .bus_hold = "false";
defparam \slave_addr[0][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N9
cycloneive_io_obuf \slave_addr[0][14]~output (
	.i(\slave_addr[0][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][14]~output .bus_hold = "false";
defparam \slave_addr[0][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \slave_addr[0][15]~output (
	.i(\slave_addr[0][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][15]~output .bus_hold = "false";
defparam \slave_addr[0][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \slave_addr[0][16]~output (
	.i(\slave_addr[0][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][16]~output .bus_hold = "false";
defparam \slave_addr[0][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \slave_addr[0][17]~output (
	.i(\slave_addr[0][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][17]~output .bus_hold = "false";
defparam \slave_addr[0][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \slave_addr[0][18]~output (
	.i(\slave_addr[0][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][18]~output .bus_hold = "false";
defparam \slave_addr[0][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \slave_addr[0][19]~output (
	.i(\slave_addr[0][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][19]~output .bus_hold = "false";
defparam \slave_addr[0][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N16
cycloneive_io_obuf \slave_addr[0][20]~output (
	.i(\slave_addr[0][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][20]~output .bus_hold = "false";
defparam \slave_addr[0][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N30
cycloneive_io_obuf \slave_addr[0][21]~output (
	.i(\slave_addr[0][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][21]~output .bus_hold = "false";
defparam \slave_addr[0][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \slave_addr[0][22]~output (
	.i(\slave_addr[0][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][22]~output .bus_hold = "false";
defparam \slave_addr[0][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneive_io_obuf \slave_addr[0][23]~output (
	.i(\slave_addr[0][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][23]~output .bus_hold = "false";
defparam \slave_addr[0][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N16
cycloneive_io_obuf \slave_addr[0][24]~output (
	.i(\slave_addr[0][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][24]~output .bus_hold = "false";
defparam \slave_addr[0][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N9
cycloneive_io_obuf \slave_addr[0][25]~output (
	.i(\slave_addr[0][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][25]~output .bus_hold = "false";
defparam \slave_addr[0][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y20_N2
cycloneive_io_obuf \slave_addr[0][26]~output (
	.i(\slave_addr[0][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][26]~output .bus_hold = "false";
defparam \slave_addr[0][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N2
cycloneive_io_obuf \slave_addr[0][27]~output (
	.i(\slave_addr[0][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][27]~output .bus_hold = "false";
defparam \slave_addr[0][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \slave_addr[0][28]~output (
	.i(\slave_addr[0][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][28]~output .bus_hold = "false";
defparam \slave_addr[0][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \slave_addr[0][29]~output (
	.i(\slave_addr[0][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][29]~output .bus_hold = "false";
defparam \slave_addr[0][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N23
cycloneive_io_obuf \slave_addr[0][30]~output (
	.i(\slave_addr[0][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][30]~output .bus_hold = "false";
defparam \slave_addr[0][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N30
cycloneive_io_obuf \slave_addr[0][31]~output (
	.i(\slave_addr[0][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][31]~output .bus_hold = "false";
defparam \slave_addr[0][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N2
cycloneive_io_obuf \slave_addr[1][0]~output (
	.i(\slave_addr[1][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][0]~output .bus_hold = "false";
defparam \slave_addr[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \slave_addr[1][1]~output (
	.i(\slave_addr[1][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][1]~output .bus_hold = "false";
defparam \slave_addr[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \slave_addr[1][2]~output (
	.i(\slave_addr[1][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][2]~output .bus_hold = "false";
defparam \slave_addr[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N9
cycloneive_io_obuf \slave_addr[1][3]~output (
	.i(\slave_addr[1][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][3]~output .bus_hold = "false";
defparam \slave_addr[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N2
cycloneive_io_obuf \slave_addr[1][4]~output (
	.i(\slave_addr[1][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][4]~output .bus_hold = "false";
defparam \slave_addr[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \slave_addr[1][5]~output (
	.i(\slave_addr[1][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][5]~output .bus_hold = "false";
defparam \slave_addr[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \slave_addr[1][6]~output (
	.i(\slave_addr[1][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][6]~output .bus_hold = "false";
defparam \slave_addr[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \slave_addr[1][7]~output (
	.i(\slave_addr[1][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][7]~output .bus_hold = "false";
defparam \slave_addr[1][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \slave_addr[1][8]~output (
	.i(\slave_addr[1][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][8]~output .bus_hold = "false";
defparam \slave_addr[1][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
cycloneive_io_obuf \slave_addr[1][9]~output (
	.i(\slave_addr[1][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][9]~output .bus_hold = "false";
defparam \slave_addr[1][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \slave_addr[1][10]~output (
	.i(\slave_addr[1][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][10]~output .bus_hold = "false";
defparam \slave_addr[1][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \slave_addr[1][11]~output (
	.i(\slave_addr[1][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][11]~output .bus_hold = "false";
defparam \slave_addr[1][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \slave_addr[1][12]~output (
	.i(\slave_addr[1][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][12]~output .bus_hold = "false";
defparam \slave_addr[1][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \slave_addr[1][13]~output (
	.i(\slave_addr[1][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][13]~output .bus_hold = "false";
defparam \slave_addr[1][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \slave_addr[1][14]~output (
	.i(\slave_addr[1][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][14]~output .bus_hold = "false";
defparam \slave_addr[1][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \slave_addr[1][15]~output (
	.i(\slave_addr[1][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][15]~output .bus_hold = "false";
defparam \slave_addr[1][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \slave_addr[1][16]~output (
	.i(\slave_addr[1][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][16]~output .bus_hold = "false";
defparam \slave_addr[1][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N16
cycloneive_io_obuf \slave_addr[1][17]~output (
	.i(\slave_addr[1][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][17]~output .bus_hold = "false";
defparam \slave_addr[1][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \slave_addr[1][18]~output (
	.i(\slave_addr[1][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][18]~output .bus_hold = "false";
defparam \slave_addr[1][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \slave_addr[1][19]~output (
	.i(\slave_addr[1][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][19]~output .bus_hold = "false";
defparam \slave_addr[1][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N9
cycloneive_io_obuf \slave_addr[1][20]~output (
	.i(\slave_addr[1][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][20]~output .bus_hold = "false";
defparam \slave_addr[1][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
cycloneive_io_obuf \slave_addr[1][21]~output (
	.i(\slave_addr[1][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][21]~output .bus_hold = "false";
defparam \slave_addr[1][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N16
cycloneive_io_obuf \slave_addr[1][22]~output (
	.i(\slave_addr[1][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][22]~output .bus_hold = "false";
defparam \slave_addr[1][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \slave_addr[1][23]~output (
	.i(\slave_addr[1][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][23]~output .bus_hold = "false";
defparam \slave_addr[1][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \slave_addr[1][24]~output (
	.i(\slave_addr[1][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][24]~output .bus_hold = "false";
defparam \slave_addr[1][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N16
cycloneive_io_obuf \slave_addr[1][25]~output (
	.i(\slave_addr[1][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][25]~output .bus_hold = "false";
defparam \slave_addr[1][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \slave_addr[1][26]~output (
	.i(\slave_addr[1][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][26]~output .bus_hold = "false";
defparam \slave_addr[1][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneive_io_obuf \slave_addr[1][27]~output (
	.i(\slave_addr[1][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][27]~output .bus_hold = "false";
defparam \slave_addr[1][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \slave_addr[1][28]~output (
	.i(\slave_addr[1][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][28]~output .bus_hold = "false";
defparam \slave_addr[1][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N30
cycloneive_io_obuf \slave_addr[1][29]~output (
	.i(\slave_addr[1][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][29]~output .bus_hold = "false";
defparam \slave_addr[1][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \slave_addr[1][30]~output (
	.i(\slave_addr[1][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][30]~output .bus_hold = "false";
defparam \slave_addr[1][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \slave_addr[1][31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][31]~output .bus_hold = "false";
defparam \slave_addr[1][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \slave_wdata[0][0]~output (
	.i(\slave_wdata[0][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][0]~output .bus_hold = "false";
defparam \slave_wdata[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N23
cycloneive_io_obuf \slave_wdata[0][1]~output (
	.i(\slave_wdata[0][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][1]~output .bus_hold = "false";
defparam \slave_wdata[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N30
cycloneive_io_obuf \slave_wdata[0][2]~output (
	.i(\slave_wdata[0][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][2]~output .bus_hold = "false";
defparam \slave_wdata[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \slave_wdata[0][3]~output (
	.i(\slave_wdata[0][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][3]~output .bus_hold = "false";
defparam \slave_wdata[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N2
cycloneive_io_obuf \slave_wdata[0][4]~output (
	.i(\slave_wdata[0][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][4]~output .bus_hold = "false";
defparam \slave_wdata[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \slave_wdata[0][5]~output (
	.i(\slave_wdata[0][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][5]~output .bus_hold = "false";
defparam \slave_wdata[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N16
cycloneive_io_obuf \slave_wdata[0][6]~output (
	.i(\slave_wdata[0][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][6]~output .bus_hold = "false";
defparam \slave_wdata[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N9
cycloneive_io_obuf \slave_wdata[0][7]~output (
	.i(\slave_wdata[0][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][7]~output .bus_hold = "false";
defparam \slave_wdata[0][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N23
cycloneive_io_obuf \slave_wdata[0][8]~output (
	.i(\slave_wdata[0][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][8]~output .bus_hold = "false";
defparam \slave_wdata[0][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \slave_wdata[0][9]~output (
	.i(\slave_wdata[0][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][9]~output .bus_hold = "false";
defparam \slave_wdata[0][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y43_N9
cycloneive_io_obuf \slave_wdata[0][10]~output (
	.i(\slave_wdata[0][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][10]~output .bus_hold = "false";
defparam \slave_wdata[0][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \slave_wdata[0][11]~output (
	.i(\slave_wdata[0][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][11]~output .bus_hold = "false";
defparam \slave_wdata[0][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N9
cycloneive_io_obuf \slave_wdata[0][12]~output (
	.i(\slave_wdata[0][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][12]~output .bus_hold = "false";
defparam \slave_wdata[0][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N9
cycloneive_io_obuf \slave_wdata[0][13]~output (
	.i(\slave_wdata[0][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][13]~output .bus_hold = "false";
defparam \slave_wdata[0][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \slave_wdata[0][14]~output (
	.i(\slave_wdata[0][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][14]~output .bus_hold = "false";
defparam \slave_wdata[0][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \slave_wdata[0][15]~output (
	.i(\slave_wdata[0][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][15]~output .bus_hold = "false";
defparam \slave_wdata[0][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \slave_wdata[0][16]~output (
	.i(\slave_wdata[0][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][16]~output .bus_hold = "false";
defparam \slave_wdata[0][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N2
cycloneive_io_obuf \slave_wdata[0][17]~output (
	.i(\slave_wdata[0][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][17]~output .bus_hold = "false";
defparam \slave_wdata[0][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneive_io_obuf \slave_wdata[0][18]~output (
	.i(\slave_wdata[0][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][18]~output .bus_hold = "false";
defparam \slave_wdata[0][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N16
cycloneive_io_obuf \slave_wdata[0][19]~output (
	.i(\slave_wdata[0][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][19]~output .bus_hold = "false";
defparam \slave_wdata[0][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N9
cycloneive_io_obuf \slave_wdata[0][20]~output (
	.i(\slave_wdata[0][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][20]~output .bus_hold = "false";
defparam \slave_wdata[0][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N23
cycloneive_io_obuf \slave_wdata[0][21]~output (
	.i(\slave_wdata[0][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][21]~output .bus_hold = "false";
defparam \slave_wdata[0][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N9
cycloneive_io_obuf \slave_wdata[0][22]~output (
	.i(\slave_wdata[0][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][22]~output .bus_hold = "false";
defparam \slave_wdata[0][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \slave_wdata[0][23]~output (
	.i(\slave_wdata[0][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][23]~output .bus_hold = "false";
defparam \slave_wdata[0][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N2
cycloneive_io_obuf \slave_wdata[0][24]~output (
	.i(\slave_wdata[0][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][24]~output .bus_hold = "false";
defparam \slave_wdata[0][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \slave_wdata[0][25]~output (
	.i(\slave_wdata[0][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][25]~output .bus_hold = "false";
defparam \slave_wdata[0][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \slave_wdata[0][26]~output (
	.i(\slave_wdata[0][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][26]~output .bus_hold = "false";
defparam \slave_wdata[0][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \slave_wdata[0][27]~output (
	.i(\slave_wdata[0][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][27]~output .bus_hold = "false";
defparam \slave_wdata[0][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \slave_wdata[0][28]~output (
	.i(\slave_wdata[0][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][28]~output .bus_hold = "false";
defparam \slave_wdata[0][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \slave_wdata[0][29]~output (
	.i(\slave_wdata[0][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][29]~output .bus_hold = "false";
defparam \slave_wdata[0][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \slave_wdata[0][30]~output (
	.i(\slave_wdata[0][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][30]~output .bus_hold = "false";
defparam \slave_wdata[0][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \slave_wdata[0][31]~output (
	.i(\slave_wdata[0][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][31]~output .bus_hold = "false";
defparam \slave_wdata[0][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \slave_wdata[1][0]~output (
	.i(\slave_wdata[1][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][0]~output .bus_hold = "false";
defparam \slave_wdata[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N23
cycloneive_io_obuf \slave_wdata[1][1]~output (
	.i(\slave_wdata[1][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][1]~output .bus_hold = "false";
defparam \slave_wdata[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y33_N23
cycloneive_io_obuf \slave_wdata[1][2]~output (
	.i(\slave_wdata[1][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][2]~output .bus_hold = "false";
defparam \slave_wdata[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y33_N2
cycloneive_io_obuf \slave_wdata[1][3]~output (
	.i(\slave_wdata[1][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][3]~output .bus_hold = "false";
defparam \slave_wdata[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \slave_wdata[1][4]~output (
	.i(\slave_wdata[1][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][4]~output .bus_hold = "false";
defparam \slave_wdata[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N30
cycloneive_io_obuf \slave_wdata[1][5]~output (
	.i(\slave_wdata[1][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][5]~output .bus_hold = "false";
defparam \slave_wdata[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \slave_wdata[1][6]~output (
	.i(\slave_wdata[1][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][6]~output .bus_hold = "false";
defparam \slave_wdata[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \slave_wdata[1][7]~output (
	.i(\slave_wdata[1][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][7]~output .bus_hold = "false";
defparam \slave_wdata[1][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \slave_wdata[1][8]~output (
	.i(\slave_wdata[1][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][8]~output .bus_hold = "false";
defparam \slave_wdata[1][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N16
cycloneive_io_obuf \slave_wdata[1][9]~output (
	.i(\slave_wdata[1][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][9]~output .bus_hold = "false";
defparam \slave_wdata[1][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N2
cycloneive_io_obuf \slave_wdata[1][10]~output (
	.i(\slave_wdata[1][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][10]~output .bus_hold = "false";
defparam \slave_wdata[1][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \slave_wdata[1][11]~output (
	.i(\slave_wdata[1][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][11]~output .bus_hold = "false";
defparam \slave_wdata[1][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \slave_wdata[1][12]~output (
	.i(\slave_wdata[1][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][12]~output .bus_hold = "false";
defparam \slave_wdata[1][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N2
cycloneive_io_obuf \slave_wdata[1][13]~output (
	.i(\slave_wdata[1][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][13]~output .bus_hold = "false";
defparam \slave_wdata[1][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N16
cycloneive_io_obuf \slave_wdata[1][14]~output (
	.i(\slave_wdata[1][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][14]~output .bus_hold = "false";
defparam \slave_wdata[1][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \slave_wdata[1][15]~output (
	.i(\slave_wdata[1][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][15]~output .bus_hold = "false";
defparam \slave_wdata[1][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N9
cycloneive_io_obuf \slave_wdata[1][16]~output (
	.i(\slave_wdata[1][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][16]~output .bus_hold = "false";
defparam \slave_wdata[1][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \slave_wdata[1][17]~output (
	.i(\slave_wdata[1][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][17]~output .bus_hold = "false";
defparam \slave_wdata[1][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N16
cycloneive_io_obuf \slave_wdata[1][18]~output (
	.i(\slave_wdata[1][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][18]~output .bus_hold = "false";
defparam \slave_wdata[1][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N2
cycloneive_io_obuf \slave_wdata[1][19]~output (
	.i(\slave_wdata[1][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][19]~output .bus_hold = "false";
defparam \slave_wdata[1][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
cycloneive_io_obuf \slave_wdata[1][20]~output (
	.i(\slave_wdata[1][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][20]~output .bus_hold = "false";
defparam \slave_wdata[1][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y33_N16
cycloneive_io_obuf \slave_wdata[1][21]~output (
	.i(\slave_wdata[1][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][21]~output .bus_hold = "false";
defparam \slave_wdata[1][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N23
cycloneive_io_obuf \slave_wdata[1][22]~output (
	.i(\slave_wdata[1][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][22]~output .bus_hold = "false";
defparam \slave_wdata[1][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \slave_wdata[1][23]~output (
	.i(\slave_wdata[1][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][23]~output .bus_hold = "false";
defparam \slave_wdata[1][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \slave_wdata[1][24]~output (
	.i(\slave_wdata[1][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][24]~output .bus_hold = "false";
defparam \slave_wdata[1][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \slave_wdata[1][25]~output (
	.i(\slave_wdata[1][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][25]~output .bus_hold = "false";
defparam \slave_wdata[1][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \slave_wdata[1][26]~output (
	.i(\slave_wdata[1][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][26]~output .bus_hold = "false";
defparam \slave_wdata[1][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \slave_wdata[1][27]~output (
	.i(\slave_wdata[1][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][27]~output .bus_hold = "false";
defparam \slave_wdata[1][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \slave_wdata[1][28]~output (
	.i(\slave_wdata[1][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][28]~output .bus_hold = "false";
defparam \slave_wdata[1][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \slave_wdata[1][29]~output (
	.i(\slave_wdata[1][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][29]~output .bus_hold = "false";
defparam \slave_wdata[1][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N16
cycloneive_io_obuf \slave_wdata[1][30]~output (
	.i(\slave_wdata[1][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][30]~output .bus_hold = "false";
defparam \slave_wdata[1][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N9
cycloneive_io_obuf \slave_wdata[1][31]~output (
	.i(\slave_wdata[1][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][31]~output .bus_hold = "false";
defparam \slave_wdata[1][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N23
cycloneive_io_obuf \slave_cmd[0]~output (
	.i(\slave_cmd[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_cmd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_cmd[0]~output .bus_hold = "false";
defparam \slave_cmd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \slave_cmd[1]~output (
	.i(\slave_cmd[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_cmd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_cmd[1]~output .bus_hold = "false";
defparam \slave_cmd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N1
cycloneive_io_ibuf \slave_rdata[1][0]~input (
	.i(slave_rdata_1_0),
	.ibar(gnd),
	.o(\slave_rdata[1][0]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][0]~input .bus_hold = "false";
defparam \slave_rdata[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N1
cycloneive_io_ibuf \slave_rdata[0][0]~input (
	.i(slave_rdata_0_0),
	.ibar(gnd),
	.o(\slave_rdata[0][0]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][0]~input .bus_hold = "false";
defparam \slave_rdata[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N22
cycloneive_io_ibuf \master_addr[0][31]~input (
	.i(master_addr_0_31),
	.ibar(gnd),
	.o(\master_addr[0][31]~input_o ));
// synopsys translate_off
defparam \master_addr[0][31]~input .bus_hold = "false";
defparam \master_addr[0][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneive_lcell_comb \rr[0]~0 (
// Equation(s):
// \rr[0]~0_combout  = !rr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(rr[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr[0]~0 .lut_mask = 16'h0F0F;
defparam \rr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N1
dffeas \rr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr[0] .is_wysiwyg = "true";
defparam \rr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y24_N1
cycloneive_io_ibuf \master_addr[1][31]~input (
	.i(master_addr_1_31),
	.ibar(gnd),
	.o(\master_addr[1][31]~input_o ));
// synopsys translate_off
defparam \master_addr[1][31]~input .bus_hold = "false";
defparam \master_addr[1][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N15
cycloneive_io_ibuf \slave_ack[0]~input (
	.i(slave_ack[0]),
	.ibar(gnd),
	.o(\slave_ack[0]~input_o ));
// synopsys translate_off
defparam \slave_ack[0]~input .bus_hold = "false";
defparam \slave_ack[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y24_N8
cycloneive_io_ibuf \slave_ack[1]~input (
	.i(slave_ack[1]),
	.ibar(gnd),
	.o(\slave_ack[1]~input_o ));
// synopsys translate_off
defparam \slave_ack[1]~input .bus_hold = "false";
defparam \slave_ack[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
cycloneive_lcell_comb \Selector162~3 (
// Equation(s):
// \Selector162~3_combout  = (\master_addr[1][31]~input_o  & ((!\slave_ack[1]~input_o ))) # (!\master_addr[1][31]~input_o  & (!\slave_ack[0]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][31]~input_o ),
	.datac(\slave_ack[0]~input_o ),
	.datad(\slave_ack[1]~input_o ),
	.cin(gnd),
	.combout(\Selector162~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~3 .lut_mask = 16'h03CF;
defparam \Selector162~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \master_req[1]~input (
	.i(master_req[1]),
	.ibar(gnd),
	.o(\master_req[1]~input_o ));
// synopsys translate_off
defparam \master_req[1]~input .bus_hold = "false";
defparam \master_req[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneive_lcell_comb \Mux129~0 (
// Equation(s):
// \Mux129~0_combout  = (rr[0] & \state[1][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(rr[0]),
	.datad(\state[1][3]~q ),
	.cin(gnd),
	.combout(\Mux129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux129~0 .lut_mask = 16'hF000;
defparam \Mux129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneive_lcell_comb \Selector195~1 (
// Equation(s):
// \Selector195~1_combout  = (\master_addr[0][31]~input_o  & ((\slave_ack[1]~input_o ))) # (!\master_addr[0][31]~input_o  & (\slave_ack[0]~input_o ))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(gnd),
	.datac(\slave_ack[0]~input_o ),
	.datad(\slave_ack[1]~input_o ),
	.cin(gnd),
	.combout(\Selector195~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector195~1 .lut_mask = 16'hFA50;
defparam \Selector195~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \master_req[0]~input (
	.i(master_req[0]),
	.ibar(gnd),
	.o(\master_req[0]~input_o ));
// synopsys translate_off
defparam \master_req[0]~input .bus_hold = "false";
defparam \master_req[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (rr[0] & (\master_addr[0][31]~input_o )) # (!rr[0] & ((\master_addr[1][31]~input_o )))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][31]~input_o ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hAAF0;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\slave_ack[1]~input_o  & ((rr[0] & ((\master_addr[0][31]~input_o ))) # (!rr[0] & (\master_addr[1][31]~input_o ))))

	.dataa(\master_addr[1][31]~input_o ),
	.datab(\slave_ack[1]~input_o ),
	.datac(rr[0]),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hC808;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N2
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (rr[0] & ((\state[0][1]~q ))) # (!rr[0] & (\state[1][1]~q ))

	.dataa(gnd),
	.datab(\state[1][1]~q ),
	.datac(rr[0]),
	.datad(\state[0][1]~q ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hFC0C;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
cycloneive_lcell_comb \Mux128~0 (
// Equation(s):
// \Mux128~0_combout  = (rr[0] & ((\master_addr[1][31]~input_o ))) # (!rr[0] & (\master_addr[0][31]~input_o ))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\master_addr[1][31]~input_o ),
	.datac(rr[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux128~0 .lut_mask = 16'hCACA;
defparam \Mux128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneive_lcell_comb \state~7 (
// Equation(s):
// \state~7_combout  = (!rr[0] & ((\Mux128~0_combout  & (\slave_ack[1]~input_o )) # (!\Mux128~0_combout  & ((\slave_ack[0]~input_o )))))

	.dataa(rr[0]),
	.datab(\slave_ack[1]~input_o ),
	.datac(\slave_ack[0]~input_o ),
	.datad(\Mux128~0_combout ),
	.cin(gnd),
	.combout(\state~7_combout ),
	.cout());
// synopsys translate_off
defparam \state~7 .lut_mask = 16'h4450;
defparam \state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N16
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (rr[0] & (((!\state[0][2]~q )))) # (!rr[0] & (!\state[1][2]~q  & (!\state[1][3]~q )))

	.dataa(\state[1][2]~q ),
	.datab(\state[1][3]~q ),
	.datac(\state[0][2]~q ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0F11;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (busy[1] & ((rr[0] & (\master_addr[0][31]~input_o )) # (!rr[0] & ((\master_addr[1][31]~input_o )))))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(busy[1]),
	.datac(\master_addr[1][31]~input_o ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h88C0;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N24
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!rr[0] & \state[1][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(rr[0]),
	.datad(\state[1][3]~q ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0F00;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N0
cycloneive_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (\Mux32~0_combout ) # ((\Mux1~0_combout ) # (\Mux31~0_combout  $ (!\Mux30~0_combout )))

	.dataa(\Mux32~0_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux31~0_combout ),
	.datad(\Mux30~0_combout ),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'hFEEF;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
cycloneive_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (busy[0] & (((\Mux0~0_combout  & !\WideNor0~0_combout )) # (!\Selector1~6_combout )))

	.dataa(busy[0]),
	.datab(\Mux0~0_combout ),
	.datac(\Selector1~6_combout ),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'h0A8A;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N10
cycloneive_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\Selector1~4_combout ) # ((\Selector1~2_combout  & !\Mux0~0_combout ))

	.dataa(\Selector1~2_combout ),
	.datab(\Mux0~0_combout ),
	.datac(gnd),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'hFF22;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N16
cycloneive_lcell_comb \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = (\Mux160~0_combout ) # ((\Mux129~0_combout ) # (\Mux159~0_combout  $ (!\Mux158~0_combout )))

	.dataa(\Mux160~0_combout ),
	.datab(\Mux159~0_combout ),
	.datac(\Mux129~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = 16'hFEFB;
defparam \WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N2
cycloneive_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = (rr[0] & (\master_req[1]~input_o )) # (!rr[0] & ((\master_req[0]~input_o )))

	.dataa(\master_req[1]~input_o ),
	.datab(gnd),
	.datac(\master_req[0]~input_o ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'hAAF0;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
cycloneive_lcell_comb \Selector390~3 (
// Equation(s):
// \Selector390~3_combout  = (!\Mux159~0_combout  & (!\Mux129~0_combout  & (!\Mux160~0_combout  & !\Mux158~0_combout )))

	.dataa(\Mux159~0_combout ),
	.datab(\Mux129~0_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\Selector390~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector390~3 .lut_mask = 16'h0001;
defparam \Selector390~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N2
cycloneive_lcell_comb \Selector359~4 (
// Equation(s):
// \Selector359~4_combout  = (\Selector390~3_combout  & (\Selector161~6_combout  & ((!rr[0]) # (!\master_req[1]~input_o ))))

	.dataa(\master_req[1]~input_o ),
	.datab(rr[0]),
	.datac(\Selector390~3_combout ),
	.datad(\Selector161~6_combout ),
	.cin(gnd),
	.combout(\Selector359~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector359~4 .lut_mask = 16'h7000;
defparam \Selector359~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
cycloneive_lcell_comb \Selector390~0 (
// Equation(s):
// \Selector390~0_combout  = (!\Mux159~0_combout  & (!\Mux129~0_combout  & (\Mux160~0_combout  & !\Mux158~0_combout )))

	.dataa(\Mux159~0_combout ),
	.datab(\Mux129~0_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\Selector390~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector390~0 .lut_mask = 16'h0010;
defparam \Selector390~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N28
cycloneive_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = (\Mux128~0_combout  & (\Selector0~1_combout )) # (!\Mux128~0_combout  & ((\Selector1~5_combout )))

	.dataa(\Mux128~0_combout ),
	.datab(gnd),
	.datac(\Selector0~1_combout ),
	.datad(\Selector1~5_combout ),
	.cin(gnd),
	.combout(\always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \always0~8 .lut_mask = 16'hF5A0;
defparam \always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
cycloneive_lcell_comb \Selector359~0 (
// Equation(s):
// \Selector359~0_combout  = (\Selector161~6_combout  & (\Selector390~0_combout  & ((\always0~8_combout ) # (!rr[0]))))

	.dataa(rr[0]),
	.datab(\Selector161~6_combout ),
	.datac(\Selector390~0_combout ),
	.datad(\always0~8_combout ),
	.cin(gnd),
	.combout(\Selector359~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector359~0 .lut_mask = 16'hC040;
defparam \Selector359~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
cycloneive_lcell_comb \Selector390~4 (
// Equation(s):
// \Selector390~4_combout  = (!\Mux159~0_combout  & (!\Mux129~0_combout  & (!\Mux160~0_combout  & \Mux158~0_combout )))

	.dataa(\Mux159~0_combout ),
	.datab(\Mux129~0_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\Selector390~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector390~4 .lut_mask = 16'h0100;
defparam \Selector390~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
cycloneive_lcell_comb \Selector359~2 (
// Equation(s):
// \Selector359~2_combout  = (\Selector390~2_combout ) # ((!rr[0] & \Selector390~4_combout ))

	.dataa(gnd),
	.datab(rr[0]),
	.datac(\Selector390~2_combout ),
	.datad(\Selector390~4_combout ),
	.cin(gnd),
	.combout(\Selector359~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector359~2 .lut_mask = 16'hF3F0;
defparam \Selector359~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneive_lcell_comb \Selector359~3 (
// Equation(s):
// \Selector359~3_combout  = (\Selector161~6_combout  & ((\WideNor1~0_combout ) # (\Selector359~2_combout )))

	.dataa(gnd),
	.datab(\Selector161~6_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\Selector359~2_combout ),
	.cin(gnd),
	.combout(\Selector359~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector359~3 .lut_mask = 16'hCCC0;
defparam \Selector359~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
cycloneive_lcell_comb \Selector359~6 (
// Equation(s):
// \Selector359~6_combout  = (\Selector359~5_combout ) # ((\Selector359~4_combout ) # ((\Selector359~0_combout ) # (\Selector359~3_combout )))

	.dataa(\Selector359~5_combout ),
	.datab(\Selector359~4_combout ),
	.datac(\Selector359~0_combout ),
	.datad(\Selector359~3_combout ),
	.cin(gnd),
	.combout(\Selector359~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector359~6 .lut_mask = 16'hFFFE;
defparam \Selector359~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N11
dffeas \state[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector359~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[1][2] .is_wysiwyg = "true";
defparam \state[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneive_lcell_comb \Selector361~2 (
// Equation(s):
// \Selector361~2_combout  = (!rr[0] & ((\Selector390~3_combout ) # ((\Selector390~4_combout ) # (\Selector390~0_combout ))))

	.dataa(rr[0]),
	.datab(\Selector390~3_combout ),
	.datac(\Selector390~4_combout ),
	.datad(\Selector390~0_combout ),
	.cin(gnd),
	.combout(\Selector361~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector361~2 .lut_mask = 16'h5554;
defparam \Selector361~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
cycloneive_lcell_comb \Selector390~1 (
// Equation(s):
// \Selector390~1_combout  = (\Mux159~0_combout  & (!\Mux129~0_combout  & (!\Mux160~0_combout  & !\Mux158~0_combout )))

	.dataa(\Mux159~0_combout ),
	.datab(\Mux129~0_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\Selector390~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector390~1 .lut_mask = 16'h0002;
defparam \Selector390~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
cycloneive_lcell_comb \Selector361~3 (
// Equation(s):
// \Selector361~3_combout  = (\master_ack~0_combout  & (!rr[0] & ((\Selector390~1_combout ) # (\Selector390~2_combout )))) # (!\master_ack~0_combout  & (((\Selector390~1_combout ) # (\Selector390~2_combout ))))

	.dataa(\master_ack~0_combout ),
	.datab(rr[0]),
	.datac(\Selector390~1_combout ),
	.datad(\Selector390~2_combout ),
	.cin(gnd),
	.combout(\Selector361~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector361~3 .lut_mask = 16'h7770;
defparam \Selector361~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
cycloneive_lcell_comb \Selector361~4 (
// Equation(s):
// \Selector361~4_combout  = (\Selector163~6_combout  & ((\WideNor1~0_combout ) # ((\Selector361~2_combout ) # (\Selector361~3_combout ))))

	.dataa(\Selector163~6_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\Selector361~2_combout ),
	.datad(\Selector361~3_combout ),
	.cin(gnd),
	.combout(\Selector361~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector361~4 .lut_mask = 16'hAAA8;
defparam \Selector361~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N26
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (rr[0] & ((\master_req[0]~input_o ))) # (!rr[0] & (\master_req[1]~input_o ))

	.dataa(\master_req[1]~input_o ),
	.datab(gnd),
	.datac(\master_req[0]~input_o ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'hF0AA;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
cycloneive_lcell_comb \Selector132~0 (
// Equation(s):
// \Selector132~0_combout  = (\Mux32~0_combout  & ((\always0~2_combout ) # ((\always0~3_combout )))) # (!\Mux32~0_combout  & (((!\always0~4_combout ))))

	.dataa(\always0~2_combout ),
	.datab(\always0~3_combout ),
	.datac(\Mux32~0_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~0 .lut_mask = 16'hE0EF;
defparam \Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneive_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (\always0~3_combout ) # (\always0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\always0~3_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'hFFF0;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N15
cycloneive_io_ibuf \master_cmd[1]~input (
	.i(master_cmd[1]),
	.ibar(gnd),
	.o(\master_cmd[1]~input_o ));
// synopsys translate_off
defparam \master_cmd[1]~input .bus_hold = "false";
defparam \master_cmd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
cycloneive_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (rr[0] & (\master_cmd[0]~input_o )) # (!rr[0] & ((\master_cmd[1]~input_o )))

	.dataa(\master_cmd[0]~input_o ),
	.datab(gnd),
	.datac(\master_cmd[1]~input_o ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'hAAF0;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneive_lcell_comb \Selector163~4 (
// Equation(s):
// \Selector163~4_combout  = (rr[0]) # ((\always0~6_combout  & ((\Mux32~0_combout ) # (!\always0~5_combout ))))

	.dataa(rr[0]),
	.datab(\always0~5_combout ),
	.datac(\Mux32~0_combout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\Selector163~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~4 .lut_mask = 16'hFBAA;
defparam \Selector163~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
cycloneive_lcell_comb \Selector163~5 (
// Equation(s):
// \Selector163~5_combout  = (\Selector132~0_combout  & (!\state[1][0]~q )) # (!\Selector132~0_combout  & (((\state[1][3]~q ) # (\Selector163~4_combout ))))

	.dataa(\state[1][0]~q ),
	.datab(\state[1][3]~q ),
	.datac(\Selector132~0_combout ),
	.datad(\Selector163~4_combout ),
	.cin(gnd),
	.combout(\Selector163~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~5 .lut_mask = 16'h5F5C;
defparam \Selector163~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
cycloneive_lcell_comb \Selector163~0 (
// Equation(s):
// \Selector163~0_combout  = (\state[0][1]~q  & !\state[0][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state[0][1]~q ),
	.datad(\state[0][2]~q ),
	.cin(gnd),
	.combout(\Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~0 .lut_mask = 16'h00F0;
defparam \Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneive_lcell_comb \Selector163~2 (
// Equation(s):
// \Selector163~2_combout  = (\Mux1~0_combout ) # ((\Mux30~0_combout  & ((!\Equal0~0_combout ))) # (!\Mux30~0_combout  & (\Selector163~1_combout )))

	.dataa(\Selector163~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Mux30~0_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Selector163~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~2 .lut_mask = 16'hFF3A;
defparam \Selector163~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneive_lcell_comb \Selector163~3 (
// Equation(s):
// \Selector163~3_combout  = (\state[1][0]~q  & ((\Selector163~2_combout ) # ((rr[0] & !\Selector163~0_combout ))))

	.dataa(rr[0]),
	.datab(\Selector163~0_combout ),
	.datac(\state[1][0]~q ),
	.datad(\Selector163~2_combout ),
	.cin(gnd),
	.combout(\Selector163~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~3 .lut_mask = 16'hF020;
defparam \Selector163~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
cycloneive_lcell_comb \Selector163~6 (
// Equation(s):
// \Selector163~6_combout  = (\Selector163~3_combout ) # ((!\Mux30~0_combout  & (!\Mux31~0_combout  & !\Selector163~5_combout )))

	.dataa(\Mux30~0_combout ),
	.datab(\Mux31~0_combout ),
	.datac(\Selector163~5_combout ),
	.datad(\Selector163~3_combout ),
	.cin(gnd),
	.combout(\Selector163~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~6 .lut_mask = 16'hFF01;
defparam \Selector163~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
cycloneive_lcell_comb \Selector361~0 (
// Equation(s):
// \Selector361~0_combout  = (rr[0] & (\always0~7_combout  & ((\always0~8_combout ) # (!\master_cmd[1]~input_o ))))

	.dataa(rr[0]),
	.datab(\master_cmd[1]~input_o ),
	.datac(\always0~7_combout ),
	.datad(\always0~8_combout ),
	.cin(gnd),
	.combout(\Selector361~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector361~0 .lut_mask = 16'hA020;
defparam \Selector361~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N16
cycloneive_lcell_comb \Selector361~1 (
// Equation(s):
// \Selector361~1_combout  = (\Selector390~3_combout  & ((\Selector361~0_combout ) # ((!\always0~7_combout  & \Selector163~6_combout ))))

	.dataa(\always0~7_combout ),
	.datab(\Selector163~6_combout ),
	.datac(\Selector361~0_combout ),
	.datad(\Selector390~3_combout ),
	.cin(gnd),
	.combout(\Selector361~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector361~1 .lut_mask = 16'hF400;
defparam \Selector361~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
cycloneive_lcell_comb \Selector361~6 (
// Equation(s):
// \Selector361~6_combout  = (\Selector361~4_combout ) # ((\Selector361~1_combout ) # ((\Selector361~5_combout  & \Selector390~0_combout )))

	.dataa(\Selector361~5_combout ),
	.datab(\Selector390~0_combout ),
	.datac(\Selector361~4_combout ),
	.datad(\Selector361~1_combout ),
	.cin(gnd),
	.combout(\Selector361~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector361~6 .lut_mask = 16'hFFF8;
defparam \Selector361~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N11
dffeas \state[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector361~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[1][0] .is_wysiwyg = "true";
defparam \state[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (rr[0] & (\state[0][0]~q )) # (!rr[0] & ((\state[1][0]~q )))

	.dataa(gnd),
	.datab(rr[0]),
	.datac(\state[0][0]~q ),
	.datad(\state[1][0]~q ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hF3C0;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Mux32~0_combout  & ((rr[0] & ((!\state[0][1]~q ))) # (!rr[0] & (!\state[1][1]~q ))))

	.dataa(rr[0]),
	.datab(\state[1][1]~q ),
	.datac(\Mux32~0_combout ),
	.datad(\state[0][1]~q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h010B;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N14
cycloneive_lcell_comb \Selector161~7 (
// Equation(s):
// \Selector161~7_combout  = (rr[0] & (\Mux30~0_combout )) # (!rr[0] & ((\state[1][3]~q ) # ((\Mux30~0_combout  & !\Equal0~0_combout ))))

	.dataa(\Mux30~0_combout ),
	.datab(\state[1][3]~q ),
	.datac(rr[0]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Selector161~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector161~7 .lut_mask = 16'hACAE;
defparam \Selector161~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\slave_ack[0]~input_o  & ((rr[0] & ((!\master_addr[0][31]~input_o ))) # (!rr[0] & (!\master_addr[1][31]~input_o ))))

	.dataa(\master_addr[1][31]~input_o ),
	.datab(\slave_ack[0]~input_o ),
	.datac(rr[0]),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h04C4;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
cycloneive_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = (\state[1][2]~q ) # ((!rr[0] & ((\always0~1_combout ) # (\always0~0_combout ))))

	.dataa(rr[0]),
	.datab(\state[1][2]~q ),
	.datac(\always0~1_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\state~1_combout ),
	.cout());
// synopsys translate_off
defparam \state~1 .lut_mask = 16'hDDDC;
defparam \state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N16
cycloneive_lcell_comb \Selector161~3 (
// Equation(s):
// \Selector161~3_combout  = (\Mux32~0_combout  & (((\Mux31~0_combout )))) # (!\Mux32~0_combout  & ((\Mux31~0_combout  & (\Selector161~2_combout )) # (!\Mux31~0_combout  & ((\master_req[1]~input_o )))))

	.dataa(\Selector161~2_combout ),
	.datab(\master_req[1]~input_o ),
	.datac(\Mux32~0_combout ),
	.datad(\Mux31~0_combout ),
	.cin(gnd),
	.combout(\Selector161~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector161~3 .lut_mask = 16'hFA0C;
defparam \Selector161~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N26
cycloneive_lcell_comb \Selector161~4 (
// Equation(s):
// \Selector161~4_combout  = (\Mux32~0_combout  & (((\Selector161~3_combout )))) # (!\Mux32~0_combout  & (\state[1][2]~q  & ((rr[0]) # (!\Selector161~3_combout ))))

	.dataa(rr[0]),
	.datab(\state[1][2]~q ),
	.datac(\Mux32~0_combout ),
	.datad(\Selector161~3_combout ),
	.cin(gnd),
	.combout(\Selector161~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector161~4 .lut_mask = 16'hF80C;
defparam \Selector161~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneive_lcell_comb \state~0 (
// Equation(s):
// \state~0_combout  = (\state[1][2]~q  & ((rr[0]) # ((\always0~2_combout ) # (\always0~3_combout ))))

	.dataa(\state[1][2]~q ),
	.datab(rr[0]),
	.datac(\always0~2_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\state~0_combout ),
	.cout());
// synopsys translate_off
defparam \state~0 .lut_mask = 16'hAAA8;
defparam \state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
cycloneive_lcell_comb \Selector161~5 (
// Equation(s):
// \Selector161~5_combout  = (\Mux32~0_combout  & ((\Selector161~4_combout  & (\state~1_combout )) # (!\Selector161~4_combout  & ((\state~0_combout ))))) # (!\Mux32~0_combout  & (((\Selector161~4_combout ))))

	.dataa(\Mux32~0_combout ),
	.datab(\state~1_combout ),
	.datac(\Selector161~4_combout ),
	.datad(\state~0_combout ),
	.cin(gnd),
	.combout(\Selector161~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector161~5 .lut_mask = 16'hDAD0;
defparam \Selector161~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N6
cycloneive_lcell_comb \Selector161~6 (
// Equation(s):
// \Selector161~6_combout  = (\Equal0~1_combout  & ((\Selector161~5_combout ) # ((\state[1][2]~q  & \Selector161~7_combout )))) # (!\Equal0~1_combout  & (\state[1][2]~q  & (\Selector161~7_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\state[1][2]~q ),
	.datac(\Selector161~7_combout ),
	.datad(\Selector161~5_combout ),
	.cin(gnd),
	.combout(\Selector161~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector161~6 .lut_mask = 16'hEAC0;
defparam \Selector161~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N10
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (rr[0] & (!\state[1][3]~q  & ((!\Selector161~6_combout )))) # (!rr[0] & (((!\Selector193~9_combout ))))

	.dataa(\state[1][3]~q ),
	.datab(rr[0]),
	.datac(\Selector193~9_combout ),
	.datad(\Selector161~6_combout ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0347;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N22
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!\Mux159~0_combout  & (\Mux160~0_combout  & \Equal5~0_combout ))

	.dataa(gnd),
	.datab(\Mux159~0_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h3000;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N30
cycloneive_lcell_comb \busy~0 (
// Equation(s):
// \busy~0_combout  = (\Mux129~0_combout ) # ((\Mux159~0_combout  & ((\Mux160~0_combout ) # (\Mux158~0_combout ))) # (!\Mux159~0_combout  & (\Mux160~0_combout  & \Mux158~0_combout )))

	.dataa(\Mux129~0_combout ),
	.datab(\Mux159~0_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \busy~0 .lut_mask = 16'hFEEA;
defparam \busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N12
cycloneive_lcell_comb \Selector199~0 (
// Equation(s):
// \Selector199~0_combout  = (!\master_ack~0_combout  & (\Mux159~0_combout  & (\Equal5~0_combout  & !\Mux160~0_combout )))

	.dataa(\master_ack~0_combout ),
	.datab(\Mux159~0_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\Mux160~0_combout ),
	.cin(gnd),
	.combout(\Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector199~0 .lut_mask = 16'h0040;
defparam \Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N4
cycloneive_lcell_comb \Selector199~1 (
// Equation(s):
// \Selector199~1_combout  = (\Equal6~0_combout ) # ((\Selector1~5_combout  & ((\busy~0_combout ) # (\Selector199~0_combout ))))

	.dataa(\Selector1~5_combout ),
	.datab(\Equal6~0_combout ),
	.datac(\busy~0_combout ),
	.datad(\Selector199~0_combout ),
	.cin(gnd),
	.combout(\Selector199~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector199~1 .lut_mask = 16'hEEEC;
defparam \Selector199~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N18
cycloneive_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!\Mux159~0_combout  & (\Equal5~0_combout  & !\Mux160~0_combout ))

	.dataa(gnd),
	.datab(\Mux159~0_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\Mux160~0_combout ),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h0030;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N22
cycloneive_lcell_comb \Selector199~2 (
// Equation(s):
// \Selector199~2_combout  = (\Selector199~1_combout ) # ((\Equal5~1_combout  & ((\Selector1~5_combout ) # (\always0~7_combout ))))

	.dataa(\Selector1~5_combout ),
	.datab(\always0~7_combout ),
	.datac(\Selector199~1_combout ),
	.datad(\Equal5~1_combout ),
	.cin(gnd),
	.combout(\Selector199~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector199~2 .lut_mask = 16'hFEF0;
defparam \Selector199~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneive_lcell_comb \Selector199~3 (
// Equation(s):
// \Selector199~3_combout  = (\Mux128~0_combout  & (\Selector1~5_combout  & ((\Selector199~2_combout ) # (!\WideNor1~1_combout )))) # (!\Mux128~0_combout  & (((\Selector199~2_combout ))))

	.dataa(\Mux128~0_combout ),
	.datab(\Selector1~5_combout ),
	.datac(\WideNor1~1_combout ),
	.datad(\Selector199~2_combout ),
	.cin(gnd),
	.combout(\Selector199~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector199~3 .lut_mask = 16'hDD08;
defparam \Selector199~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N21
dffeas \busy[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector199~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(busy[0]),
	.prn(vcc));
// synopsys translate_off
defparam \busy[0] .is_wysiwyg = "true";
defparam \busy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (busy[0] & ((rr[0] & (!\master_addr[0][31]~input_o )) # (!rr[0] & ((!\master_addr[1][31]~input_o )))))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\master_addr[1][31]~input_o ),
	.datac(rr[0]),
	.datad(busy[0]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h5300;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N8
cycloneive_lcell_comb \state~3 (
// Equation(s):
// \state~3_combout  = (\state[0][2]~q  & (((\always0~2_combout ) # (\always0~3_combout )) # (!rr[0])))

	.dataa(rr[0]),
	.datab(\state[0][2]~q ),
	.datac(\always0~2_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\state~3_combout ),
	.cout());
// synopsys translate_off
defparam \state~3 .lut_mask = 16'hCCC4;
defparam \state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneive_lcell_comb \state~4 (
// Equation(s):
// \state~4_combout  = (\state[0][2]~q  & ((!rr[0]) # (!\master_req[0]~input_o )))

	.dataa(\master_req[0]~input_o ),
	.datab(\state[0][2]~q ),
	.datac(rr[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\state~4_combout ),
	.cout());
// synopsys translate_off
defparam \state~4 .lut_mask = 16'h4C4C;
defparam \state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
cycloneive_lcell_comb \Selector193~7 (
// Equation(s):
// \Selector193~7_combout  = (\Mux32~0_combout  & ((\Mux31~0_combout ) # ((\state~3_combout )))) # (!\Mux32~0_combout  & (!\Mux31~0_combout  & ((\state~4_combout ))))

	.dataa(\Mux32~0_combout ),
	.datab(\Mux31~0_combout ),
	.datac(\state~3_combout ),
	.datad(\state~4_combout ),
	.cin(gnd),
	.combout(\Selector193~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~7 .lut_mask = 16'hB9A8;
defparam \Selector193~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N4
cycloneive_lcell_comb \Selector193~8 (
// Equation(s):
// \Selector193~8_combout  = (\state~2_combout  & (((\Selector193~7_combout )))) # (!\state~2_combout  & ((\Mux31~0_combout  & (\state[0][2]~q )) # (!\Mux31~0_combout  & ((\Selector193~7_combout )))))

	.dataa(\state~2_combout ),
	.datab(\Mux31~0_combout ),
	.datac(\state[0][2]~q ),
	.datad(\Selector193~7_combout ),
	.cin(gnd),
	.combout(\Selector193~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~8 .lut_mask = 16'hFB40;
defparam \Selector193~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
cycloneive_lcell_comb \Selector193~11 (
// Equation(s):
// \Selector193~11_combout  = ((\state[0][0]~q ) # (\state[0][1]~q )) # (!rr[0])

	.dataa(gnd),
	.datab(rr[0]),
	.datac(\state[0][0]~q ),
	.datad(\state[0][1]~q ),
	.cin(gnd),
	.combout(\Selector193~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~11 .lut_mask = 16'hFFF3;
defparam \Selector193~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
cycloneive_lcell_comb \Selector193~6 (
// Equation(s):
// \Selector193~6_combout  = (\state[0][2]~q  & ((\Mux1~0_combout ) # ((\Mux30~0_combout  & \Selector193~11_combout ))))

	.dataa(\Mux30~0_combout ),
	.datab(\Selector193~11_combout ),
	.datac(\state[0][2]~q ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Selector193~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~6 .lut_mask = 16'hF080;
defparam \Selector193~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N14
cycloneive_lcell_comb \Selector193~9 (
// Equation(s):
// \Selector193~9_combout  = (\Selector193~6_combout ) # ((\Equal0~1_combout  & \Selector193~8_combout ))

	.dataa(gnd),
	.datab(\Equal0~1_combout ),
	.datac(\Selector193~8_combout ),
	.datad(\Selector193~6_combout ),
	.cin(gnd),
	.combout(\Selector193~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~9 .lut_mask = 16'hFFC0;
defparam \Selector193~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
cycloneive_lcell_comb \Mux158~0 (
// Equation(s):
// \Mux158~0_combout  = (rr[0] & ((\Selector161~6_combout ))) # (!rr[0] & (\Selector193~9_combout ))

	.dataa(rr[0]),
	.datab(gnd),
	.datac(\Selector193~9_combout ),
	.datad(\Selector161~6_combout ),
	.cin(gnd),
	.combout(\Mux158~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux158~0 .lut_mask = 16'hFA50;
defparam \Mux158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
cycloneive_lcell_comb \Selector390~2 (
// Equation(s):
// \Selector390~2_combout  = (\Mux159~0_combout  & (!\Mux129~0_combout  & (\Mux160~0_combout  & !\Mux158~0_combout )))

	.dataa(\Mux159~0_combout ),
	.datab(\Mux129~0_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\Selector390~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector390~2 .lut_mask = 16'h0020;
defparam \Selector390~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneive_lcell_comb \Selector391~1 (
// Equation(s):
// \Selector391~1_combout  = (\Selector193~9_combout  & (((\Selector390~2_combout ) # (\WideNor1~0_combout )))) # (!\Selector193~9_combout  & (\state~7_combout  & (\Selector390~2_combout )))

	.dataa(\Selector193~9_combout ),
	.datab(\state~7_combout ),
	.datac(\Selector390~2_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Selector391~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector391~1 .lut_mask = 16'hEAE0;
defparam \Selector391~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
cycloneive_lcell_comb \Selector391~2 (
// Equation(s):
// \Selector391~2_combout  = (rr[0] & (\Selector390~4_combout  & ((\Selector193~10_combout ) # (\Selector193~6_combout ))))

	.dataa(\Selector193~10_combout ),
	.datab(rr[0]),
	.datac(\Selector193~6_combout ),
	.datad(\Selector390~4_combout ),
	.cin(gnd),
	.combout(\Selector391~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector391~2 .lut_mask = 16'hC800;
defparam \Selector391~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneive_lcell_comb \state~6 (
// Equation(s):
// \state~6_combout  = (\master_req[0]~input_o  & !rr[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_req[0]~input_o ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\state~6_combout ),
	.cout());
// synopsys translate_off
defparam \state~6 .lut_mask = 16'h00F0;
defparam \state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneive_lcell_comb \master_ack~0 (
// Equation(s):
// \master_ack~0_combout  = (\Mux128~0_combout  & (\slave_ack[1]~input_o )) # (!\Mux128~0_combout  & ((\slave_ack[0]~input_o )))

	.dataa(gnd),
	.datab(\slave_ack[1]~input_o ),
	.datac(\slave_ack[0]~input_o ),
	.datad(\Mux128~0_combout ),
	.cin(gnd),
	.combout(\master_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_ack~0 .lut_mask = 16'hCCF0;
defparam \master_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
cycloneive_lcell_comb \Selector391~3 (
// Equation(s):
// \Selector391~3_combout  = (\Selector193~9_combout  & (\Selector390~1_combout  & ((rr[0]) # (!\master_ack~0_combout ))))

	.dataa(\Selector193~9_combout ),
	.datab(rr[0]),
	.datac(\master_ack~0_combout ),
	.datad(\Selector390~1_combout ),
	.cin(gnd),
	.combout(\Selector391~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector391~3 .lut_mask = 16'h8A00;
defparam \Selector391~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
cycloneive_lcell_comb \Selector391~4 (
// Equation(s):
// \Selector391~4_combout  = (\Selector391~3_combout ) # ((\Selector193~9_combout  & (!\state~6_combout  & \Selector390~3_combout )))

	.dataa(\Selector193~9_combout ),
	.datab(\state~6_combout ),
	.datac(\Selector390~3_combout ),
	.datad(\Selector391~3_combout ),
	.cin(gnd),
	.combout(\Selector391~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector391~4 .lut_mask = 16'hFF20;
defparam \Selector391~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneive_lcell_comb \Selector391~5 (
// Equation(s):
// \Selector391~5_combout  = (\Selector391~0_combout ) # ((\Selector391~1_combout ) # ((\Selector391~2_combout ) # (\Selector391~4_combout )))

	.dataa(\Selector391~0_combout ),
	.datab(\Selector391~1_combout ),
	.datac(\Selector391~2_combout ),
	.datad(\Selector391~4_combout ),
	.cin(gnd),
	.combout(\Selector391~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector391~5 .lut_mask = 16'hFFFE;
defparam \Selector391~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N9
dffeas \state[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector391~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[0][2] .is_wysiwyg = "true";
defparam \state[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (rr[0] & ((\state[0][2]~q ))) # (!rr[0] & (\state[1][2]~q ))

	.dataa(\state[1][2]~q ),
	.datab(\state[0][2]~q ),
	.datac(rr[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hCACA;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N2
cycloneive_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Mux31~0_combout  & (!\Mux30~0_combout  & ((\always0~1_combout ) # (\always0~0_combout )))) # (!\Mux31~0_combout  & (((\Mux30~0_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\always0~0_combout ),
	.datac(\Mux31~0_combout ),
	.datad(\Mux30~0_combout ),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'h0FE0;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
cycloneive_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (!\Mux32~0_combout  & (\Selector1~3_combout  & ((rr[0]) # (!\state[1][3]~q ))))

	.dataa(\Mux32~0_combout ),
	.datab(rr[0]),
	.datac(\state[1][3]~q ),
	.datad(\Selector1~3_combout ),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'h4500;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (busy[1] & (((!\Mux0~0_combout  & !\WideNor0~0_combout )) # (!\Selector1~6_combout )))

	.dataa(busy[1]),
	.datab(\Mux0~0_combout ),
	.datac(\Selector1~6_combout ),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h0A2A;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((\Selector1~2_combout  & \Mux0~0_combout ))

	.dataa(\Selector1~2_combout ),
	.datab(\Mux0~0_combout ),
	.datac(gnd),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFF88;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N8
cycloneive_lcell_comb \Selector198~0 (
// Equation(s):
// \Selector198~0_combout  = (\Equal6~0_combout ) # ((\Selector0~1_combout  & ((\busy~0_combout ) # (\Selector199~0_combout ))))

	.dataa(\Selector0~1_combout ),
	.datab(\Equal6~0_combout ),
	.datac(\busy~0_combout ),
	.datad(\Selector199~0_combout ),
	.cin(gnd),
	.combout(\Selector198~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector198~0 .lut_mask = 16'hEEEC;
defparam \Selector198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N10
cycloneive_lcell_comb \Selector198~1 (
// Equation(s):
// \Selector198~1_combout  = (\Selector198~0_combout ) # ((\Equal5~1_combout  & ((\Selector0~1_combout ) # (\always0~7_combout ))))

	.dataa(\Selector0~1_combout ),
	.datab(\always0~7_combout ),
	.datac(\Selector198~0_combout ),
	.datad(\Equal5~1_combout ),
	.cin(gnd),
	.combout(\Selector198~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector198~1 .lut_mask = 16'hFEF0;
defparam \Selector198~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
cycloneive_lcell_comb \Selector198~2 (
// Equation(s):
// \Selector198~2_combout  = (\Mux128~0_combout  & (((\Selector198~1_combout )))) # (!\Mux128~0_combout  & (\Selector0~1_combout  & ((\Selector198~1_combout ) # (!\WideNor1~1_combout ))))

	.dataa(\Mux128~0_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\WideNor1~1_combout ),
	.datad(\Selector198~1_combout ),
	.cin(gnd),
	.combout(\Selector198~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector198~2 .lut_mask = 16'hEE04;
defparam \Selector198~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N17
dffeas \busy[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector198~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(busy[1]),
	.prn(vcc));
// synopsys translate_off
defparam \busy[1] .is_wysiwyg = "true";
defparam \busy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N30
cycloneive_lcell_comb \Selector194~0 (
// Equation(s):
// \Selector194~0_combout  = (!\state[0][1]~q  & ((\master_addr[0][31]~input_o  & ((!busy[1]))) # (!\master_addr[0][31]~input_o  & (!busy[0]))))

	.dataa(busy[0]),
	.datab(\state[0][1]~q ),
	.datac(busy[1]),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector194~0 .lut_mask = 16'h0311;
defparam \Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneive_lcell_comb \Selector195~0 (
// Equation(s):
// \Selector195~0_combout  = (!\state[0][2]~q  & rr[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state[0][2]~q ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\Selector195~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector195~0 .lut_mask = 16'h0F00;
defparam \Selector195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N18
cycloneive_lcell_comb \Selector194~1 (
// Equation(s):
// \Selector194~1_combout  = (\Selector194~0_combout  & (\Selector195~0_combout  & ((\state[0][0]~q ) # (\master_req[0]~input_o ))))

	.dataa(\state[0][0]~q ),
	.datab(\master_req[0]~input_o ),
	.datac(\Selector194~0_combout ),
	.datad(\Selector195~0_combout ),
	.cin(gnd),
	.combout(\Selector194~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector194~1 .lut_mask = 16'hE000;
defparam \Selector194~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N28
cycloneive_lcell_comb \Selector194~2 (
// Equation(s):
// \Selector194~2_combout  = (\Selector194~1_combout ) # ((\state[0][1]~q  & ((!\Selector195~1_combout ) # (!\Selector195~0_combout ))))

	.dataa(\Selector195~0_combout ),
	.datab(\Selector195~1_combout ),
	.datac(\Selector194~1_combout ),
	.datad(\state[0][1]~q ),
	.cin(gnd),
	.combout(\Selector194~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector194~2 .lut_mask = 16'hF7F0;
defparam \Selector194~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N14
cycloneive_lcell_comb \Selector392~6 (
// Equation(s):
// \Selector392~6_combout  = (\master_req[0]~input_o  & (((!rr[0] & !\always0~8_combout )))) # (!\master_req[0]~input_o  & (\Selector194~2_combout ))

	.dataa(\master_req[0]~input_o ),
	.datab(\Selector194~2_combout ),
	.datac(rr[0]),
	.datad(\always0~8_combout ),
	.cin(gnd),
	.combout(\Selector392~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector392~6 .lut_mask = 16'h444E;
defparam \Selector392~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N2
cycloneive_lcell_comb \state~5 (
// Equation(s):
// \state~5_combout  = (!rr[0] & ((\Mux128~0_combout  & (!\Selector0~1_combout )) # (!\Mux128~0_combout  & ((!\Selector1~5_combout )))))

	.dataa(\Mux128~0_combout ),
	.datab(rr[0]),
	.datac(\Selector0~1_combout ),
	.datad(\Selector1~5_combout ),
	.cin(gnd),
	.combout(\state~5_combout ),
	.cout());
// synopsys translate_off
defparam \state~5 .lut_mask = 16'h0213;
defparam \state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N30
cycloneive_lcell_comb \Selector392~2 (
// Equation(s):
// \Selector392~2_combout  = (\Selector390~0_combout  & ((\Selector194~2_combout ) # (\state~5_combout )))

	.dataa(gnd),
	.datab(\Selector194~2_combout ),
	.datac(\state~5_combout ),
	.datad(\Selector390~0_combout ),
	.cin(gnd),
	.combout(\Selector392~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector392~2 .lut_mask = 16'hFC00;
defparam \Selector392~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
cycloneive_lcell_comb \Selector393~0 (
// Equation(s):
// \Selector393~0_combout  = (\master_ack~0_combout  & (rr[0] & ((\Selector390~1_combout ) # (\Selector390~2_combout )))) # (!\master_ack~0_combout  & (((\Selector390~1_combout ) # (\Selector390~2_combout ))))

	.dataa(\master_ack~0_combout ),
	.datab(rr[0]),
	.datac(\Selector390~1_combout ),
	.datad(\Selector390~2_combout ),
	.cin(gnd),
	.combout(\Selector393~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector393~0 .lut_mask = 16'hDDD0;
defparam \Selector393~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N2
cycloneive_lcell_comb \Selector392~3 (
// Equation(s):
// \Selector392~3_combout  = (rr[0] & ((\Selector390~4_combout ) # (\Selector390~3_combout )))

	.dataa(gnd),
	.datab(rr[0]),
	.datac(\Selector390~4_combout ),
	.datad(\Selector390~3_combout ),
	.cin(gnd),
	.combout(\Selector392~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector392~3 .lut_mask = 16'hCCC0;
defparam \Selector392~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N12
cycloneive_lcell_comb \Selector392~4 (
// Equation(s):
// \Selector392~4_combout  = (\Selector194~2_combout  & ((\WideNor1~0_combout ) # ((\Selector393~0_combout ) # (\Selector392~3_combout ))))

	.dataa(\WideNor1~0_combout ),
	.datab(\Selector194~2_combout ),
	.datac(\Selector393~0_combout ),
	.datad(\Selector392~3_combout ),
	.cin(gnd),
	.combout(\Selector392~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector392~4 .lut_mask = 16'hCCC8;
defparam \Selector392~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N0
cycloneive_lcell_comb \Selector392~5 (
// Equation(s):
// \Selector392~5_combout  = (\Selector392~2_combout ) # ((\Selector392~4_combout ) # ((\Selector390~3_combout  & \Selector392~6_combout )))

	.dataa(\Selector390~3_combout ),
	.datab(\Selector392~6_combout ),
	.datac(\Selector392~2_combout ),
	.datad(\Selector392~4_combout ),
	.cin(gnd),
	.combout(\Selector392~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector392~5 .lut_mask = 16'hFFF8;
defparam \Selector392~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y22_N1
dffeas \state[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector392~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[0][1] .is_wysiwyg = "true";
defparam \state[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N22
cycloneive_lcell_comb \Selector195~2 (
// Equation(s):
// \Selector195~2_combout  = (\state[0][0]~q  & (((!\Selector195~1_combout  & \state[0][1]~q )) # (!\Selector195~0_combout )))

	.dataa(\state[0][0]~q ),
	.datab(\Selector195~1_combout ),
	.datac(\Selector195~0_combout ),
	.datad(\state[0][1]~q ),
	.cin(gnd),
	.combout(\Selector195~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector195~2 .lut_mask = 16'h2A0A;
defparam \Selector195~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N16
cycloneive_lcell_comb \Selector195~3 (
// Equation(s):
// \Selector195~3_combout  = (\state[0][0]~q ) # ((\master_req[0]~input_o  & (!\state[0][2]~q  & rr[0])))

	.dataa(\state[0][0]~q ),
	.datab(\master_req[0]~input_o ),
	.datac(\state[0][2]~q ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\Selector195~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector195~3 .lut_mask = 16'hAEAA;
defparam \Selector195~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N20
cycloneive_lcell_comb \Selector195~5 (
// Equation(s):
// \Selector195~5_combout  = (\Selector195~2_combout ) # ((\Selector195~4_combout  & (!\state[0][1]~q  & \Selector195~3_combout )))

	.dataa(\Selector195~4_combout ),
	.datab(\state[0][1]~q ),
	.datac(\Selector195~2_combout ),
	.datad(\Selector195~3_combout ),
	.cin(gnd),
	.combout(\Selector195~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector195~5 .lut_mask = 16'hF2F0;
defparam \Selector195~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N4
cycloneive_lcell_comb \Selector393~3 (
// Equation(s):
// \Selector393~3_combout  = (\state~6_combout  & (((\always0~8_combout )) # (!\master_cmd[0]~input_o ))) # (!\state~6_combout  & (((\Selector195~5_combout ))))

	.dataa(\master_cmd[0]~input_o ),
	.datab(\Selector195~5_combout ),
	.datac(\state~6_combout ),
	.datad(\always0~8_combout ),
	.cin(gnd),
	.combout(\Selector393~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector393~3 .lut_mask = 16'hFC5C;
defparam \Selector393~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N6
cycloneive_lcell_comb \Selector393~1 (
// Equation(s):
// \Selector393~1_combout  = (\Selector390~0_combout  & ((\state~5_combout  & (!\master_cmd[0]~input_o )) # (!\state~5_combout  & ((\Selector195~5_combout )))))

	.dataa(\master_cmd[0]~input_o ),
	.datab(\Selector195~5_combout ),
	.datac(\state~5_combout ),
	.datad(\Selector390~0_combout ),
	.cin(gnd),
	.combout(\Selector393~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector393~1 .lut_mask = 16'h5C00;
defparam \Selector393~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N24
cycloneive_lcell_comb \Selector391~6 (
// Equation(s):
// \Selector391~6_combout  = (\Selector390~4_combout  & rr[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector390~4_combout ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\Selector391~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector391~6 .lut_mask = 16'hF000;
defparam \Selector391~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N10
cycloneive_lcell_comb \Selector393~2 (
// Equation(s):
// \Selector393~2_combout  = (\Selector195~5_combout  & ((\WideNor1~0_combout ) # ((\Selector393~0_combout ) # (\Selector391~6_combout ))))

	.dataa(\WideNor1~0_combout ),
	.datab(\Selector195~5_combout ),
	.datac(\Selector393~0_combout ),
	.datad(\Selector391~6_combout ),
	.cin(gnd),
	.combout(\Selector393~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector393~2 .lut_mask = 16'hCCC8;
defparam \Selector393~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
cycloneive_lcell_comb \Selector393~4 (
// Equation(s):
// \Selector393~4_combout  = (\Selector393~1_combout ) # ((\Selector393~2_combout ) # ((\Selector390~3_combout  & \Selector393~3_combout )))

	.dataa(\Selector390~3_combout ),
	.datab(\Selector393~3_combout ),
	.datac(\Selector393~1_combout ),
	.datad(\Selector393~2_combout ),
	.cin(gnd),
	.combout(\Selector393~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector393~4 .lut_mask = 16'hFFF8;
defparam \Selector393~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N5
dffeas \state[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector393~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[0][0] .is_wysiwyg = "true";
defparam \state[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N30
cycloneive_lcell_comb \Mux160~0 (
// Equation(s):
// \Mux160~0_combout  = (rr[0] & ((\Selector163~6_combout ))) # (!rr[0] & (\state[0][0]~q ))

	.dataa(rr[0]),
	.datab(gnd),
	.datac(\state[0][0]~q ),
	.datad(\Selector163~6_combout ),
	.cin(gnd),
	.combout(\Mux160~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux160~0 .lut_mask = 16'hFA50;
defparam \Mux160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N8
cycloneive_lcell_comb \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (\Mux129~0_combout ) # ((\Mux158~0_combout  & ((\Mux159~0_combout ) # (\Mux160~0_combout ))))

	.dataa(\Mux159~0_combout ),
	.datab(\Mux129~0_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = 16'hFECC;
defparam \WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
cycloneive_lcell_comb \Selector358~4 (
// Equation(s):
// \Selector358~4_combout  = (\state[1][3]~q  & ((\WideNor1~0_combout ) # ((!\always0~7_combout  & \Selector390~3_combout ))))

	.dataa(\always0~7_combout ),
	.datab(\state[1][3]~q ),
	.datac(\WideNor1~0_combout ),
	.datad(\Selector390~3_combout ),
	.cin(gnd),
	.combout(\Selector358~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector358~4 .lut_mask = 16'hC4C0;
defparam \Selector358~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N12
cycloneive_lcell_comb \Selector358~3 (
// Equation(s):
// \Selector358~3_combout  = (\state[1][3]~q  & (!\master_ack~0_combout  & ((\Selector390~1_combout ) # (\Selector390~2_combout ))))

	.dataa(\state[1][3]~q ),
	.datab(\master_ack~0_combout ),
	.datac(\Selector390~1_combout ),
	.datad(\Selector390~2_combout ),
	.cin(gnd),
	.combout(\Selector358~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector358~3 .lut_mask = 16'h2220;
defparam \Selector358~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
cycloneive_lcell_comb \Selector358~6 (
// Equation(s):
// \Selector358~6_combout  = (\Selector358~4_combout ) # ((\Selector358~3_combout ) # ((\Selector358~5_combout  & \state[1][3]~q )))

	.dataa(\Selector358~5_combout ),
	.datab(\Selector358~4_combout ),
	.datac(\state[1][3]~q ),
	.datad(\Selector358~3_combout ),
	.cin(gnd),
	.combout(\Selector358~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector358~6 .lut_mask = 16'hFFEC;
defparam \Selector358~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N1
dffeas \state[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector358~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[1][3] .is_wysiwyg = "true";
defparam \state[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
cycloneive_lcell_comb \Selector162~0 (
// Equation(s):
// \Selector162~0_combout  = (!\state[1][2]~q  & (!\state[1][3]~q  & !rr[0]))

	.dataa(\state[1][2]~q ),
	.datab(gnd),
	.datac(\state[1][3]~q ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~0 .lut_mask = 16'h0005;
defparam \Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N18
cycloneive_lcell_comb \Selector162~1 (
// Equation(s):
// \Selector162~1_combout  = (!\state[1][1]~q  & ((\master_addr[1][31]~input_o  & (!busy[1])) # (!\master_addr[1][31]~input_o  & ((!busy[0])))))

	.dataa(\master_addr[1][31]~input_o ),
	.datab(busy[1]),
	.datac(\state[1][1]~q ),
	.datad(busy[0]),
	.cin(gnd),
	.combout(\Selector162~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~1 .lut_mask = 16'h0207;
defparam \Selector162~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
cycloneive_lcell_comb \Selector162~2 (
// Equation(s):
// \Selector162~2_combout  = (\Selector162~0_combout  & (\Selector162~1_combout  & ((\state[1][0]~q ) # (\master_req[1]~input_o ))))

	.dataa(\state[1][0]~q ),
	.datab(\master_req[1]~input_o ),
	.datac(\Selector162~0_combout ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector162~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~2 .lut_mask = 16'hE000;
defparam \Selector162~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N18
cycloneive_lcell_comb \Selector162~4 (
// Equation(s):
// \Selector162~4_combout  = (\Selector162~2_combout ) # ((\state[1][1]~q  & ((\Selector162~3_combout ) # (!\Selector162~0_combout ))))

	.dataa(\Selector162~0_combout ),
	.datab(\Selector162~3_combout ),
	.datac(\state[1][1]~q ),
	.datad(\Selector162~2_combout ),
	.cin(gnd),
	.combout(\Selector162~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~4 .lut_mask = 16'hFFD0;
defparam \Selector162~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
cycloneive_lcell_comb \Selector360~0 (
// Equation(s):
// \Selector360~0_combout  = (!\master_ack~0_combout  & (\Selector162~4_combout  & ((\Selector390~1_combout ) # (\Selector390~2_combout ))))

	.dataa(\master_ack~0_combout ),
	.datab(\Selector162~4_combout ),
	.datac(\Selector390~1_combout ),
	.datad(\Selector390~2_combout ),
	.cin(gnd),
	.combout(\Selector360~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector360~0 .lut_mask = 16'h4440;
defparam \Selector360~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
cycloneive_lcell_comb \Selector360~3 (
// Equation(s):
// \Selector360~3_combout  = (\WideNor1~0_combout ) # ((!\always0~7_combout  & \Selector390~3_combout ))

	.dataa(\always0~7_combout ),
	.datab(gnd),
	.datac(\WideNor1~0_combout ),
	.datad(\Selector390~3_combout ),
	.cin(gnd),
	.combout(\Selector360~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector360~3 .lut_mask = 16'hF5F0;
defparam \Selector360~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N14
cycloneive_lcell_comb \Selector360~4 (
// Equation(s):
// \Selector360~4_combout  = (!\Selector390~0_combout  & (!\Selector360~3_combout  & ((\Selector358~2_combout ) # (rr[0]))))

	.dataa(\Selector358~2_combout ),
	.datab(rr[0]),
	.datac(\Selector390~0_combout ),
	.datad(\Selector360~3_combout ),
	.cin(gnd),
	.combout(\Selector360~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector360~4 .lut_mask = 16'h000E;
defparam \Selector360~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
cycloneive_lcell_comb \Selector360~5 (
// Equation(s):
// \Selector360~5_combout  = (\Selector360~2_combout ) # ((\Selector360~0_combout ) # ((\Selector162~4_combout  & !\Selector360~4_combout )))

	.dataa(\Selector360~2_combout ),
	.datab(\Selector162~4_combout ),
	.datac(\Selector360~0_combout ),
	.datad(\Selector360~4_combout ),
	.cin(gnd),
	.combout(\Selector360~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector360~5 .lut_mask = 16'hFAFE;
defparam \Selector360~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N1
dffeas \state[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector360~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state[1][1] .is_wysiwyg = "true";
defparam \state[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneive_lcell_comb \Mux159~0 (
// Equation(s):
// \Mux159~0_combout  = (rr[0] & (\state[1][1]~q )) # (!rr[0] & ((\state[0][1]~q )))

	.dataa(rr[0]),
	.datab(gnd),
	.datac(\state[1][1]~q ),
	.datad(\state[0][1]~q ),
	.cin(gnd),
	.combout(\Mux159~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~0 .lut_mask = 16'hF5A0;
defparam \Mux159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N0
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (\Mux129~0_combout ) # ((\Mux159~0_combout ) # ((\Mux160~0_combout ) # (!\Mux158~0_combout )))

	.dataa(\Mux129~0_combout ),
	.datab(\Mux159~0_combout ),
	.datac(\Mux158~0_combout ),
	.datad(\Mux160~0_combout ),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'hFFEF;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N26
cycloneive_lcell_comb \master_rdata~2 (
// Equation(s):
// \master_rdata~2_combout  = (rr[0] & (((\master_addr[0][31]~input_o )))) # (!rr[0] & ((\Equal9~0_combout  & (\master_addr[1][31]~input_o )) # (!\Equal9~0_combout  & ((\master_addr[0][31]~input_o )))))

	.dataa(\master_addr[1][31]~input_o ),
	.datab(\master_addr[0][31]~input_o ),
	.datac(rr[0]),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\master_rdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~2 .lut_mask = 16'hCACC;
defparam \master_rdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N24
cycloneive_lcell_comb \master_rdata~3 (
// Equation(s):
// \master_rdata~3_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][0]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][0]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][0]~input_o ),
	.datac(\slave_rdata[0][0]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~3 .lut_mask = 16'hCCF0;
defparam \master_rdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N26
cycloneive_lcell_comb \master_rdata[0][22]~4 (
// Equation(s):
// \master_rdata[0][22]~4_combout  = (rr[0] & (!\Equal4~0_combout )) # (!rr[0] & ((!\Equal9~0_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(gnd),
	.datac(rr[0]),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\master_rdata[0][22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[0][22]~4 .lut_mask = 16'h505F;
defparam \master_rdata[0][22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N25
dffeas \master_rdata[0][0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][0]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N1
cycloneive_io_ibuf \slave_rdata[0][1]~input (
	.i(slave_rdata_0_1),
	.ibar(gnd),
	.o(\slave_rdata[0][1]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][1]~input .bus_hold = "false";
defparam \slave_rdata[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N18
cycloneive_lcell_comb \master_rdata~5 (
// Equation(s):
// \master_rdata~5_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][1]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][1]~input_o )))

	.dataa(\slave_rdata[1][1]~input_o ),
	.datab(\slave_rdata[0][1]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~5 .lut_mask = 16'hAACC;
defparam \master_rdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N19
dffeas \master_rdata[0][1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][1]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
cycloneive_io_ibuf \slave_rdata[1][2]~input (
	.i(slave_rdata_1_2),
	.ibar(gnd),
	.o(\slave_rdata[1][2]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][2]~input .bus_hold = "false";
defparam \slave_rdata[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N20
cycloneive_lcell_comb \master_rdata~6 (
// Equation(s):
// \master_rdata~6_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][2]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][2]~input_o ))

	.dataa(\slave_rdata[0][2]~input_o ),
	.datab(\slave_rdata[1][2]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~6 .lut_mask = 16'hCCAA;
defparam \master_rdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N21
dffeas \master_rdata[0][2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][2]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N15
cycloneive_io_ibuf \slave_rdata[1][3]~input (
	.i(slave_rdata_1_3),
	.ibar(gnd),
	.o(\slave_rdata[1][3]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][3]~input .bus_hold = "false";
defparam \slave_rdata[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N22
cycloneive_lcell_comb \master_rdata~7 (
// Equation(s):
// \master_rdata~7_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][3]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][3]~input_o ))

	.dataa(\slave_rdata[0][3]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][3]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~7 .lut_mask = 16'hF0AA;
defparam \master_rdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N23
dffeas \master_rdata[0][3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][3]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneive_io_ibuf \slave_rdata[1][4]~input (
	.i(slave_rdata_1_4),
	.ibar(gnd),
	.o(\slave_rdata[1][4]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][4]~input .bus_hold = "false";
defparam \slave_rdata[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N16
cycloneive_lcell_comb \master_rdata~8 (
// Equation(s):
// \master_rdata~8_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][4]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][4]~input_o ))

	.dataa(\slave_rdata[0][4]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][4]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~8 .lut_mask = 16'hF0AA;
defparam \master_rdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N17
dffeas \master_rdata[0][4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][4]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \slave_rdata[1][5]~input (
	.i(slave_rdata_1_5),
	.ibar(gnd),
	.o(\slave_rdata[1][5]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][5]~input .bus_hold = "false";
defparam \slave_rdata[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N16
cycloneive_lcell_comb \master_rdata~9 (
// Equation(s):
// \master_rdata~9_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][5]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][5]~input_o ))

	.dataa(\slave_rdata[0][5]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][5]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~9 .lut_mask = 16'hF0AA;
defparam \master_rdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N17
dffeas \master_rdata[0][5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][5]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y4_N15
cycloneive_io_ibuf \slave_rdata[1][6]~input (
	.i(slave_rdata_1_6),
	.ibar(gnd),
	.o(\slave_rdata[1][6]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][6]~input .bus_hold = "false";
defparam \slave_rdata[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \slave_rdata[0][6]~input (
	.i(slave_rdata_0_6),
	.ibar(gnd),
	.o(\slave_rdata[0][6]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][6]~input .bus_hold = "false";
defparam \slave_rdata[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N24
cycloneive_lcell_comb \master_rdata~10 (
// Equation(s):
// \master_rdata~10_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][6]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][6]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][6]~input_o ),
	.datac(\slave_rdata[0][6]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~10 .lut_mask = 16'hCCF0;
defparam \master_rdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N25
dffeas \master_rdata[0][6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][6]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N15
cycloneive_io_ibuf \slave_rdata[0][7]~input (
	.i(slave_rdata_0_7),
	.ibar(gnd),
	.o(\slave_rdata[0][7]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][7]~input .bus_hold = "false";
defparam \slave_rdata[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneive_lcell_comb \master_rdata~11 (
// Equation(s):
// \master_rdata~11_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][7]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][7]~input_o )))

	.dataa(\slave_rdata[1][7]~input_o ),
	.datab(\slave_rdata[0][7]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~11 .lut_mask = 16'hAACC;
defparam \master_rdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N3
dffeas \master_rdata[0][7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][7]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y26_N8
cycloneive_io_ibuf \slave_rdata[0][8]~input (
	.i(slave_rdata_0_8),
	.ibar(gnd),
	.o(\slave_rdata[0][8]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][8]~input .bus_hold = "false";
defparam \slave_rdata[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneive_lcell_comb \master_rdata~12 (
// Equation(s):
// \master_rdata~12_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][8]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][8]~input_o )))

	.dataa(\slave_rdata[1][8]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][8]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~12 .lut_mask = 16'hAAF0;
defparam \master_rdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N13
dffeas \master_rdata[0][8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][8]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N8
cycloneive_io_ibuf \slave_rdata[0][9]~input (
	.i(slave_rdata_0_9),
	.ibar(gnd),
	.o(\slave_rdata[0][9]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][9]~input .bus_hold = "false";
defparam \slave_rdata[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneive_lcell_comb \master_rdata~13 (
// Equation(s):
// \master_rdata~13_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][9]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][9]~input_o )))

	.dataa(\slave_rdata[1][9]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][9]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~13 .lut_mask = 16'hAAF0;
defparam \master_rdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N31
dffeas \master_rdata[0][9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][9]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneive_io_ibuf \slave_rdata[0][10]~input (
	.i(slave_rdata_0_10),
	.ibar(gnd),
	.o(\slave_rdata[0][10]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][10]~input .bus_hold = "false";
defparam \slave_rdata[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneive_lcell_comb \master_rdata~14 (
// Equation(s):
// \master_rdata~14_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][10]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][10]~input_o )))

	.dataa(\slave_rdata[1][10]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][10]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~14 .lut_mask = 16'hAAF0;
defparam \master_rdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N9
dffeas \master_rdata[0][10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][10]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N8
cycloneive_io_ibuf \slave_rdata[1][11]~input (
	.i(slave_rdata_1_11),
	.ibar(gnd),
	.o(\slave_rdata[1][11]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][11]~input .bus_hold = "false";
defparam \slave_rdata[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N8
cycloneive_io_ibuf \slave_rdata[0][11]~input (
	.i(slave_rdata_0_11),
	.ibar(gnd),
	.o(\slave_rdata[0][11]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][11]~input .bus_hold = "false";
defparam \slave_rdata[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N10
cycloneive_lcell_comb \master_rdata~15 (
// Equation(s):
// \master_rdata~15_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][11]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][11]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][11]~input_o ),
	.datac(\slave_rdata[0][11]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~15 .lut_mask = 16'hCCF0;
defparam \master_rdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N11
dffeas \master_rdata[0][11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][11]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N22
cycloneive_io_ibuf \slave_rdata[0][12]~input (
	.i(slave_rdata_0_12),
	.ibar(gnd),
	.o(\slave_rdata[0][12]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][12]~input .bus_hold = "false";
defparam \slave_rdata[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneive_lcell_comb \master_rdata~16 (
// Equation(s):
// \master_rdata~16_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][12]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][12]~input_o )))

	.dataa(\slave_rdata[1][12]~input_o ),
	.datab(\slave_rdata[0][12]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~16 .lut_mask = 16'hAACC;
defparam \master_rdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N5
dffeas \master_rdata[0][12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][12]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \slave_rdata[1][13]~input (
	.i(slave_rdata_1_13),
	.ibar(gnd),
	.o(\slave_rdata[1][13]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][13]~input .bus_hold = "false";
defparam \slave_rdata[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneive_lcell_comb \master_rdata~17 (
// Equation(s):
// \master_rdata~17_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][13]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][13]~input_o ))

	.dataa(\slave_rdata[0][13]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][13]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~17 .lut_mask = 16'hF0AA;
defparam \master_rdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N9
dffeas \master_rdata[0][13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][13]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N22
cycloneive_io_ibuf \slave_rdata[1][14]~input (
	.i(slave_rdata_1_14),
	.ibar(gnd),
	.o(\slave_rdata[1][14]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][14]~input .bus_hold = "false";
defparam \slave_rdata[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y27_N15
cycloneive_io_ibuf \slave_rdata[0][14]~input (
	.i(slave_rdata_0_14),
	.ibar(gnd),
	.o(\slave_rdata[0][14]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][14]~input .bus_hold = "false";
defparam \slave_rdata[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
cycloneive_lcell_comb \master_rdata~18 (
// Equation(s):
// \master_rdata~18_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][14]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][14]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][14]~input_o ),
	.datac(\slave_rdata[0][14]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~18 .lut_mask = 16'hCCF0;
defparam \master_rdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N27
dffeas \master_rdata[0][14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][14]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N22
cycloneive_io_ibuf \slave_rdata[1][15]~input (
	.i(slave_rdata_1_15),
	.ibar(gnd),
	.o(\slave_rdata[1][15]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][15]~input .bus_hold = "false";
defparam \slave_rdata[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneive_lcell_comb \master_rdata~19 (
// Equation(s):
// \master_rdata~19_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][15]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][15]~input_o ))

	.dataa(\slave_rdata[0][15]~input_o ),
	.datab(\slave_rdata[1][15]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~19 .lut_mask = 16'hCCAA;
defparam \master_rdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N5
dffeas \master_rdata[0][15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][15]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N15
cycloneive_io_ibuf \slave_rdata[0][16]~input (
	.i(slave_rdata_0_16),
	.ibar(gnd),
	.o(\slave_rdata[0][16]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][16]~input .bus_hold = "false";
defparam \slave_rdata[0][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneive_lcell_comb \master_rdata~20 (
// Equation(s):
// \master_rdata~20_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][16]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][16]~input_o )))

	.dataa(\slave_rdata[1][16]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][16]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~20 .lut_mask = 16'hAAF0;
defparam \master_rdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N7
dffeas \master_rdata[0][16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][16]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N8
cycloneive_io_ibuf \slave_rdata[1][17]~input (
	.i(slave_rdata_1_17),
	.ibar(gnd),
	.o(\slave_rdata[1][17]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][17]~input .bus_hold = "false";
defparam \slave_rdata[1][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneive_lcell_comb \master_rdata~21 (
// Equation(s):
// \master_rdata~21_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][17]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][17]~input_o ))

	.dataa(\slave_rdata[0][17]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][17]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~21 .lut_mask = 16'hF0AA;
defparam \master_rdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N17
dffeas \master_rdata[0][17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][17]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N1
cycloneive_io_ibuf \slave_rdata[1][18]~input (
	.i(slave_rdata_1_18),
	.ibar(gnd),
	.o(\slave_rdata[1][18]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][18]~input .bus_hold = "false";
defparam \slave_rdata[1][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N8
cycloneive_io_ibuf \slave_rdata[0][18]~input (
	.i(slave_rdata_0_18),
	.ibar(gnd),
	.o(\slave_rdata[0][18]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][18]~input .bus_hold = "false";
defparam \slave_rdata[0][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
cycloneive_lcell_comb \master_rdata~22 (
// Equation(s):
// \master_rdata~22_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][18]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][18]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][18]~input_o ),
	.datac(\slave_rdata[0][18]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~22 .lut_mask = 16'hCCF0;
defparam \master_rdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N19
dffeas \master_rdata[0][18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][18]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \slave_rdata[0][19]~input (
	.i(slave_rdata_0_19),
	.ibar(gnd),
	.o(\slave_rdata[0][19]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][19]~input .bus_hold = "false";
defparam \slave_rdata[0][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
cycloneive_lcell_comb \master_rdata~23 (
// Equation(s):
// \master_rdata~23_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][19]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][19]~input_o )))

	.dataa(\slave_rdata[1][19]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][19]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~23 .lut_mask = 16'hAAF0;
defparam \master_rdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N29
dffeas \master_rdata[0][19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][19]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N15
cycloneive_io_ibuf \slave_rdata[1][20]~input (
	.i(slave_rdata_1_20),
	.ibar(gnd),
	.o(\slave_rdata[1][20]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][20]~input .bus_hold = "false";
defparam \slave_rdata[1][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N8
cycloneive_io_ibuf \slave_rdata[0][20]~input (
	.i(slave_rdata_0_20),
	.ibar(gnd),
	.o(\slave_rdata[0][20]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][20]~input .bus_hold = "false";
defparam \slave_rdata[0][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
cycloneive_lcell_comb \master_rdata~24 (
// Equation(s):
// \master_rdata~24_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][20]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][20]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][20]~input_o ),
	.datac(\slave_rdata[0][20]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~24 .lut_mask = 16'hCCF0;
defparam \master_rdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N25
dffeas \master_rdata[0][20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][20]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N8
cycloneive_io_ibuf \slave_rdata[0][21]~input (
	.i(slave_rdata_0_21),
	.ibar(gnd),
	.o(\slave_rdata[0][21]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][21]~input .bus_hold = "false";
defparam \slave_rdata[0][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneive_lcell_comb \master_rdata~25 (
// Equation(s):
// \master_rdata~25_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][21]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][21]~input_o )))

	.dataa(\slave_rdata[1][21]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][21]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~25 .lut_mask = 16'hAAF0;
defparam \master_rdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N19
dffeas \master_rdata[0][21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][21]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
cycloneive_io_ibuf \slave_rdata[0][22]~input (
	.i(slave_rdata_0_22),
	.ibar(gnd),
	.o(\slave_rdata[0][22]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][22]~input .bus_hold = "false";
defparam \slave_rdata[0][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneive_lcell_comb \master_rdata~26 (
// Equation(s):
// \master_rdata~26_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][22]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][22]~input_o )))

	.dataa(\slave_rdata[1][22]~input_o ),
	.datab(\slave_rdata[0][22]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~26 .lut_mask = 16'hAACC;
defparam \master_rdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N21
dffeas \master_rdata[0][22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][22]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y43_N15
cycloneive_io_ibuf \slave_rdata[0][23]~input (
	.i(slave_rdata_0_23),
	.ibar(gnd),
	.o(\slave_rdata[0][23]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][23]~input .bus_hold = "false";
defparam \slave_rdata[0][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N15
cycloneive_io_ibuf \slave_rdata[1][23]~input (
	.i(slave_rdata_1_23),
	.ibar(gnd),
	.o(\slave_rdata[1][23]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][23]~input .bus_hold = "false";
defparam \slave_rdata[1][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
cycloneive_lcell_comb \master_rdata~27 (
// Equation(s):
// \master_rdata~27_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][23]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][23]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][23]~input_o ),
	.datac(\slave_rdata[1][23]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~27 .lut_mask = 16'hF0CC;
defparam \master_rdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N31
dffeas \master_rdata[0][23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][23]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y2_N15
cycloneive_io_ibuf \slave_rdata[0][24]~input (
	.i(slave_rdata_0_24),
	.ibar(gnd),
	.o(\slave_rdata[0][24]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][24]~input .bus_hold = "false";
defparam \slave_rdata[0][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneive_lcell_comb \master_rdata~28 (
// Equation(s):
// \master_rdata~28_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][24]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][24]~input_o )))

	.dataa(\slave_rdata[1][24]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][24]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~28 .lut_mask = 16'hAAF0;
defparam \master_rdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N17
dffeas \master_rdata[0][24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][24]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N15
cycloneive_io_ibuf \slave_rdata[1][25]~input (
	.i(slave_rdata_1_25),
	.ibar(gnd),
	.o(\slave_rdata[1][25]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][25]~input .bus_hold = "false";
defparam \slave_rdata[1][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N22
cycloneive_io_ibuf \slave_rdata[0][25]~input (
	.i(slave_rdata_0_25),
	.ibar(gnd),
	.o(\slave_rdata[0][25]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][25]~input .bus_hold = "false";
defparam \slave_rdata[0][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneive_lcell_comb \master_rdata~29 (
// Equation(s):
// \master_rdata~29_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][25]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][25]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][25]~input_o ),
	.datac(\slave_rdata[0][25]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~29 .lut_mask = 16'hCCF0;
defparam \master_rdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N3
dffeas \master_rdata[0][25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][25]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \slave_rdata[0][26]~input (
	.i(slave_rdata_0_26),
	.ibar(gnd),
	.o(\slave_rdata[0][26]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][26]~input .bus_hold = "false";
defparam \slave_rdata[0][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N15
cycloneive_io_ibuf \slave_rdata[1][26]~input (
	.i(slave_rdata_1_26),
	.ibar(gnd),
	.o(\slave_rdata[1][26]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][26]~input .bus_hold = "false";
defparam \slave_rdata[1][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneive_lcell_comb \master_rdata~30 (
// Equation(s):
// \master_rdata~30_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][26]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][26]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][26]~input_o ),
	.datac(\slave_rdata[1][26]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~30 .lut_mask = 16'hF0CC;
defparam \master_rdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N5
dffeas \master_rdata[0][26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][26]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y41_N8
cycloneive_io_ibuf \slave_rdata[0][27]~input (
	.i(slave_rdata_0_27),
	.ibar(gnd),
	.o(\slave_rdata[0][27]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][27]~input .bus_hold = "false";
defparam \slave_rdata[0][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneive_lcell_comb \master_rdata~31 (
// Equation(s):
// \master_rdata~31_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][27]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][27]~input_o )))

	.dataa(\slave_rdata[1][27]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][27]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~31 .lut_mask = 16'hAAF0;
defparam \master_rdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N23
dffeas \master_rdata[0][27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][27]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N22
cycloneive_io_ibuf \slave_rdata[0][28]~input (
	.i(slave_rdata_0_28),
	.ibar(gnd),
	.o(\slave_rdata[0][28]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][28]~input .bus_hold = "false";
defparam \slave_rdata[0][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N18
cycloneive_lcell_comb \master_rdata~32 (
// Equation(s):
// \master_rdata~32_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][28]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][28]~input_o )))

	.dataa(\slave_rdata[1][28]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][28]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~32_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~32 .lut_mask = 16'hAAF0;
defparam \master_rdata~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N19
dffeas \master_rdata[0][28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][28]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N22
cycloneive_io_ibuf \slave_rdata[0][29]~input (
	.i(slave_rdata_0_29),
	.ibar(gnd),
	.o(\slave_rdata[0][29]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][29]~input .bus_hold = "false";
defparam \slave_rdata[0][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N2
cycloneive_lcell_comb \master_rdata~33 (
// Equation(s):
// \master_rdata~33_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][29]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][29]~input_o )))

	.dataa(\slave_rdata[1][29]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][29]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~33_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~33 .lut_mask = 16'hAAF0;
defparam \master_rdata~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N3
dffeas \master_rdata[0][29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][29]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y16_N15
cycloneive_io_ibuf \slave_rdata[0][30]~input (
	.i(slave_rdata_0_30),
	.ibar(gnd),
	.o(\slave_rdata[0][30]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][30]~input .bus_hold = "false";
defparam \slave_rdata[0][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N1
cycloneive_io_ibuf \slave_rdata[1][30]~input (
	.i(slave_rdata_1_30),
	.ibar(gnd),
	.o(\slave_rdata[1][30]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][30]~input .bus_hold = "false";
defparam \slave_rdata[1][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N6
cycloneive_lcell_comb \master_rdata~34 (
// Equation(s):
// \master_rdata~34_combout  = (\master_rdata~2_combout  & ((\slave_rdata[1][30]~input_o ))) # (!\master_rdata~2_combout  & (\slave_rdata[0][30]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][30]~input_o ),
	.datac(\slave_rdata[1][30]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~34_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~34 .lut_mask = 16'hF0CC;
defparam \master_rdata~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N7
dffeas \master_rdata[0][30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][30]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N22
cycloneive_io_ibuf \slave_rdata[1][31]~input (
	.i(slave_rdata_1_31),
	.ibar(gnd),
	.o(\slave_rdata[1][31]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][31]~input .bus_hold = "false";
defparam \slave_rdata[1][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N29
cycloneive_io_ibuf \slave_rdata[0][31]~input (
	.i(slave_rdata_0_31),
	.ibar(gnd),
	.o(\slave_rdata[0][31]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][31]~input .bus_hold = "false";
defparam \slave_rdata[0][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
cycloneive_lcell_comb \master_rdata~35 (
// Equation(s):
// \master_rdata~35_combout  = (\master_rdata~2_combout  & (\slave_rdata[1][31]~input_o )) # (!\master_rdata~2_combout  & ((\slave_rdata[0][31]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][31]~input_o ),
	.datac(\slave_rdata[0][31]~input_o ),
	.datad(\master_rdata~2_combout ),
	.cin(gnd),
	.combout(\master_rdata~35_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~35 .lut_mask = 16'hCCF0;
defparam \master_rdata~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N23
dffeas \master_rdata[0][31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][22]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][31]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N20
cycloneive_lcell_comb \master_rdata~36 (
// Equation(s):
// \master_rdata~36_combout  = (rr[0] & ((\Equal9~0_combout  & ((\master_addr[0][31]~input_o ))) # (!\Equal9~0_combout  & (\master_addr[1][31]~input_o )))) # (!rr[0] & (\master_addr[1][31]~input_o ))

	.dataa(\master_addr[1][31]~input_o ),
	.datab(\master_addr[0][31]~input_o ),
	.datac(rr[0]),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\master_rdata~36_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~36 .lut_mask = 16'hCAAA;
defparam \master_rdata~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N12
cycloneive_lcell_comb \master_rdata~37 (
// Equation(s):
// \master_rdata~37_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][0]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][0]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][0]~input_o ),
	.datac(\slave_rdata[0][0]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~37_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~37 .lut_mask = 16'hCCF0;
defparam \master_rdata~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N28
cycloneive_lcell_comb \master_rdata[1][15]~38 (
// Equation(s):
// \master_rdata[1][15]~38_combout  = (!\master_rdata[1][15]~70_combout  & (((!\Mux160~0_combout  & \Mux158~0_combout )) # (!rr[0])))

	.dataa(\master_rdata[1][15]~70_combout ),
	.datab(rr[0]),
	.datac(\Mux160~0_combout ),
	.datad(\Mux158~0_combout ),
	.cin(gnd),
	.combout(\master_rdata[1][15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[1][15]~38 .lut_mask = 16'h1511;
defparam \master_rdata[1][15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N13
dffeas \master_rdata[1][0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][0]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N14
cycloneive_lcell_comb \master_rdata~39 (
// Equation(s):
// \master_rdata~39_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][1]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][1]~input_o )))

	.dataa(\slave_rdata[1][1]~input_o ),
	.datab(\slave_rdata[0][1]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~39_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~39 .lut_mask = 16'hAACC;
defparam \master_rdata~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N15
dffeas \master_rdata[1][1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][1]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N8
cycloneive_lcell_comb \master_rdata~40 (
// Equation(s):
// \master_rdata~40_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][2]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][2]~input_o ))

	.dataa(\slave_rdata[0][2]~input_o ),
	.datab(\slave_rdata[1][2]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~40_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~40 .lut_mask = 16'hCCAA;
defparam \master_rdata~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N9
dffeas \master_rdata[1][2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][2]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N10
cycloneive_lcell_comb \master_rdata~41 (
// Equation(s):
// \master_rdata~41_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][3]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][3]~input_o ))

	.dataa(\slave_rdata[0][3]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][3]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~41_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~41 .lut_mask = 16'hF0AA;
defparam \master_rdata~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N11
dffeas \master_rdata[1][3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][3]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N4
cycloneive_lcell_comb \master_rdata~42 (
// Equation(s):
// \master_rdata~42_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][4]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][4]~input_o ))

	.dataa(\slave_rdata[0][4]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][4]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~42_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~42 .lut_mask = 16'hF0AA;
defparam \master_rdata~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N5
dffeas \master_rdata[1][4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][4]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N22
cycloneive_io_ibuf \slave_rdata[0][5]~input (
	.i(slave_rdata_0_5),
	.ibar(gnd),
	.o(\slave_rdata[0][5]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][5]~input .bus_hold = "false";
defparam \slave_rdata[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N30
cycloneive_lcell_comb \master_rdata~43 (
// Equation(s):
// \master_rdata~43_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][5]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][5]~input_o )))

	.dataa(\slave_rdata[1][5]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][5]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~43_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~43 .lut_mask = 16'hAAF0;
defparam \master_rdata~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N31
dffeas \master_rdata[1][5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][5]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneive_lcell_comb \master_rdata~44 (
// Equation(s):
// \master_rdata~44_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][6]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][6]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][6]~input_o ),
	.datac(\slave_rdata[0][6]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~44_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~44 .lut_mask = 16'hCCF0;
defparam \master_rdata~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N1
dffeas \master_rdata[1][6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][6]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneive_lcell_comb \master_rdata~45 (
// Equation(s):
// \master_rdata~45_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][7]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][7]~input_o )))

	.dataa(\slave_rdata[1][7]~input_o ),
	.datab(\slave_rdata[0][7]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~45_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~45 .lut_mask = 16'hAACC;
defparam \master_rdata~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N27
dffeas \master_rdata[1][7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][7]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneive_lcell_comb \master_rdata~46 (
// Equation(s):
// \master_rdata~46_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][8]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][8]~input_o )))

	.dataa(\slave_rdata[1][8]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][8]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~46_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~46 .lut_mask = 16'hAAF0;
defparam \master_rdata~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N21
dffeas \master_rdata[1][8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][8]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneive_lcell_comb \master_rdata~47 (
// Equation(s):
// \master_rdata~47_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][9]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][9]~input_o )))

	.dataa(\slave_rdata[1][9]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][9]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~47_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~47 .lut_mask = 16'hAAF0;
defparam \master_rdata~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N15
dffeas \master_rdata[1][9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][9]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneive_lcell_comb \master_rdata~48 (
// Equation(s):
// \master_rdata~48_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][10]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][10]~input_o )))

	.dataa(\slave_rdata[1][10]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][10]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~48_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~48 .lut_mask = 16'hAAF0;
defparam \master_rdata~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N17
dffeas \master_rdata[1][10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][10]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneive_lcell_comb \master_rdata~49 (
// Equation(s):
// \master_rdata~49_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][11]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][11]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][11]~input_o ),
	.datac(\slave_rdata[0][11]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~49_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~49 .lut_mask = 16'hCCF0;
defparam \master_rdata~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N19
dffeas \master_rdata[1][11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][11]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneive_lcell_comb \master_rdata~50 (
// Equation(s):
// \master_rdata~50_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][12]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][12]~input_o )))

	.dataa(\slave_rdata[1][12]~input_o ),
	.datab(\slave_rdata[0][12]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~50_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~50 .lut_mask = 16'hAACC;
defparam \master_rdata~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N29
dffeas \master_rdata[1][12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][12]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
cycloneive_lcell_comb \master_rdata~51 (
// Equation(s):
// \master_rdata~51_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][13]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][13]~input_o ))

	.dataa(\slave_rdata[0][13]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][13]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~51_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~51 .lut_mask = 16'hF0AA;
defparam \master_rdata~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N25
dffeas \master_rdata[1][13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][13]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneive_lcell_comb \master_rdata~52 (
// Equation(s):
// \master_rdata~52_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][14]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][14]~input_o ))

	.dataa(\slave_rdata[0][14]~input_o ),
	.datab(\slave_rdata[1][14]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~52_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~52 .lut_mask = 16'hCCAA;
defparam \master_rdata~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N11
dffeas \master_rdata[1][14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][14]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
cycloneive_lcell_comb \master_rdata~53 (
// Equation(s):
// \master_rdata~53_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][15]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][15]~input_o ))

	.dataa(\slave_rdata[0][15]~input_o ),
	.datab(\slave_rdata[1][15]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~53_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~53 .lut_mask = 16'hCCAA;
defparam \master_rdata~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N13
dffeas \master_rdata[1][15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][15]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N29
cycloneive_io_ibuf \slave_rdata[1][16]~input (
	.i(slave_rdata_1_16),
	.ibar(gnd),
	.o(\slave_rdata[1][16]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][16]~input .bus_hold = "false";
defparam \slave_rdata[1][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneive_lcell_comb \master_rdata~54 (
// Equation(s):
// \master_rdata~54_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][16]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][16]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][16]~input_o ),
	.datac(\slave_rdata[1][16]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~54_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~54 .lut_mask = 16'hF0CC;
defparam \master_rdata~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N31
dffeas \master_rdata[1][16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][16]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
cycloneive_lcell_comb \master_rdata~55 (
// Equation(s):
// \master_rdata~55_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][17]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][17]~input_o ))

	.dataa(\slave_rdata[0][17]~input_o ),
	.datab(\slave_rdata[1][17]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~55_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~55 .lut_mask = 16'hCCAA;
defparam \master_rdata~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N1
dffeas \master_rdata[1][17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][17]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
cycloneive_lcell_comb \master_rdata~56 (
// Equation(s):
// \master_rdata~56_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][18]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][18]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][18]~input_o ),
	.datac(\slave_rdata[0][18]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~56_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~56 .lut_mask = 16'hCCF0;
defparam \master_rdata~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N3
dffeas \master_rdata[1][18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][18]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
cycloneive_lcell_comb \master_rdata~57 (
// Equation(s):
// \master_rdata~57_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][19]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][19]~input_o )))

	.dataa(\slave_rdata[1][19]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][19]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~57_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~57 .lut_mask = 16'hAAF0;
defparam \master_rdata~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N21
dffeas \master_rdata[1][19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][19]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneive_lcell_comb \master_rdata~58 (
// Equation(s):
// \master_rdata~58_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][20]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][20]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][20]~input_o ),
	.datac(\slave_rdata[0][20]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~58_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~58 .lut_mask = 16'hCCF0;
defparam \master_rdata~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N1
dffeas \master_rdata[1][20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][20]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneive_lcell_comb \master_rdata~59 (
// Equation(s):
// \master_rdata~59_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][21]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][21]~input_o )))

	.dataa(\slave_rdata[1][21]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][21]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~59_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~59 .lut_mask = 16'hAAF0;
defparam \master_rdata~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N27
dffeas \master_rdata[1][21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][21]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneive_lcell_comb \master_rdata~60 (
// Equation(s):
// \master_rdata~60_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][22]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][22]~input_o )))

	.dataa(\slave_rdata[1][22]~input_o ),
	.datab(\slave_rdata[0][22]~input_o ),
	.datac(gnd),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~60_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~60 .lut_mask = 16'hAACC;
defparam \master_rdata~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N13
dffeas \master_rdata[1][22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][22]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneive_lcell_comb \master_rdata~61 (
// Equation(s):
// \master_rdata~61_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][23]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][23]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][23]~input_o ),
	.datac(\slave_rdata[1][23]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~61_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~61 .lut_mask = 16'hF0CC;
defparam \master_rdata~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N7
dffeas \master_rdata[1][23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][23]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneive_lcell_comb \master_rdata~62 (
// Equation(s):
// \master_rdata~62_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][24]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][24]~input_o )))

	.dataa(\slave_rdata[1][24]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][24]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~62_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~62 .lut_mask = 16'hAAF0;
defparam \master_rdata~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N9
dffeas \master_rdata[1][24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][24]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneive_lcell_comb \master_rdata~63 (
// Equation(s):
// \master_rdata~63_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][25]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][25]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][25]~input_o ),
	.datac(\slave_rdata[0][25]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~63_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~63 .lut_mask = 16'hCCF0;
defparam \master_rdata~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N11
dffeas \master_rdata[1][25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][25]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneive_lcell_comb \master_rdata~64 (
// Equation(s):
// \master_rdata~64_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][26]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][26]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][26]~input_o ),
	.datac(\slave_rdata[1][26]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~64_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~64 .lut_mask = 16'hF0CC;
defparam \master_rdata~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N29
dffeas \master_rdata[1][26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][26]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneive_lcell_comb \master_rdata~65 (
// Equation(s):
// \master_rdata~65_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][27]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][27]~input_o )))

	.dataa(\slave_rdata[1][27]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][27]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~65_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~65 .lut_mask = 16'hAAF0;
defparam \master_rdata~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N15
dffeas \master_rdata[1][27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][27]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
cycloneive_lcell_comb \master_rdata~66 (
// Equation(s):
// \master_rdata~66_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][28]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][28]~input_o )))

	.dataa(\slave_rdata[1][28]~input_o ),
	.datab(\slave_rdata[0][28]~input_o ),
	.datac(\master_rdata~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master_rdata~66_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~66 .lut_mask = 16'hACAC;
defparam \master_rdata~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N5
dffeas \master_rdata[1][28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][28]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N0
cycloneive_lcell_comb \master_rdata~67 (
// Equation(s):
// \master_rdata~67_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][29]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][29]~input_o )))

	.dataa(\slave_rdata[1][29]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][29]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~67_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~67 .lut_mask = 16'hAAF0;
defparam \master_rdata~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N1
dffeas \master_rdata[1][29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][29]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N22
cycloneive_lcell_comb \master_rdata~68 (
// Equation(s):
// \master_rdata~68_combout  = (\master_rdata~36_combout  & ((\slave_rdata[1][30]~input_o ))) # (!\master_rdata~36_combout  & (\slave_rdata[0][30]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][30]~input_o ),
	.datac(\slave_rdata[1][30]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~68_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~68 .lut_mask = 16'hF0CC;
defparam \master_rdata~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N23
dffeas \master_rdata[1][30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][30]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneive_lcell_comb \master_rdata~69 (
// Equation(s):
// \master_rdata~69_combout  = (\master_rdata~36_combout  & (\slave_rdata[1][31]~input_o )) # (!\master_rdata~36_combout  & ((\slave_rdata[0][31]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][31]~input_o ),
	.datac(\slave_rdata[0][31]~input_o ),
	.datad(\master_rdata~36_combout ),
	.cin(gnd),
	.combout(\master_rdata~69_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata~69 .lut_mask = 16'hCCF0;
defparam \master_rdata~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N15
dffeas \master_rdata[1][31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\master_rdata~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][15]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][31]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \master_addr[1][0]~input (
	.i(master_addr_1_0),
	.ibar(gnd),
	.o(\master_addr[1][0]~input_o ));
// synopsys translate_off
defparam \master_addr[1][0]~input .bus_hold = "false";
defparam \master_addr[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N30
cycloneive_lcell_comb \slave_addr[0][4]~1 (
// Equation(s):
// \slave_addr[0][4]~1_combout  = (!\Mux128~0_combout  & (!\Selector1~4_combout  & ((\Mux0~0_combout ) # (!\Selector1~2_combout ))))

	.dataa(\Selector1~2_combout ),
	.datab(\Mux0~0_combout ),
	.datac(\Mux128~0_combout ),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\slave_addr[0][4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][4]~1 .lut_mask = 16'h000D;
defparam \slave_addr[0][4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
cycloneive_lcell_comb \slave_addr[0][4]~2 (
// Equation(s):
// \slave_addr[0][4]~2_combout  = (!\Mux159~0_combout  & (\always0~7_combout  & (!\Mux160~0_combout  & \Equal5~0_combout )))

	.dataa(\Mux159~0_combout ),
	.datab(\always0~7_combout ),
	.datac(\Mux160~0_combout ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\slave_addr[0][4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][4]~2 .lut_mask = 16'h0400;
defparam \slave_addr[0][4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
cycloneive_lcell_comb \Selector263~0 (
// Equation(s):
// \Selector263~0_combout  = rr[0] $ ((((!\Equal6~0_combout  & !\slave_addr[0][4]~2_combout )) # (!\slave_addr[0][4]~1_combout )))

	.dataa(rr[0]),
	.datab(\slave_addr[0][4]~1_combout ),
	.datac(\Equal6~0_combout ),
	.datad(\slave_addr[0][4]~2_combout ),
	.cin(gnd),
	.combout(\Selector263~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector263~0 .lut_mask = 16'h9995;
defparam \Selector263~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
cycloneive_lcell_comb \Selector263~1 (
// Equation(s):
// \Selector263~1_combout  = (\Selector263~0_combout  & ((\master_addr[1][0]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][0]~input_o ))

	.dataa(\master_addr[0][0]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][0]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector263~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector263~1 .lut_mask = 16'hF0AA;
defparam \Selector263~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N0
cycloneive_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (!\Mux31~0_combout  & (\Equal0~1_combout  & ((\Mux32~0_combout ) # (\always0~4_combout ))))

	.dataa(\Mux32~0_combout ),
	.datab(\always0~4_combout ),
	.datac(\Mux31~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'h0E00;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
cycloneive_lcell_comb \slave_addr[0][4]~4 (
// Equation(s):
// \slave_addr[0][4]~4_combout  = (!\Mux0~0_combout  & (!busy[0] & \Selector1~2_combout ))

	.dataa(gnd),
	.datab(\Mux0~0_combout ),
	.datac(busy[0]),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\slave_addr[0][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][4]~4 .lut_mask = 16'h0300;
defparam \slave_addr[0][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N6
cycloneive_lcell_comb \slave_addr[0][4]~3 (
// Equation(s):
// \slave_addr[0][4]~3_combout  = (!\Mux159~0_combout  & (\Equal5~0_combout  & ((\always0~7_combout ) # (\Mux160~0_combout ))))

	.dataa(\always0~7_combout ),
	.datab(\Mux159~0_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\Mux160~0_combout ),
	.cin(gnd),
	.combout(\slave_addr[0][4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][4]~3 .lut_mask = 16'h3020;
defparam \slave_addr[0][4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N24
cycloneive_lcell_comb \slave_addr[0][4]~5 (
// Equation(s):
// \slave_addr[0][4]~5_combout  = (\slave_addr[0][4]~4_combout ) # ((\slave_addr[0][4]~1_combout  & \slave_addr[0][4]~3_combout ))

	.dataa(\slave_addr[0][4]~1_combout ),
	.datab(gnd),
	.datac(\slave_addr[0][4]~4_combout ),
	.datad(\slave_addr[0][4]~3_combout ),
	.cin(gnd),
	.combout(\slave_addr[0][4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][4]~5 .lut_mask = 16'hFAF0;
defparam \slave_addr[0][4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N17
dffeas \slave_addr[0][0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector263~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][0]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N29
cycloneive_io_ibuf \master_addr[1][1]~input (
	.i(master_addr_1_1),
	.ibar(gnd),
	.o(\master_addr[1][1]~input_o ));
// synopsys translate_off
defparam \master_addr[1][1]~input .bus_hold = "false";
defparam \master_addr[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N1
cycloneive_io_ibuf \master_addr[0][1]~input (
	.i(master_addr_0_1),
	.ibar(gnd),
	.o(\master_addr[0][1]~input_o ));
// synopsys translate_off
defparam \master_addr[0][1]~input .bus_hold = "false";
defparam \master_addr[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
cycloneive_lcell_comb \Selector262~0 (
// Equation(s):
// \Selector262~0_combout  = (\Selector263~0_combout  & (\master_addr[1][1]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][1]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][1]~input_o ),
	.datac(\master_addr[0][1]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector262~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector262~0 .lut_mask = 16'hCCF0;
defparam \Selector262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N3
dffeas \slave_addr[0][1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector262~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][1]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneive_io_ibuf \master_addr[1][2]~input (
	.i(master_addr_1_2),
	.ibar(gnd),
	.o(\master_addr[1][2]~input_o ));
// synopsys translate_off
defparam \master_addr[1][2]~input .bus_hold = "false";
defparam \master_addr[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \master_addr[0][2]~input (
	.i(master_addr_0_2),
	.ibar(gnd),
	.o(\master_addr[0][2]~input_o ));
// synopsys translate_off
defparam \master_addr[0][2]~input .bus_hold = "false";
defparam \master_addr[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
cycloneive_lcell_comb \Selector261~0 (
// Equation(s):
// \Selector261~0_combout  = (\Selector263~0_combout  & (\master_addr[1][2]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][2]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][2]~input_o ),
	.datac(\master_addr[0][2]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector261~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector261~0 .lut_mask = 16'hCCF0;
defparam \Selector261~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N5
dffeas \slave_addr[0][2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector261~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][2]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \master_addr[0][3]~input (
	.i(master_addr_0_3),
	.ibar(gnd),
	.o(\master_addr[0][3]~input_o ));
// synopsys translate_off
defparam \master_addr[0][3]~input .bus_hold = "false";
defparam \master_addr[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneive_lcell_comb \Selector260~0 (
// Equation(s):
// \Selector260~0_combout  = (\Selector263~0_combout  & (\master_addr[1][3]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][3]~input_o )))

	.dataa(\master_addr[1][3]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][3]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector260~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector260~0 .lut_mask = 16'hAAF0;
defparam \Selector260~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N15
dffeas \slave_addr[0][3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector260~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][3]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N29
cycloneive_io_ibuf \master_addr[1][4]~input (
	.i(master_addr_1_4),
	.ibar(gnd),
	.o(\master_addr[1][4]~input_o ));
// synopsys translate_off
defparam \master_addr[1][4]~input .bus_hold = "false";
defparam \master_addr[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
cycloneive_lcell_comb \Selector259~0 (
// Equation(s):
// \Selector259~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][4]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][4]~input_o ))

	.dataa(\master_addr[0][4]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][4]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector259~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector259~0 .lut_mask = 16'hF0AA;
defparam \Selector259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N1
dffeas \slave_addr[0][4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector259~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][4]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N15
cycloneive_io_ibuf \master_addr[1][5]~input (
	.i(master_addr_1_5),
	.ibar(gnd),
	.o(\master_addr[1][5]~input_o ));
// synopsys translate_off
defparam \master_addr[1][5]~input .bus_hold = "false";
defparam \master_addr[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N1
cycloneive_io_ibuf \master_addr[0][5]~input (
	.i(master_addr_0_5),
	.ibar(gnd),
	.o(\master_addr[0][5]~input_o ));
// synopsys translate_off
defparam \master_addr[0][5]~input .bus_hold = "false";
defparam \master_addr[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
cycloneive_lcell_comb \Selector258~0 (
// Equation(s):
// \Selector258~0_combout  = (\Selector263~0_combout  & (\master_addr[1][5]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][5]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][5]~input_o ),
	.datac(\master_addr[0][5]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector258~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector258~0 .lut_mask = 16'hCCF0;
defparam \Selector258~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N11
dffeas \slave_addr[0][5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector258~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][5]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \master_addr[1][6]~input (
	.i(master_addr_1_6),
	.ibar(gnd),
	.o(\master_addr[1][6]~input_o ));
// synopsys translate_off
defparam \master_addr[1][6]~input .bus_hold = "false";
defparam \master_addr[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneive_lcell_comb \Selector257~0 (
// Equation(s):
// \Selector257~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][6]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][6]~input_o ))

	.dataa(\master_addr[0][6]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][6]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector257~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector257~0 .lut_mask = 16'hF0AA;
defparam \Selector257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N25
dffeas \slave_addr[0][6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector257~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][6]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \master_addr[0][7]~input (
	.i(master_addr_0_7),
	.ibar(gnd),
	.o(\master_addr[0][7]~input_o ));
// synopsys translate_off
defparam \master_addr[0][7]~input .bus_hold = "false";
defparam \master_addr[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N2
cycloneive_lcell_comb \Selector256~0 (
// Equation(s):
// \Selector256~0_combout  = (\Selector263~0_combout  & (\master_addr[1][7]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][7]~input_o )))

	.dataa(\master_addr[1][7]~input_o ),
	.datab(\master_addr[0][7]~input_o ),
	.datac(gnd),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector256~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector256~0 .lut_mask = 16'hAACC;
defparam \Selector256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N3
dffeas \slave_addr[0][7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector256~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][7]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \master_addr[1][8]~input (
	.i(master_addr_1_8),
	.ibar(gnd),
	.o(\master_addr[1][8]~input_o ));
// synopsys translate_off
defparam \master_addr[1][8]~input .bus_hold = "false";
defparam \master_addr[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneive_lcell_comb \Selector255~0 (
// Equation(s):
// \Selector255~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][8]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][8]~input_o ))

	.dataa(\master_addr[0][8]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][8]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector255~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector255~0 .lut_mask = 16'hF0AA;
defparam \Selector255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N5
dffeas \slave_addr[0][8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector255~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][8]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N29
cycloneive_io_ibuf \master_addr[0][9]~input (
	.i(master_addr_0_9),
	.ibar(gnd),
	.o(\master_addr[0][9]~input_o ));
// synopsys translate_off
defparam \master_addr[0][9]~input .bus_hold = "false";
defparam \master_addr[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneive_lcell_comb \Selector254~0 (
// Equation(s):
// \Selector254~0_combout  = (\Selector263~0_combout  & (\master_addr[1][9]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][9]~input_o )))

	.dataa(\master_addr[1][9]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][9]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector254~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector254~0 .lut_mask = 16'hAAF0;
defparam \Selector254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N7
dffeas \slave_addr[0][9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector254~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][9]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N1
cycloneive_io_ibuf \master_addr[1][10]~input (
	.i(master_addr_1_10),
	.ibar(gnd),
	.o(\master_addr[1][10]~input_o ));
// synopsys translate_off
defparam \master_addr[1][10]~input .bus_hold = "false";
defparam \master_addr[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N22
cycloneive_io_ibuf \master_addr[0][10]~input (
	.i(master_addr_0_10),
	.ibar(gnd),
	.o(\master_addr[0][10]~input_o ));
// synopsys translate_off
defparam \master_addr[0][10]~input .bus_hold = "false";
defparam \master_addr[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneive_lcell_comb \Selector253~0 (
// Equation(s):
// \Selector253~0_combout  = (\Selector263~0_combout  & (\master_addr[1][10]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][10]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][10]~input_o ),
	.datac(\master_addr[0][10]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector253~0 .lut_mask = 16'hCCF0;
defparam \Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \slave_addr[0][10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector253~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][10]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \master_addr[1][11]~input (
	.i(master_addr_1_11),
	.ibar(gnd),
	.o(\master_addr[1][11]~input_o ));
// synopsys translate_off
defparam \master_addr[1][11]~input .bus_hold = "false";
defparam \master_addr[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneive_lcell_comb \Selector252~0 (
// Equation(s):
// \Selector252~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][11]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][11]~input_o ))

	.dataa(\master_addr[0][11]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][11]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector252~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector252~0 .lut_mask = 16'hF0AA;
defparam \Selector252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N19
dffeas \slave_addr[0][11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector252~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][11]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneive_io_ibuf \master_addr[0][12]~input (
	.i(master_addr_0_12),
	.ibar(gnd),
	.o(\master_addr[0][12]~input_o ));
// synopsys translate_off
defparam \master_addr[0][12]~input .bus_hold = "false";
defparam \master_addr[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N20
cycloneive_lcell_comb \Selector251~0 (
// Equation(s):
// \Selector251~0_combout  = (\Selector263~0_combout  & (\master_addr[1][12]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][12]~input_o )))

	.dataa(\master_addr[1][12]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][12]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector251~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector251~0 .lut_mask = 16'hAAF0;
defparam \Selector251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N21
dffeas \slave_addr[0][12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector251~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][12]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N29
cycloneive_io_ibuf \master_addr[0][13]~input (
	.i(master_addr_0_13),
	.ibar(gnd),
	.o(\master_addr[0][13]~input_o ));
// synopsys translate_off
defparam \master_addr[0][13]~input .bus_hold = "false";
defparam \master_addr[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \Selector250~0 (
// Equation(s):
// \Selector250~0_combout  = (\Selector263~0_combout  & (\master_addr[1][13]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][13]~input_o )))

	.dataa(\master_addr[1][13]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][13]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector250~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector250~0 .lut_mask = 16'hAAF0;
defparam \Selector250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \slave_addr[0][13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector250~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][13]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N22
cycloneive_io_ibuf \master_addr[0][14]~input (
	.i(master_addr_0_14),
	.ibar(gnd),
	.o(\master_addr[0][14]~input_o ));
// synopsys translate_off
defparam \master_addr[0][14]~input .bus_hold = "false";
defparam \master_addr[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \Selector249~0 (
// Equation(s):
// \Selector249~0_combout  = (\Selector263~0_combout  & (\master_addr[1][14]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][14]~input_o )))

	.dataa(\master_addr[1][14]~input_o ),
	.datab(\master_addr[0][14]~input_o ),
	.datac(gnd),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector249~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector249~0 .lut_mask = 16'hAACC;
defparam \Selector249~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \slave_addr[0][14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector249~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][14]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \master_addr[1][15]~input (
	.i(master_addr_1_15),
	.ibar(gnd),
	.o(\master_addr[1][15]~input_o ));
// synopsys translate_off
defparam \master_addr[1][15]~input .bus_hold = "false";
defparam \master_addr[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
cycloneive_io_ibuf \master_addr[0][15]~input (
	.i(master_addr_0_15),
	.ibar(gnd),
	.o(\master_addr[0][15]~input_o ));
// synopsys translate_off
defparam \master_addr[0][15]~input .bus_hold = "false";
defparam \master_addr[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \Selector248~0 (
// Equation(s):
// \Selector248~0_combout  = (\Selector263~0_combout  & (\master_addr[1][15]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][15]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][15]~input_o ),
	.datac(\master_addr[0][15]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector248~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector248~0 .lut_mask = 16'hCCF0;
defparam \Selector248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \slave_addr[0][15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector248~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][15]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N8
cycloneive_io_ibuf \master_addr[0][16]~input (
	.i(master_addr_0_16),
	.ibar(gnd),
	.o(\master_addr[0][16]~input_o ));
// synopsys translate_off
defparam \master_addr[0][16]~input .bus_hold = "false";
defparam \master_addr[0][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N15
cycloneive_io_ibuf \master_addr[1][16]~input (
	.i(master_addr_1_16),
	.ibar(gnd),
	.o(\master_addr[1][16]~input_o ));
// synopsys translate_off
defparam \master_addr[1][16]~input .bus_hold = "false";
defparam \master_addr[1][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \Selector247~0 (
// Equation(s):
// \Selector247~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][16]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][16]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][16]~input_o ),
	.datac(\master_addr[1][16]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector247~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector247~0 .lut_mask = 16'hF0CC;
defparam \Selector247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \slave_addr[0][16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector247~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][16]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N8
cycloneive_io_ibuf \master_addr[0][17]~input (
	.i(master_addr_0_17),
	.ibar(gnd),
	.o(\master_addr[0][17]~input_o ));
// synopsys translate_off
defparam \master_addr[0][17]~input .bus_hold = "false";
defparam \master_addr[0][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \Selector246~0 (
// Equation(s):
// \Selector246~0_combout  = (\Selector263~0_combout  & (\master_addr[1][17]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][17]~input_o )))

	.dataa(\master_addr[1][17]~input_o ),
	.datab(\master_addr[0][17]~input_o ),
	.datac(gnd),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector246~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector246~0 .lut_mask = 16'hAACC;
defparam \Selector246~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \slave_addr[0][17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector246~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][17]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N1
cycloneive_io_ibuf \master_addr[0][18]~input (
	.i(master_addr_0_18),
	.ibar(gnd),
	.o(\master_addr[0][18]~input_o ));
// synopsys translate_off
defparam \master_addr[0][18]~input .bus_hold = "false";
defparam \master_addr[0][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N15
cycloneive_io_ibuf \master_addr[1][18]~input (
	.i(master_addr_1_18),
	.ibar(gnd),
	.o(\master_addr[1][18]~input_o ));
// synopsys translate_off
defparam \master_addr[1][18]~input .bus_hold = "false";
defparam \master_addr[1][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \Selector245~0 (
// Equation(s):
// \Selector245~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][18]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][18]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][18]~input_o ),
	.datac(\master_addr[1][18]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector245~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector245~0 .lut_mask = 16'hF0CC;
defparam \Selector245~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \slave_addr[0][18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector245~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][18]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N1
cycloneive_io_ibuf \master_addr[0][19]~input (
	.i(master_addr_0_19),
	.ibar(gnd),
	.o(\master_addr[0][19]~input_o ));
// synopsys translate_off
defparam \master_addr[0][19]~input .bus_hold = "false";
defparam \master_addr[0][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \master_addr[1][19]~input (
	.i(master_addr_1_19),
	.ibar(gnd),
	.o(\master_addr[1][19]~input_o ));
// synopsys translate_off
defparam \master_addr[1][19]~input .bus_hold = "false";
defparam \master_addr[1][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \Selector244~0 (
// Equation(s):
// \Selector244~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][19]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][19]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][19]~input_o ),
	.datac(\master_addr[1][19]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector244~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector244~0 .lut_mask = 16'hF0CC;
defparam \Selector244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \slave_addr[0][19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector244~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][19]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
cycloneive_io_ibuf \master_addr[1][20]~input (
	.i(master_addr_1_20),
	.ibar(gnd),
	.o(\master_addr[1][20]~input_o ));
// synopsys translate_off
defparam \master_addr[1][20]~input .bus_hold = "false";
defparam \master_addr[1][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \Selector243~0 (
// Equation(s):
// \Selector243~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][20]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][20]~input_o ))

	.dataa(\master_addr[0][20]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][20]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector243~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector243~0 .lut_mask = 16'hF0AA;
defparam \Selector243~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \slave_addr[0][20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector243~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][20]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N1
cycloneive_io_ibuf \master_addr[0][21]~input (
	.i(master_addr_0_21),
	.ibar(gnd),
	.o(\master_addr[0][21]~input_o ));
// synopsys translate_off
defparam \master_addr[0][21]~input .bus_hold = "false";
defparam \master_addr[0][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
cycloneive_lcell_comb \Selector242~0 (
// Equation(s):
// \Selector242~0_combout  = (\Selector263~0_combout  & (\master_addr[1][21]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][21]~input_o )))

	.dataa(\master_addr[1][21]~input_o ),
	.datab(\master_addr[0][21]~input_o ),
	.datac(\Selector263~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector242~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector242~0 .lut_mask = 16'hACAC;
defparam \Selector242~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N9
dffeas \slave_addr[0][21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector242~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][21]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y26_N1
cycloneive_io_ibuf \master_addr[0][22]~input (
	.i(master_addr_0_22),
	.ibar(gnd),
	.o(\master_addr[0][22]~input_o ));
// synopsys translate_off
defparam \master_addr[0][22]~input .bus_hold = "false";
defparam \master_addr[0][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
cycloneive_lcell_comb \Selector241~0 (
// Equation(s):
// \Selector241~0_combout  = (\Selector263~0_combout  & (\master_addr[1][22]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][22]~input_o )))

	.dataa(\master_addr[1][22]~input_o ),
	.datab(\master_addr[0][22]~input_o ),
	.datac(\Selector263~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector241~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector241~0 .lut_mask = 16'hACAC;
defparam \Selector241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N3
dffeas \slave_addr[0][22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector241~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][22]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N15
cycloneive_io_ibuf \master_addr[1][23]~input (
	.i(master_addr_1_23),
	.ibar(gnd),
	.o(\master_addr[1][23]~input_o ));
// synopsys translate_off
defparam \master_addr[1][23]~input .bus_hold = "false";
defparam \master_addr[1][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N8
cycloneive_io_ibuf \master_addr[0][23]~input (
	.i(master_addr_0_23),
	.ibar(gnd),
	.o(\master_addr[0][23]~input_o ));
// synopsys translate_off
defparam \master_addr[0][23]~input .bus_hold = "false";
defparam \master_addr[0][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneive_lcell_comb \Selector240~0 (
// Equation(s):
// \Selector240~0_combout  = (\Selector263~0_combout  & (\master_addr[1][23]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][23]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][23]~input_o ),
	.datac(\Selector263~0_combout ),
	.datad(\master_addr[0][23]~input_o ),
	.cin(gnd),
	.combout(\Selector240~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector240~0 .lut_mask = 16'hCFC0;
defparam \Selector240~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N13
dffeas \slave_addr[0][23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector240~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][23]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N15
cycloneive_io_ibuf \master_addr[1][24]~input (
	.i(master_addr_1_24),
	.ibar(gnd),
	.o(\master_addr[1][24]~input_o ));
// synopsys translate_off
defparam \master_addr[1][24]~input .bus_hold = "false";
defparam \master_addr[1][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneive_lcell_comb \Selector239~0 (
// Equation(s):
// \Selector239~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][24]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][24]~input_o ))

	.dataa(\master_addr[0][24]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][24]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector239~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector239~0 .lut_mask = 16'hF0AA;
defparam \Selector239~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N23
dffeas \slave_addr[0][24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector239~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][24]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N1
cycloneive_io_ibuf \master_addr[0][25]~input (
	.i(master_addr_0_25),
	.ibar(gnd),
	.o(\master_addr[0][25]~input_o ));
// synopsys translate_off
defparam \master_addr[0][25]~input .bus_hold = "false";
defparam \master_addr[0][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneive_lcell_comb \Selector238~0 (
// Equation(s):
// \Selector238~0_combout  = (\Selector263~0_combout  & (\master_addr[1][25]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][25]~input_o )))

	.dataa(\master_addr[1][25]~input_o ),
	.datab(gnd),
	.datac(\Selector263~0_combout ),
	.datad(\master_addr[0][25]~input_o ),
	.cin(gnd),
	.combout(\Selector238~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector238~0 .lut_mask = 16'hAFA0;
defparam \Selector238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N25
dffeas \slave_addr[0][25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector238~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][25]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N22
cycloneive_io_ibuf \master_addr[1][26]~input (
	.i(master_addr_1_26),
	.ibar(gnd),
	.o(\master_addr[1][26]~input_o ));
// synopsys translate_off
defparam \master_addr[1][26]~input .bus_hold = "false";
defparam \master_addr[1][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneive_lcell_comb \Selector237~0 (
// Equation(s):
// \Selector237~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][26]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][26]~input_o ))

	.dataa(\master_addr[0][26]~input_o ),
	.datab(\master_addr[1][26]~input_o ),
	.datac(\Selector263~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector237~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector237~0 .lut_mask = 16'hCACA;
defparam \Selector237~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N27
dffeas \slave_addr[0][26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector237~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][26]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N8
cycloneive_io_ibuf \master_addr[0][27]~input (
	.i(master_addr_0_27),
	.ibar(gnd),
	.o(\master_addr[0][27]~input_o ));
// synopsys translate_off
defparam \master_addr[0][27]~input .bus_hold = "false";
defparam \master_addr[0][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N22
cycloneive_io_ibuf \master_addr[1][27]~input (
	.i(master_addr_1_27),
	.ibar(gnd),
	.o(\master_addr[1][27]~input_o ));
// synopsys translate_off
defparam \master_addr[1][27]~input .bus_hold = "false";
defparam \master_addr[1][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cycloneive_lcell_comb \Selector236~0 (
// Equation(s):
// \Selector236~0_combout  = (\Selector263~0_combout  & ((\master_addr[1][27]~input_o ))) # (!\Selector263~0_combout  & (\master_addr[0][27]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][27]~input_o ),
	.datac(\Selector263~0_combout ),
	.datad(\master_addr[1][27]~input_o ),
	.cin(gnd),
	.combout(\Selector236~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector236~0 .lut_mask = 16'hFC0C;
defparam \Selector236~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N21
dffeas \slave_addr[0][27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector236~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][27]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N1
cycloneive_io_ibuf \master_addr[1][28]~input (
	.i(master_addr_1_28),
	.ibar(gnd),
	.o(\master_addr[1][28]~input_o ));
// synopsys translate_off
defparam \master_addr[1][28]~input .bus_hold = "false";
defparam \master_addr[1][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y16_N8
cycloneive_io_ibuf \master_addr[0][28]~input (
	.i(master_addr_0_28),
	.ibar(gnd),
	.o(\master_addr[0][28]~input_o ));
// synopsys translate_off
defparam \master_addr[0][28]~input .bus_hold = "false";
defparam \master_addr[0][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneive_lcell_comb \Selector235~0 (
// Equation(s):
// \Selector235~0_combout  = (\Selector263~0_combout  & (\master_addr[1][28]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][28]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][28]~input_o ),
	.datac(\Selector263~0_combout ),
	.datad(\master_addr[0][28]~input_o ),
	.cin(gnd),
	.combout(\Selector235~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector235~0 .lut_mask = 16'hCFC0;
defparam \Selector235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N7
dffeas \slave_addr[0][28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector235~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][28]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N8
cycloneive_io_ibuf \master_addr[0][29]~input (
	.i(master_addr_0_29),
	.ibar(gnd),
	.o(\master_addr[0][29]~input_o ));
// synopsys translate_off
defparam \master_addr[0][29]~input .bus_hold = "false";
defparam \master_addr[0][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
cycloneive_lcell_comb \Selector234~0 (
// Equation(s):
// \Selector234~0_combout  = (\Selector263~0_combout  & (\master_addr[1][29]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][29]~input_o )))

	.dataa(\master_addr[1][29]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][29]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector234~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector234~0 .lut_mask = 16'hAAF0;
defparam \Selector234~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N9
dffeas \slave_addr[0][29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector234~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][29]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N1
cycloneive_io_ibuf \master_addr[1][30]~input (
	.i(master_addr_1_30),
	.ibar(gnd),
	.o(\master_addr[1][30]~input_o ));
// synopsys translate_off
defparam \master_addr[1][30]~input .bus_hold = "false";
defparam \master_addr[1][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N8
cycloneive_io_ibuf \master_addr[0][30]~input (
	.i(master_addr_0_30),
	.ibar(gnd),
	.o(\master_addr[0][30]~input_o ));
// synopsys translate_off
defparam \master_addr[0][30]~input .bus_hold = "false";
defparam \master_addr[0][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N22
cycloneive_lcell_comb \Selector233~0 (
// Equation(s):
// \Selector233~0_combout  = (\Selector263~0_combout  & (\master_addr[1][30]~input_o )) # (!\Selector263~0_combout  & ((\master_addr[0][30]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][30]~input_o ),
	.datac(\master_addr[0][30]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector233~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector233~0 .lut_mask = 16'hCCF0;
defparam \Selector233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N23
dffeas \slave_addr[0][30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector233~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][30]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
cycloneive_lcell_comb \slave_addr~6 (
// Equation(s):
// \slave_addr~6_combout  = (\slave_addr[0][31]~reg0_q  & ((busy[0]) # (\Mux0~0_combout )))

	.dataa(\slave_addr[0][31]~reg0_q ),
	.datab(gnd),
	.datac(busy[0]),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr~6 .lut_mask = 16'hAAA0;
defparam \slave_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N16
cycloneive_lcell_comb \slave_addr[0][31]~0 (
// Equation(s):
// \slave_addr[0][31]~0_combout  = (\Selector1~2_combout  & ((\slave_addr~6_combout ))) # (!\Selector1~2_combout  & (\slave_addr[0][31]~reg0_q ))

	.dataa(\Selector1~2_combout ),
	.datab(gnd),
	.datac(\slave_addr[0][31]~reg0_q ),
	.datad(\slave_addr~6_combout ),
	.cin(gnd),
	.combout(\slave_addr[0][31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][31]~0 .lut_mask = 16'hFA50;
defparam \slave_addr[0][31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
cycloneive_lcell_comb \slave_addr~7 (
// Equation(s):
// \slave_addr~7_combout  = (!\slave_addr[0][4]~1_combout  & \slave_addr[0][31]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave_addr[0][4]~1_combout ),
	.datad(\slave_addr[0][31]~0_combout ),
	.cin(gnd),
	.combout(\slave_addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr~7 .lut_mask = 16'h0F00;
defparam \slave_addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N17
dffeas \slave_addr[0][31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][31]~0_combout ),
	.asdata(\slave_addr~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\slave_addr[0][4]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][31]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
cycloneive_lcell_comb \slave_addr[1][2]~8 (
// Equation(s):
// \slave_addr[1][2]~8_combout  = (\Mux128~0_combout  & (!\Selector0~0_combout  & ((!\Mux0~0_combout ) # (!\Selector1~2_combout ))))

	.dataa(\Selector1~2_combout ),
	.datab(\Mux0~0_combout ),
	.datac(\Mux128~0_combout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\slave_addr[1][2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[1][2]~8 .lut_mask = 16'h0070;
defparam \slave_addr[1][2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneive_lcell_comb \Selector231~0 (
// Equation(s):
// \Selector231~0_combout  = rr[0] $ ((((!\slave_addr[0][4]~2_combout  & !\Equal6~0_combout )) # (!\slave_addr[1][2]~8_combout )))

	.dataa(rr[0]),
	.datab(\slave_addr[0][4]~2_combout ),
	.datac(\slave_addr[1][2]~8_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Selector231~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector231~0 .lut_mask = 16'hA595;
defparam \Selector231~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneive_lcell_comb \Selector231~1 (
// Equation(s):
// \Selector231~1_combout  = (\Selector231~0_combout  & ((\master_addr[1][0]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][0]~input_o ))

	.dataa(\master_addr[0][0]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][0]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector231~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector231~1 .lut_mask = 16'hF0AA;
defparam \Selector231~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
cycloneive_lcell_comb \slave_addr[1][2]~9 (
// Equation(s):
// \slave_addr[1][2]~9_combout  = (!busy[1] & (\Selector1~2_combout  & \Mux0~0_combout ))

	.dataa(busy[1]),
	.datab(gnd),
	.datac(\Selector1~2_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave_addr[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[1][2]~9 .lut_mask = 16'h5000;
defparam \slave_addr[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N2
cycloneive_lcell_comb \slave_addr[1][2]~10 (
// Equation(s):
// \slave_addr[1][2]~10_combout  = (\slave_addr[1][2]~9_combout ) # ((\slave_addr[1][2]~8_combout  & \slave_addr[0][4]~3_combout ))

	.dataa(gnd),
	.datab(\slave_addr[1][2]~8_combout ),
	.datac(\slave_addr[1][2]~9_combout ),
	.datad(\slave_addr[0][4]~3_combout ),
	.cin(gnd),
	.combout(\slave_addr[1][2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[1][2]~10 .lut_mask = 16'hFCF0;
defparam \slave_addr[1][2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N21
dffeas \slave_addr[1][0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector231~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][0]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
cycloneive_lcell_comb \Selector230~0 (
// Equation(s):
// \Selector230~0_combout  = (\Selector231~0_combout  & (\master_addr[1][1]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][1]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][1]~input_o ),
	.datac(\master_addr[0][1]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector230~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector230~0 .lut_mask = 16'hCCF0;
defparam \Selector230~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N23
dffeas \slave_addr[1][1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector230~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][1]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneive_lcell_comb \Selector229~0 (
// Equation(s):
// \Selector229~0_combout  = (\Selector231~0_combout  & (\master_addr[1][2]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][2]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][2]~input_o ),
	.datac(\master_addr[0][2]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector229~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector229~0 .lut_mask = 16'hCCF0;
defparam \Selector229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N25
dffeas \slave_addr[1][2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector229~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][2]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
cycloneive_lcell_comb \Selector228~0 (
// Equation(s):
// \Selector228~0_combout  = (\Selector231~0_combout  & (\master_addr[1][3]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][3]~input_o )))

	.dataa(\master_addr[1][3]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][3]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector228~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector228~0 .lut_mask = 16'hAAF0;
defparam \Selector228~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N27
dffeas \slave_addr[1][3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector228~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][3]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
cycloneive_lcell_comb \Selector227~0 (
// Equation(s):
// \Selector227~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][4]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][4]~input_o ))

	.dataa(\master_addr[0][4]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][4]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector227~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector227~0 .lut_mask = 16'hF0AA;
defparam \Selector227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N13
dffeas \slave_addr[1][4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector227~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][4]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneive_lcell_comb \Selector226~0 (
// Equation(s):
// \Selector226~0_combout  = (\Selector231~0_combout  & (\master_addr[1][5]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][5]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][5]~input_o ),
	.datac(\master_addr[0][5]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector226~0 .lut_mask = 16'hCCF0;
defparam \Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N7
dffeas \slave_addr[1][5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector226~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][5]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneive_lcell_comb \Selector225~0 (
// Equation(s):
// \Selector225~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][6]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][6]~input_o ))

	.dataa(\master_addr[0][6]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][6]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector225~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector225~0 .lut_mask = 16'hF0AA;
defparam \Selector225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N17
dffeas \slave_addr[1][6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector225~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][6]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N10
cycloneive_lcell_comb \Selector224~0 (
// Equation(s):
// \Selector224~0_combout  = (\Selector231~0_combout  & (\master_addr[1][7]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][7]~input_o )))

	.dataa(\master_addr[1][7]~input_o ),
	.datab(\master_addr[0][7]~input_o ),
	.datac(gnd),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector224~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector224~0 .lut_mask = 16'hAACC;
defparam \Selector224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N11
dffeas \slave_addr[1][7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector224~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][7]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneive_lcell_comb \Selector223~0 (
// Equation(s):
// \Selector223~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][8]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][8]~input_o ))

	.dataa(\master_addr[0][8]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][8]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector223~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector223~0 .lut_mask = 16'hF0AA;
defparam \Selector223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N29
dffeas \slave_addr[1][8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector223~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][8]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneive_lcell_comb \Selector222~0 (
// Equation(s):
// \Selector222~0_combout  = (\Selector231~0_combout  & (\master_addr[1][9]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][9]~input_o )))

	.dataa(\master_addr[1][9]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][9]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector222~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector222~0 .lut_mask = 16'hAAF0;
defparam \Selector222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N31
dffeas \slave_addr[1][9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector222~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][9]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneive_lcell_comb \Selector221~0 (
// Equation(s):
// \Selector221~0_combout  = (\Selector231~0_combout  & (\master_addr[1][10]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][10]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][10]~input_o ),
	.datac(\master_addr[0][10]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector221~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector221~0 .lut_mask = 16'hCCF0;
defparam \Selector221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N9
dffeas \slave_addr[1][10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector221~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][10]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneive_lcell_comb \Selector220~0 (
// Equation(s):
// \Selector220~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][11]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][11]~input_o ))

	.dataa(\master_addr[0][11]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][11]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector220~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector220~0 .lut_mask = 16'hF0AA;
defparam \Selector220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N27
dffeas \slave_addr[1][11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector220~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][11]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneive_lcell_comb \Selector219~0 (
// Equation(s):
// \Selector219~0_combout  = (\Selector231~0_combout  & (\master_addr[1][12]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][12]~input_o )))

	.dataa(\master_addr[1][12]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][12]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector219~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector219~0 .lut_mask = 16'hAAF0;
defparam \Selector219~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N13
dffeas \slave_addr[1][12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector219~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][12]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \Selector218~0 (
// Equation(s):
// \Selector218~0_combout  = (\Selector231~0_combout  & (\master_addr[1][13]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][13]~input_o )))

	.dataa(\master_addr[1][13]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][13]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector218~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector218~0 .lut_mask = 16'hAAF0;
defparam \Selector218~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \slave_addr[1][13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector218~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][13]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \Selector217~0 (
// Equation(s):
// \Selector217~0_combout  = (\Selector231~0_combout  & (\master_addr[1][14]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][14]~input_o )))

	.dataa(\master_addr[1][14]~input_o ),
	.datab(\master_addr[0][14]~input_o ),
	.datac(gnd),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector217~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector217~0 .lut_mask = 16'hAACC;
defparam \Selector217~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \slave_addr[1][14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector217~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][14]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \Selector216~0 (
// Equation(s):
// \Selector216~0_combout  = (\Selector231~0_combout  & (\master_addr[1][15]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][15]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][15]~input_o ),
	.datac(\master_addr[0][15]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector216~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector216~0 .lut_mask = 16'hCCF0;
defparam \Selector216~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \slave_addr[1][15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector216~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][15]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \Selector215~0 (
// Equation(s):
// \Selector215~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][16]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][16]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][16]~input_o ),
	.datac(\master_addr[1][16]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector215~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector215~0 .lut_mask = 16'hF0CC;
defparam \Selector215~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \slave_addr[1][16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector215~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][16]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \Selector214~0 (
// Equation(s):
// \Selector214~0_combout  = (\Selector231~0_combout  & (\master_addr[1][17]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][17]~input_o )))

	.dataa(\master_addr[1][17]~input_o ),
	.datab(\master_addr[0][17]~input_o ),
	.datac(gnd),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector214~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector214~0 .lut_mask = 16'hAACC;
defparam \Selector214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \slave_addr[1][17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector214~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][17]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \Selector213~0 (
// Equation(s):
// \Selector213~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][18]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][18]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][18]~input_o ),
	.datac(\master_addr[1][18]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector213~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector213~0 .lut_mask = 16'hF0CC;
defparam \Selector213~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \slave_addr[1][18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector213~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][18]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \Selector212~0 (
// Equation(s):
// \Selector212~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][19]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][19]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][19]~input_o ),
	.datac(\master_addr[1][19]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector212~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector212~0 .lut_mask = 16'hF0CC;
defparam \Selector212~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \slave_addr[1][19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector212~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][19]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \Selector211~0 (
// Equation(s):
// \Selector211~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][20]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][20]~input_o ))

	.dataa(\master_addr[0][20]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][20]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector211~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector211~0 .lut_mask = 16'hF0AA;
defparam \Selector211~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \slave_addr[1][20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector211~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][20]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y3_N8
cycloneive_io_ibuf \master_addr[1][21]~input (
	.i(master_addr_1_21),
	.ibar(gnd),
	.o(\master_addr[1][21]~input_o ));
// synopsys translate_off
defparam \master_addr[1][21]~input .bus_hold = "false";
defparam \master_addr[1][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cycloneive_lcell_comb \Selector210~0 (
// Equation(s):
// \Selector210~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][21]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][21]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][21]~input_o ),
	.datac(\master_addr[1][21]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector210~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector210~0 .lut_mask = 16'hF0CC;
defparam \Selector210~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N1
dffeas \slave_addr[1][21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector210~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][21]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cycloneive_lcell_comb \Selector209~0 (
// Equation(s):
// \Selector209~0_combout  = (\Selector231~0_combout  & (\master_addr[1][22]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][22]~input_o )))

	.dataa(\master_addr[1][22]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][22]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector209~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector209~0 .lut_mask = 16'hAAF0;
defparam \Selector209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N19
dffeas \slave_addr[1][22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector209~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][22]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneive_lcell_comb \Selector208~0 (
// Equation(s):
// \Selector208~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][23]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][23]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][23]~input_o ),
	.datac(\master_addr[1][23]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector208~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector208~0 .lut_mask = 16'hF0CC;
defparam \Selector208~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N5
dffeas \slave_addr[1][23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector208~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][23]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cycloneive_lcell_comb \Selector207~0 (
// Equation(s):
// \Selector207~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][24]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][24]~input_o ))

	.dataa(\master_addr[0][24]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][24]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector207~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector207~0 .lut_mask = 16'hF0AA;
defparam \Selector207~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N15
dffeas \slave_addr[1][24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector207~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][24]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N22
cycloneive_io_ibuf \master_addr[1][25]~input (
	.i(master_addr_1_25),
	.ibar(gnd),
	.o(\master_addr[1][25]~input_o ));
// synopsys translate_off
defparam \master_addr[1][25]~input .bus_hold = "false";
defparam \master_addr[1][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cycloneive_lcell_comb \Selector206~0 (
// Equation(s):
// \Selector206~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][25]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][25]~input_o ))

	.dataa(\master_addr[0][25]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][25]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector206~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector206~0 .lut_mask = 16'hF0AA;
defparam \Selector206~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N17
dffeas \slave_addr[1][25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector206~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][25]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneive_lcell_comb \Selector205~0 (
// Equation(s):
// \Selector205~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][26]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][26]~input_o ))

	.dataa(\master_addr[0][26]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][26]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector205~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector205~0 .lut_mask = 16'hF0AA;
defparam \Selector205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N11
dffeas \slave_addr[1][26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector205~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][26]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneive_lcell_comb \Selector204~0 (
// Equation(s):
// \Selector204~0_combout  = (\Selector231~0_combout  & (\master_addr[1][27]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][27]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][27]~input_o ),
	.datac(\master_addr[0][27]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector204~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector204~0 .lut_mask = 16'hCCF0;
defparam \Selector204~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N29
dffeas \slave_addr[1][27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector204~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][27]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
cycloneive_lcell_comb \Selector203~0 (
// Equation(s):
// \Selector203~0_combout  = (\Selector231~0_combout  & ((\master_addr[1][28]~input_o ))) # (!\Selector231~0_combout  & (\master_addr[0][28]~input_o ))

	.dataa(\master_addr[0][28]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][28]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector203~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector203~0 .lut_mask = 16'hF0AA;
defparam \Selector203~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N31
dffeas \slave_addr[1][28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector203~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][28]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N26
cycloneive_lcell_comb \Selector202~0 (
// Equation(s):
// \Selector202~0_combout  = (\Selector231~0_combout  & (\master_addr[1][29]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][29]~input_o )))

	.dataa(\master_addr[1][29]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][29]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector202~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector202~0 .lut_mask = 16'hAAF0;
defparam \Selector202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N27
dffeas \slave_addr[1][29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector202~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][29]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N14
cycloneive_lcell_comb \Selector201~0 (
// Equation(s):
// \Selector201~0_combout  = (\Selector231~0_combout  & (\master_addr[1][30]~input_o )) # (!\Selector231~0_combout  & ((\master_addr[0][30]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[1][30]~input_o ),
	.datac(\master_addr[0][30]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector201~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector201~0 .lut_mask = 16'hCCF0;
defparam \Selector201~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y23_N15
dffeas \slave_addr[1][30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector201~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][30]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N22
cycloneive_io_ibuf \master_wdata[0][0]~input (
	.i(master_wdata_0_0),
	.ibar(gnd),
	.o(\master_wdata[0][0]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][0]~input .bus_hold = "false";
defparam \master_wdata[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N29
cycloneive_io_ibuf \master_cmd[0]~input (
	.i(master_cmd[0]),
	.ibar(gnd),
	.o(\master_cmd[0]~input_o ));
// synopsys translate_off
defparam \master_cmd[0]~input .bus_hold = "false";
defparam \master_cmd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N14
cycloneive_lcell_comb \slave_wdata[0][28]~0 (
// Equation(s):
// \slave_wdata[0][28]~0_combout  = (\slave_addr[0][4]~1_combout  & ((rr[0] & (\master_cmd[1]~input_o )) # (!rr[0] & ((\master_cmd[0]~input_o )))))

	.dataa(\master_cmd[1]~input_o ),
	.datab(rr[0]),
	.datac(\slave_addr[0][4]~1_combout ),
	.datad(\master_cmd[0]~input_o ),
	.cin(gnd),
	.combout(\slave_wdata[0][28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][28]~0 .lut_mask = 16'hB080;
defparam \slave_wdata[0][28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneive_lcell_comb \Selector329~0 (
// Equation(s):
// \Selector329~0_combout  = rr[0] $ ((((!\Equal6~0_combout  & !\slave_addr[0][4]~2_combout )) # (!\slave_wdata[0][28]~0_combout )))

	.dataa(rr[0]),
	.datab(\slave_wdata[0][28]~0_combout ),
	.datac(\Equal6~0_combout ),
	.datad(\slave_addr[0][4]~2_combout ),
	.cin(gnd),
	.combout(\Selector329~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector329~0 .lut_mask = 16'h9995;
defparam \Selector329~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N0
cycloneive_lcell_comb \Selector329~1 (
// Equation(s):
// \Selector329~1_combout  = (\Selector329~0_combout  & (\master_wdata[1][0]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][0]~input_o )))

	.dataa(\master_wdata[1][0]~input_o ),
	.datab(\master_wdata[0][0]~input_o ),
	.datac(gnd),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector329~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector329~1 .lut_mask = 16'hAACC;
defparam \Selector329~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N28
cycloneive_lcell_comb \slave_wdata[0][28]~1 (
// Equation(s):
// \slave_wdata[0][28]~1_combout  = (\always0~6_combout  & ((\slave_addr[0][4]~4_combout ) # ((\slave_wdata[0][28]~0_combout  & \slave_addr[0][4]~3_combout )))) # (!\always0~6_combout  & (((\slave_wdata[0][28]~0_combout  & \slave_addr[0][4]~3_combout ))))

	.dataa(\always0~6_combout ),
	.datab(\slave_addr[0][4]~4_combout ),
	.datac(\slave_wdata[0][28]~0_combout ),
	.datad(\slave_addr[0][4]~3_combout ),
	.cin(gnd),
	.combout(\slave_wdata[0][28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][28]~1 .lut_mask = 16'hF888;
defparam \slave_wdata[0][28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N1
dffeas \slave_wdata[0][0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector329~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][0]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N29
cycloneive_io_ibuf \master_wdata[0][1]~input (
	.i(master_wdata_0_1),
	.ibar(gnd),
	.o(\master_wdata[0][1]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][1]~input .bus_hold = "false";
defparam \master_wdata[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N2
cycloneive_lcell_comb \Selector328~0 (
// Equation(s):
// \Selector328~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][1]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][1]~input_o )))

	.dataa(\master_wdata[1][1]~input_o ),
	.datab(\master_wdata[0][1]~input_o ),
	.datac(gnd),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector328~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector328~0 .lut_mask = 16'hAACC;
defparam \Selector328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N3
dffeas \slave_wdata[0][1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector328~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][1]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N1
cycloneive_io_ibuf \master_wdata[0][2]~input (
	.i(master_wdata_0_2),
	.ibar(gnd),
	.o(\master_wdata[0][2]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][2]~input .bus_hold = "false";
defparam \master_wdata[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneive_lcell_comb \Selector327~0 (
// Equation(s):
// \Selector327~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][2]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][2]~input_o )))

	.dataa(\master_wdata[1][2]~input_o ),
	.datab(\master_wdata[0][2]~input_o ),
	.datac(gnd),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector327~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector327~0 .lut_mask = 16'hAACC;
defparam \Selector327~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N13
dffeas \slave_wdata[0][2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector327~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][2]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N15
cycloneive_io_ibuf \master_wdata[0][3]~input (
	.i(master_wdata_0_3),
	.ibar(gnd),
	.o(\master_wdata[0][3]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][3]~input .bus_hold = "false";
defparam \master_wdata[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N8
cycloneive_io_ibuf \master_wdata[1][3]~input (
	.i(master_wdata_1_3),
	.ibar(gnd),
	.o(\master_wdata[1][3]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][3]~input .bus_hold = "false";
defparam \master_wdata[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N6
cycloneive_lcell_comb \Selector326~0 (
// Equation(s):
// \Selector326~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][3]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][3]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][3]~input_o ),
	.datac(\master_wdata[1][3]~input_o ),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector326~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector326~0 .lut_mask = 16'hF0CC;
defparam \Selector326~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N7
dffeas \slave_wdata[0][3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector326~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][3]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N1
cycloneive_io_ibuf \master_wdata[1][4]~input (
	.i(master_wdata_1_4),
	.ibar(gnd),
	.o(\master_wdata[1][4]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][4]~input .bus_hold = "false";
defparam \master_wdata[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N16
cycloneive_lcell_comb \Selector325~0 (
// Equation(s):
// \Selector325~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][4]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][4]~input_o ))

	.dataa(\master_wdata[0][4]~input_o ),
	.datab(\master_wdata[1][4]~input_o ),
	.datac(gnd),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector325~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector325~0 .lut_mask = 16'hCCAA;
defparam \Selector325~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N17
dffeas \slave_wdata[0][4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector325~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][4]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N1
cycloneive_io_ibuf \master_wdata[1][5]~input (
	.i(master_wdata_1_5),
	.ibar(gnd),
	.o(\master_wdata[1][5]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][5]~input .bus_hold = "false";
defparam \master_wdata[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
cycloneive_io_ibuf \master_wdata[0][5]~input (
	.i(master_wdata_0_5),
	.ibar(gnd),
	.o(\master_wdata[0][5]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][5]~input .bus_hold = "false";
defparam \master_wdata[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N18
cycloneive_lcell_comb \Selector324~0 (
// Equation(s):
// \Selector324~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][5]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][5]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][5]~input_o ),
	.datac(\master_wdata[0][5]~input_o ),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector324~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector324~0 .lut_mask = 16'hCCF0;
defparam \Selector324~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N19
dffeas \slave_wdata[0][5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector324~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][5]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N15
cycloneive_io_ibuf \master_wdata[1][6]~input (
	.i(master_wdata_1_6),
	.ibar(gnd),
	.o(\master_wdata[1][6]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][6]~input .bus_hold = "false";
defparam \master_wdata[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N28
cycloneive_lcell_comb \Selector323~0 (
// Equation(s):
// \Selector323~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][6]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][6]~input_o ))

	.dataa(\master_wdata[0][6]~input_o ),
	.datab(\master_wdata[1][6]~input_o ),
	.datac(gnd),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector323~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector323~0 .lut_mask = 16'hCCAA;
defparam \Selector323~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N29
dffeas \slave_wdata[0][6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector323~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][6]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N1
cycloneive_io_ibuf \master_wdata[1][7]~input (
	.i(master_wdata_1_7),
	.ibar(gnd),
	.o(\master_wdata[1][7]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][7]~input .bus_hold = "false";
defparam \master_wdata[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N8
cycloneive_io_ibuf \master_wdata[0][7]~input (
	.i(master_wdata_0_7),
	.ibar(gnd),
	.o(\master_wdata[0][7]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][7]~input .bus_hold = "false";
defparam \master_wdata[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N22
cycloneive_lcell_comb \Selector322~0 (
// Equation(s):
// \Selector322~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][7]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][7]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][7]~input_o ),
	.datac(\master_wdata[0][7]~input_o ),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector322~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector322~0 .lut_mask = 16'hCCF0;
defparam \Selector322~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N23
dffeas \slave_wdata[0][7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector322~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][7]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y43_N1
cycloneive_io_ibuf \master_wdata[0][8]~input (
	.i(master_wdata_0_8),
	.ibar(gnd),
	.o(\master_wdata[0][8]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][8]~input .bus_hold = "false";
defparam \master_wdata[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneive_lcell_comb \Selector321~0 (
// Equation(s):
// \Selector321~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][8]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][8]~input_o )))

	.dataa(\master_wdata[1][8]~input_o ),
	.datab(\master_wdata[0][8]~input_o ),
	.datac(gnd),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector321~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector321~0 .lut_mask = 16'hAACC;
defparam \Selector321~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N9
dffeas \slave_wdata[0][8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector321~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][8]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N22
cycloneive_io_ibuf \master_wdata[1][9]~input (
	.i(master_wdata_1_9),
	.ibar(gnd),
	.o(\master_wdata[1][9]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][9]~input .bus_hold = "false";
defparam \master_wdata[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneive_lcell_comb \Selector320~0 (
// Equation(s):
// \Selector320~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][9]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][9]~input_o ))

	.dataa(\master_wdata[0][9]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][9]~input_o ),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector320~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector320~0 .lut_mask = 16'hF0AA;
defparam \Selector320~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N27
dffeas \slave_wdata[0][9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector320~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][9]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cycloneive_io_ibuf \master_wdata[1][10]~input (
	.i(master_wdata_1_10),
	.ibar(gnd),
	.o(\master_wdata[1][10]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][10]~input .bus_hold = "false";
defparam \master_wdata[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneive_lcell_comb \Selector319~0 (
// Equation(s):
// \Selector319~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][10]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][10]~input_o ))

	.dataa(\master_wdata[0][10]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][10]~input_o ),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector319~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector319~0 .lut_mask = 16'hF0AA;
defparam \Selector319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N13
dffeas \slave_wdata[0][10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector319~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][10]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \master_wdata[1][11]~input (
	.i(master_wdata_1_11),
	.ibar(gnd),
	.o(\master_wdata[1][11]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][11]~input .bus_hold = "false";
defparam \master_wdata[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
cycloneive_lcell_comb \Selector318~0 (
// Equation(s):
// \Selector318~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][11]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][11]~input_o ))

	.dataa(\master_wdata[0][11]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][11]~input_o ),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector318~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector318~0 .lut_mask = 16'hF0AA;
defparam \Selector318~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N31
dffeas \slave_wdata[0][11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector318~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][11]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N8
cycloneive_io_ibuf \master_wdata[0][12]~input (
	.i(master_wdata_0_12),
	.ibar(gnd),
	.o(\master_wdata[0][12]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][12]~input .bus_hold = "false";
defparam \master_wdata[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneive_lcell_comb \Selector317~0 (
// Equation(s):
// \Selector317~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][12]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][12]~input_o )))

	.dataa(\master_wdata[1][12]~input_o ),
	.datab(\master_wdata[0][12]~input_o ),
	.datac(gnd),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector317~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector317~0 .lut_mask = 16'hAACC;
defparam \Selector317~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N17
dffeas \slave_wdata[0][12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector317~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][12]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N22
cycloneive_io_ibuf \master_wdata[0][13]~input (
	.i(master_wdata_0_13),
	.ibar(gnd),
	.o(\master_wdata[0][13]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][13]~input .bus_hold = "false";
defparam \master_wdata[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y43_N29
cycloneive_io_ibuf \master_wdata[1][13]~input (
	.i(master_wdata_1_13),
	.ibar(gnd),
	.o(\master_wdata[1][13]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][13]~input .bus_hold = "false";
defparam \master_wdata[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneive_lcell_comb \Selector316~0 (
// Equation(s):
// \Selector316~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][13]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][13]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][13]~input_o ),
	.datac(\master_wdata[1][13]~input_o ),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector316~0 .lut_mask = 16'hF0CC;
defparam \Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N19
dffeas \slave_wdata[0][13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector316~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][13]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N8
cycloneive_io_ibuf \master_wdata[1][14]~input (
	.i(master_wdata_1_14),
	.ibar(gnd),
	.o(\master_wdata[1][14]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][14]~input .bus_hold = "false";
defparam \master_wdata[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
cycloneive_lcell_comb \Selector315~0 (
// Equation(s):
// \Selector315~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][14]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][14]~input_o ))

	.dataa(\master_wdata[0][14]~input_o ),
	.datab(\master_wdata[1][14]~input_o ),
	.datac(gnd),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector315~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector315~0 .lut_mask = 16'hCCAA;
defparam \Selector315~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N21
dffeas \slave_wdata[0][14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector315~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][14]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N8
cycloneive_io_ibuf \master_wdata[0][15]~input (
	.i(master_wdata_0_15),
	.ibar(gnd),
	.o(\master_wdata[0][15]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][15]~input .bus_hold = "false";
defparam \master_wdata[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N22
cycloneive_io_ibuf \master_wdata[1][15]~input (
	.i(master_wdata_1_15),
	.ibar(gnd),
	.o(\master_wdata[1][15]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][15]~input .bus_hold = "false";
defparam \master_wdata[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
cycloneive_lcell_comb \Selector314~0 (
// Equation(s):
// \Selector314~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][15]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][15]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][15]~input_o ),
	.datac(\master_wdata[1][15]~input_o ),
	.datad(\Selector329~0_combout ),
	.cin(gnd),
	.combout(\Selector314~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector314~0 .lut_mask = 16'hF0CC;
defparam \Selector314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N15
dffeas \slave_wdata[0][15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector314~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][15]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N1
cycloneive_io_ibuf \master_wdata[1][16]~input (
	.i(master_wdata_1_16),
	.ibar(gnd),
	.o(\master_wdata[1][16]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][16]~input .bus_hold = "false";
defparam \master_wdata[1][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
cycloneive_lcell_comb \Selector313~0 (
// Equation(s):
// \Selector313~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][16]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][16]~input_o ))

	.dataa(\master_wdata[0][16]~input_o ),
	.datab(\master_wdata[1][16]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector313~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector313~0 .lut_mask = 16'hCACA;
defparam \Selector313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N9
dffeas \slave_wdata[0][16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector313~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][16]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N22
cycloneive_io_ibuf \master_wdata[1][17]~input (
	.i(master_wdata_1_17),
	.ibar(gnd),
	.o(\master_wdata[1][17]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][17]~input .bus_hold = "false";
defparam \master_wdata[1][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneive_lcell_comb \Selector312~0 (
// Equation(s):
// \Selector312~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][17]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][17]~input_o ))

	.dataa(\master_wdata[0][17]~input_o ),
	.datab(\master_wdata[1][17]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector312~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector312~0 .lut_mask = 16'hCACA;
defparam \Selector312~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N11
dffeas \slave_wdata[0][17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector312~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][17]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \master_wdata[1][18]~input (
	.i(master_wdata_1_18),
	.ibar(gnd),
	.o(\master_wdata[1][18]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][18]~input .bus_hold = "false";
defparam \master_wdata[1][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
cycloneive_lcell_comb \Selector311~0 (
// Equation(s):
// \Selector311~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][18]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][18]~input_o ))

	.dataa(\master_wdata[0][18]~input_o ),
	.datab(gnd),
	.datac(\Selector329~0_combout ),
	.datad(\master_wdata[1][18]~input_o ),
	.cin(gnd),
	.combout(\Selector311~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector311~0 .lut_mask = 16'hFA0A;
defparam \Selector311~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N13
dffeas \slave_wdata[0][18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector311~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][18]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N8
cycloneive_io_ibuf \master_wdata[1][19]~input (
	.i(master_wdata_1_19),
	.ibar(gnd),
	.o(\master_wdata[1][19]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][19]~input .bus_hold = "false";
defparam \master_wdata[1][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N8
cycloneive_io_ibuf \master_wdata[0][19]~input (
	.i(master_wdata_0_19),
	.ibar(gnd),
	.o(\master_wdata[0][19]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][19]~input .bus_hold = "false";
defparam \master_wdata[0][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
cycloneive_lcell_comb \Selector310~0 (
// Equation(s):
// \Selector310~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][19]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][19]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][19]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(\master_wdata[0][19]~input_o ),
	.cin(gnd),
	.combout(\Selector310~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector310~0 .lut_mask = 16'hCFC0;
defparam \Selector310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N7
dffeas \slave_wdata[0][19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector310~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][19]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N22
cycloneive_io_ibuf \master_wdata[1][20]~input (
	.i(master_wdata_1_20),
	.ibar(gnd),
	.o(\master_wdata[1][20]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][20]~input .bus_hold = "false";
defparam \master_wdata[1][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneive_lcell_comb \Selector309~0 (
// Equation(s):
// \Selector309~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][20]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][20]~input_o ))

	.dataa(\master_wdata[0][20]~input_o ),
	.datab(\master_wdata[1][20]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector309~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector309~0 .lut_mask = 16'hCACA;
defparam \Selector309~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N1
dffeas \slave_wdata[0][20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector309~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][20]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N22
cycloneive_io_ibuf \master_wdata[1][21]~input (
	.i(master_wdata_1_21),
	.ibar(gnd),
	.o(\master_wdata[1][21]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][21]~input .bus_hold = "false";
defparam \master_wdata[1][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
cycloneive_lcell_comb \Selector308~0 (
// Equation(s):
// \Selector308~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][21]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][21]~input_o ))

	.dataa(\master_wdata[0][21]~input_o ),
	.datab(\master_wdata[1][21]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector308~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector308~0 .lut_mask = 16'hCACA;
defparam \Selector308~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N3
dffeas \slave_wdata[0][21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector308~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][21]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N22
cycloneive_io_ibuf \master_wdata[1][22]~input (
	.i(master_wdata_1_22),
	.ibar(gnd),
	.o(\master_wdata[1][22]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][22]~input .bus_hold = "false";
defparam \master_wdata[1][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneive_lcell_comb \Selector307~0 (
// Equation(s):
// \Selector307~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][22]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][22]~input_o ))

	.dataa(\master_wdata[0][22]~input_o ),
	.datab(\master_wdata[1][22]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector307~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector307~0 .lut_mask = 16'hCACA;
defparam \Selector307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N21
dffeas \slave_wdata[0][22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector307~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][22]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N15
cycloneive_io_ibuf \master_wdata[1][23]~input (
	.i(master_wdata_1_23),
	.ibar(gnd),
	.o(\master_wdata[1][23]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][23]~input .bus_hold = "false";
defparam \master_wdata[1][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
cycloneive_lcell_comb \Selector306~0 (
// Equation(s):
// \Selector306~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][23]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][23]~input_o ))

	.dataa(\master_wdata[0][23]~input_o ),
	.datab(\master_wdata[1][23]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector306~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector306~0 .lut_mask = 16'hCACA;
defparam \Selector306~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N15
dffeas \slave_wdata[0][23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector306~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][23]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \master_wdata[0][24]~input (
	.i(master_wdata_0_24),
	.ibar(gnd),
	.o(\master_wdata[0][24]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][24]~input .bus_hold = "false";
defparam \master_wdata[0][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N15
cycloneive_io_ibuf \master_wdata[1][24]~input (
	.i(master_wdata_1_24),
	.ibar(gnd),
	.o(\master_wdata[1][24]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][24]~input .bus_hold = "false";
defparam \master_wdata[1][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneive_lcell_comb \Selector305~0 (
// Equation(s):
// \Selector305~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][24]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][24]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][24]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(\master_wdata[1][24]~input_o ),
	.cin(gnd),
	.combout(\Selector305~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector305~0 .lut_mask = 16'hFC0C;
defparam \Selector305~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N9
dffeas \slave_wdata[0][24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector305~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][24]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \master_wdata[0][25]~input (
	.i(master_wdata_0_25),
	.ibar(gnd),
	.o(\master_wdata[0][25]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][25]~input .bus_hold = "false";
defparam \master_wdata[0][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneive_io_ibuf \master_wdata[1][25]~input (
	.i(master_wdata_1_25),
	.ibar(gnd),
	.o(\master_wdata[1][25]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][25]~input .bus_hold = "false";
defparam \master_wdata[1][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneive_lcell_comb \Selector304~0 (
// Equation(s):
// \Selector304~0_combout  = (\Selector329~0_combout  & ((\master_wdata[1][25]~input_o ))) # (!\Selector329~0_combout  & (\master_wdata[0][25]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][25]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(\master_wdata[1][25]~input_o ),
	.cin(gnd),
	.combout(\Selector304~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector304~0 .lut_mask = 16'hFC0C;
defparam \Selector304~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N11
dffeas \slave_wdata[0][25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector304~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][25]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N8
cycloneive_io_ibuf \master_wdata[0][26]~input (
	.i(master_wdata_0_26),
	.ibar(gnd),
	.o(\master_wdata[0][26]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][26]~input .bus_hold = "false";
defparam \master_wdata[0][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N4
cycloneive_lcell_comb \Selector303~0 (
// Equation(s):
// \Selector303~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][26]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][26]~input_o )))

	.dataa(\master_wdata[1][26]~input_o ),
	.datab(\master_wdata[0][26]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector303~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector303~0 .lut_mask = 16'hACAC;
defparam \Selector303~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N5
dffeas \slave_wdata[0][26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector303~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][26]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \master_wdata[0][27]~input (
	.i(master_wdata_0_27),
	.ibar(gnd),
	.o(\master_wdata[0][27]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][27]~input .bus_hold = "false";
defparam \master_wdata[0][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneive_lcell_comb \Selector302~0 (
// Equation(s):
// \Selector302~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][27]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][27]~input_o )))

	.dataa(\master_wdata[1][27]~input_o ),
	.datab(\master_wdata[0][27]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector302~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector302~0 .lut_mask = 16'hACAC;
defparam \Selector302~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N31
dffeas \slave_wdata[0][27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector302~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][27]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \master_wdata[0][28]~input (
	.i(master_wdata_0_28),
	.ibar(gnd),
	.o(\master_wdata[0][28]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][28]~input .bus_hold = "false";
defparam \master_wdata[0][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneive_lcell_comb \Selector301~0 (
// Equation(s):
// \Selector301~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][28]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][28]~input_o )))

	.dataa(\master_wdata[1][28]~input_o ),
	.datab(gnd),
	.datac(\Selector329~0_combout ),
	.datad(\master_wdata[0][28]~input_o ),
	.cin(gnd),
	.combout(\Selector301~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector301~0 .lut_mask = 16'hAFA0;
defparam \Selector301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N1
dffeas \slave_wdata[0][28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector301~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][28]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneive_io_ibuf \master_wdata[0][29]~input (
	.i(master_wdata_0_29),
	.ibar(gnd),
	.o(\master_wdata[0][29]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][29]~input .bus_hold = "false";
defparam \master_wdata[0][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneive_lcell_comb \Selector300~0 (
// Equation(s):
// \Selector300~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][29]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][29]~input_o )))

	.dataa(\master_wdata[1][29]~input_o ),
	.datab(\master_wdata[0][29]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector300~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector300~0 .lut_mask = 16'hACAC;
defparam \Selector300~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N27
dffeas \slave_wdata[0][29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector300~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][29]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N15
cycloneive_io_ibuf \master_wdata[0][30]~input (
	.i(master_wdata_0_30),
	.ibar(gnd),
	.o(\master_wdata[0][30]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][30]~input .bus_hold = "false";
defparam \master_wdata[0][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneive_lcell_comb \Selector299~0 (
// Equation(s):
// \Selector299~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][30]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][30]~input_o )))

	.dataa(\master_wdata[1][30]~input_o ),
	.datab(\master_wdata[0][30]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector299~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector299~0 .lut_mask = 16'hACAC;
defparam \Selector299~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N29
dffeas \slave_wdata[0][30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector299~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][30]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N22
cycloneive_io_ibuf \master_wdata[1][31]~input (
	.i(master_wdata_1_31),
	.ibar(gnd),
	.o(\master_wdata[1][31]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][31]~input .bus_hold = "false";
defparam \master_wdata[1][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N1
cycloneive_io_ibuf \master_wdata[0][31]~input (
	.i(master_wdata_0_31),
	.ibar(gnd),
	.o(\master_wdata[0][31]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][31]~input .bus_hold = "false";
defparam \master_wdata[0][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N22
cycloneive_lcell_comb \Selector298~0 (
// Equation(s):
// \Selector298~0_combout  = (\Selector329~0_combout  & (\master_wdata[1][31]~input_o )) # (!\Selector329~0_combout  & ((\master_wdata[0][31]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][31]~input_o ),
	.datac(\Selector329~0_combout ),
	.datad(\master_wdata[0][31]~input_o ),
	.cin(gnd),
	.combout(\Selector298~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector298~0 .lut_mask = 16'hCFC0;
defparam \Selector298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N23
dffeas \slave_wdata[0][31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector298~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][31]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N8
cycloneive_lcell_comb \slave_wdata[1][19]~2 (
// Equation(s):
// \slave_wdata[1][19]~2_combout  = (\slave_addr[1][2]~8_combout  & ((rr[0] & (\master_cmd[1]~input_o )) # (!rr[0] & ((\master_cmd[0]~input_o )))))

	.dataa(\master_cmd[1]~input_o ),
	.datab(rr[0]),
	.datac(\master_cmd[0]~input_o ),
	.datad(\slave_addr[1][2]~8_combout ),
	.cin(gnd),
	.combout(\slave_wdata[1][19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[1][19]~2 .lut_mask = 16'hB800;
defparam \slave_wdata[1][19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
cycloneive_lcell_comb \Selector297~0 (
// Equation(s):
// \Selector297~0_combout  = rr[0] $ ((((!\Equal6~0_combout  & !\slave_addr[0][4]~2_combout )) # (!\slave_wdata[1][19]~2_combout )))

	.dataa(rr[0]),
	.datab(\slave_wdata[1][19]~2_combout ),
	.datac(\Equal6~0_combout ),
	.datad(\slave_addr[0][4]~2_combout ),
	.cin(gnd),
	.combout(\Selector297~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector297~0 .lut_mask = 16'h9995;
defparam \Selector297~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N24
cycloneive_lcell_comb \Selector297~1 (
// Equation(s):
// \Selector297~1_combout  = (\Selector297~0_combout  & (\master_wdata[1][0]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][0]~input_o )))

	.dataa(\master_wdata[1][0]~input_o ),
	.datab(\master_wdata[0][0]~input_o ),
	.datac(gnd),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector297~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector297~1 .lut_mask = 16'hAACC;
defparam \Selector297~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N14
cycloneive_lcell_comb \slave_wdata[1][19]~3 (
// Equation(s):
// \slave_wdata[1][19]~3_combout  = (\slave_addr[1][2]~9_combout  & ((\always0~6_combout ) # ((\slave_wdata[1][19]~2_combout  & \slave_addr[0][4]~3_combout )))) # (!\slave_addr[1][2]~9_combout  & (((\slave_wdata[1][19]~2_combout  & 
// \slave_addr[0][4]~3_combout ))))

	.dataa(\slave_addr[1][2]~9_combout ),
	.datab(\always0~6_combout ),
	.datac(\slave_wdata[1][19]~2_combout ),
	.datad(\slave_addr[0][4]~3_combout ),
	.cin(gnd),
	.combout(\slave_wdata[1][19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[1][19]~3 .lut_mask = 16'hF888;
defparam \slave_wdata[1][19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N25
dffeas \slave_wdata[1][0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector297~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][0]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \master_wdata[1][1]~input (
	.i(master_wdata_1_1),
	.ibar(gnd),
	.o(\master_wdata[1][1]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][1]~input .bus_hold = "false";
defparam \master_wdata[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N26
cycloneive_lcell_comb \Selector296~0 (
// Equation(s):
// \Selector296~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][1]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][1]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][1]~input_o ),
	.datac(\master_wdata[1][1]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector296~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector296~0 .lut_mask = 16'hF0CC;
defparam \Selector296~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N27
dffeas \slave_wdata[1][1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector296~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][1]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N8
cycloneive_io_ibuf \master_wdata[1][2]~input (
	.i(master_wdata_1_2),
	.ibar(gnd),
	.o(\master_wdata[1][2]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][2]~input .bus_hold = "false";
defparam \master_wdata[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N20
cycloneive_lcell_comb \Selector295~0 (
// Equation(s):
// \Selector295~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][2]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][2]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][2]~input_o ),
	.datac(\master_wdata[1][2]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector295~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector295~0 .lut_mask = 16'hF0CC;
defparam \Selector295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N21
dffeas \slave_wdata[1][2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector295~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][2]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N14
cycloneive_lcell_comb \Selector294~0 (
// Equation(s):
// \Selector294~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][3]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][3]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][3]~input_o ),
	.datac(\master_wdata[1][3]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector294~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector294~0 .lut_mask = 16'hF0CC;
defparam \Selector294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N15
dffeas \slave_wdata[1][3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector294~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][3]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N8
cycloneive_lcell_comb \Selector293~0 (
// Equation(s):
// \Selector293~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][4]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][4]~input_o ))

	.dataa(\master_wdata[0][4]~input_o ),
	.datab(\master_wdata[1][4]~input_o ),
	.datac(gnd),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector293~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector293~0 .lut_mask = 16'hCCAA;
defparam \Selector293~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N9
dffeas \slave_wdata[1][4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector293~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][4]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N10
cycloneive_lcell_comb \Selector292~0 (
// Equation(s):
// \Selector292~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][5]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][5]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][5]~input_o ),
	.datac(\master_wdata[0][5]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector292~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector292~0 .lut_mask = 16'hCCF0;
defparam \Selector292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N11
dffeas \slave_wdata[1][5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector292~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][5]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N8
cycloneive_io_ibuf \master_wdata[0][6]~input (
	.i(master_wdata_0_6),
	.ibar(gnd),
	.o(\master_wdata[0][6]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][6]~input .bus_hold = "false";
defparam \master_wdata[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N4
cycloneive_lcell_comb \Selector291~0 (
// Equation(s):
// \Selector291~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][6]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][6]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][6]~input_o ),
	.datac(\master_wdata[0][6]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector291~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector291~0 .lut_mask = 16'hCCF0;
defparam \Selector291~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N5
dffeas \slave_wdata[1][6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector291~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][6]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneive_lcell_comb \Selector290~0 (
// Equation(s):
// \Selector290~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][7]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][7]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][7]~input_o ),
	.datac(\master_wdata[1][7]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector290~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector290~0 .lut_mask = 16'hF0CC;
defparam \Selector290~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N31
dffeas \slave_wdata[1][7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector290~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][7]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
cycloneive_lcell_comb \Selector289~0 (
// Equation(s):
// \Selector289~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][8]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][8]~input_o )))

	.dataa(\master_wdata[1][8]~input_o ),
	.datab(\master_wdata[0][8]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector289~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector289~0 .lut_mask = 16'hACAC;
defparam \Selector289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N25
dffeas \slave_wdata[1][8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector289~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][8]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N22
cycloneive_io_ibuf \master_wdata[0][9]~input (
	.i(master_wdata_0_9),
	.ibar(gnd),
	.o(\master_wdata[0][9]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][9]~input .bus_hold = "false";
defparam \master_wdata[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
cycloneive_lcell_comb \Selector288~0 (
// Equation(s):
// \Selector288~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][9]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][9]~input_o )))

	.dataa(\master_wdata[1][9]~input_o ),
	.datab(\master_wdata[0][9]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector288~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector288~0 .lut_mask = 16'hACAC;
defparam \Selector288~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N11
dffeas \slave_wdata[1][9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector288~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][9]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N29
cycloneive_io_ibuf \master_wdata[0][10]~input (
	.i(master_wdata_0_10),
	.ibar(gnd),
	.o(\master_wdata[0][10]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][10]~input .bus_hold = "false";
defparam \master_wdata[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
cycloneive_lcell_comb \Selector287~0 (
// Equation(s):
// \Selector287~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][10]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][10]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][10]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[0][10]~input_o ),
	.cin(gnd),
	.combout(\Selector287~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector287~0 .lut_mask = 16'hCFC0;
defparam \Selector287~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N5
dffeas \slave_wdata[1][10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector287~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][10]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \master_wdata[0][11]~input (
	.i(master_wdata_0_11),
	.ibar(gnd),
	.o(\master_wdata[0][11]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][11]~input .bus_hold = "false";
defparam \master_wdata[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneive_lcell_comb \Selector286~0 (
// Equation(s):
// \Selector286~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][11]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][11]~input_o )))

	.dataa(\master_wdata[1][11]~input_o ),
	.datab(gnd),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[0][11]~input_o ),
	.cin(gnd),
	.combout(\Selector286~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector286~0 .lut_mask = 16'hAFA0;
defparam \Selector286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N7
dffeas \slave_wdata[1][11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector286~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][11]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \master_wdata[1][12]~input (
	.i(master_wdata_1_12),
	.ibar(gnd),
	.o(\master_wdata[1][12]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][12]~input .bus_hold = "false";
defparam \master_wdata[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
cycloneive_lcell_comb \Selector285~0 (
// Equation(s):
// \Selector285~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][12]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][12]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][12]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[1][12]~input_o ),
	.cin(gnd),
	.combout(\Selector285~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector285~0 .lut_mask = 16'hFC0C;
defparam \Selector285~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N1
dffeas \slave_wdata[1][12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector285~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][12]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
cycloneive_lcell_comb \Selector284~0 (
// Equation(s):
// \Selector284~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][13]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][13]~input_o )))

	.dataa(\master_wdata[1][13]~input_o ),
	.datab(gnd),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[0][13]~input_o ),
	.cin(gnd),
	.combout(\Selector284~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector284~0 .lut_mask = 16'hAFA0;
defparam \Selector284~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N3
dffeas \slave_wdata[1][13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector284~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][13]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y41_N22
cycloneive_io_ibuf \master_wdata[0][14]~input (
	.i(master_wdata_0_14),
	.ibar(gnd),
	.o(\master_wdata[0][14]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][14]~input .bus_hold = "false";
defparam \master_wdata[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneive_lcell_comb \Selector283~0 (
// Equation(s):
// \Selector283~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][14]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][14]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][14]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[0][14]~input_o ),
	.cin(gnd),
	.combout(\Selector283~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector283~0 .lut_mask = 16'hCFC0;
defparam \Selector283~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N29
dffeas \slave_wdata[1][14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector283~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][14]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneive_lcell_comb \Selector282~0 (
// Equation(s):
// \Selector282~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][15]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][15]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][15]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[0][15]~input_o ),
	.cin(gnd),
	.combout(\Selector282~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector282~0 .lut_mask = 16'hCFC0;
defparam \Selector282~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N23
dffeas \slave_wdata[1][15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector282~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][15]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \master_wdata[0][16]~input (
	.i(master_wdata_0_16),
	.ibar(gnd),
	.o(\master_wdata[0][16]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][16]~input .bus_hold = "false";
defparam \master_wdata[0][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneive_lcell_comb \Selector281~0 (
// Equation(s):
// \Selector281~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][16]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][16]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][16]~input_o ),
	.datac(\master_wdata[0][16]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector281~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector281~0 .lut_mask = 16'hCCF0;
defparam \Selector281~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N17
dffeas \slave_wdata[1][16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector281~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][16]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y37_N15
cycloneive_io_ibuf \master_wdata[0][17]~input (
	.i(master_wdata_0_17),
	.ibar(gnd),
	.o(\master_wdata[0][17]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][17]~input .bus_hold = "false";
defparam \master_wdata[0][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneive_lcell_comb \Selector280~0 (
// Equation(s):
// \Selector280~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][17]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][17]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][17]~input_o ),
	.datac(\master_wdata[0][17]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector280~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector280~0 .lut_mask = 16'hCCF0;
defparam \Selector280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N27
dffeas \slave_wdata[1][17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector280~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][17]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N22
cycloneive_io_ibuf \master_wdata[0][18]~input (
	.i(master_wdata_0_18),
	.ibar(gnd),
	.o(\master_wdata[0][18]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][18]~input .bus_hold = "false";
defparam \master_wdata[0][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
cycloneive_lcell_comb \Selector279~0 (
// Equation(s):
// \Selector279~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][18]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][18]~input_o )))

	.dataa(\master_wdata[1][18]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[0][18]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector279~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector279~0 .lut_mask = 16'hAAF0;
defparam \Selector279~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N5
dffeas \slave_wdata[1][18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector279~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][18]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneive_lcell_comb \Selector278~0 (
// Equation(s):
// \Selector278~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][19]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][19]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][19]~input_o ),
	.datac(\master_wdata[0][19]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector278~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector278~0 .lut_mask = 16'hCCF0;
defparam \Selector278~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N23
dffeas \slave_wdata[1][19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector278~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][19]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneive_lcell_comb \Selector277~0 (
// Equation(s):
// \Selector277~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][20]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][20]~input_o ))

	.dataa(\master_wdata[0][20]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][20]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector277~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector277~0 .lut_mask = 16'hF0AA;
defparam \Selector277~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N25
dffeas \slave_wdata[1][20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector277~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][20]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
cycloneive_lcell_comb \Selector276~0 (
// Equation(s):
// \Selector276~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][21]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][21]~input_o ))

	.dataa(\master_wdata[0][21]~input_o ),
	.datab(\master_wdata[1][21]~input_o ),
	.datac(gnd),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector276~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector276~0 .lut_mask = 16'hCCAA;
defparam \Selector276~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N19
dffeas \slave_wdata[1][21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector276~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][21]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N15
cycloneive_io_ibuf \master_wdata[0][22]~input (
	.i(master_wdata_0_22),
	.ibar(gnd),
	.o(\master_wdata[0][22]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][22]~input .bus_hold = "false";
defparam \master_wdata[0][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneive_lcell_comb \Selector275~0 (
// Equation(s):
// \Selector275~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][22]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][22]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][22]~input_o ),
	.datac(\master_wdata[0][22]~input_o ),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector275~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector275~0 .lut_mask = 16'hCCF0;
defparam \Selector275~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N29
dffeas \slave_wdata[1][22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector275~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][22]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneive_lcell_comb \Selector274~0 (
// Equation(s):
// \Selector274~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][23]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][23]~input_o ))

	.dataa(\master_wdata[0][23]~input_o ),
	.datab(\master_wdata[1][23]~input_o ),
	.datac(gnd),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector274~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector274~0 .lut_mask = 16'hCCAA;
defparam \Selector274~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y23_N31
dffeas \slave_wdata[1][23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector274~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][23]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N24
cycloneive_lcell_comb \Selector273~0 (
// Equation(s):
// \Selector273~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][24]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][24]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][24]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[1][24]~input_o ),
	.cin(gnd),
	.combout(\Selector273~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector273~0 .lut_mask = 16'hFC0C;
defparam \Selector273~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N25
dffeas \slave_wdata[1][24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector273~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][24]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N2
cycloneive_lcell_comb \Selector272~0 (
// Equation(s):
// \Selector272~0_combout  = (\Selector297~0_combout  & ((\master_wdata[1][25]~input_o ))) # (!\Selector297~0_combout  & (\master_wdata[0][25]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[0][25]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[1][25]~input_o ),
	.cin(gnd),
	.combout(\Selector272~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector272~0 .lut_mask = 16'hFC0C;
defparam \Selector272~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N3
dffeas \slave_wdata[1][25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector272~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][25]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneive_lcell_comb \Selector271~0 (
// Equation(s):
// \Selector271~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][26]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][26]~input_o )))

	.dataa(\master_wdata[1][26]~input_o ),
	.datab(\master_wdata[0][26]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector271~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector271~0 .lut_mask = 16'hACAC;
defparam \Selector271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N21
dffeas \slave_wdata[1][26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector271~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][26]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneive_lcell_comb \Selector270~0 (
// Equation(s):
// \Selector270~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][27]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][27]~input_o )))

	.dataa(\master_wdata[1][27]~input_o ),
	.datab(\master_wdata[0][27]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector270~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector270~0 .lut_mask = 16'hACAC;
defparam \Selector270~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N15
dffeas \slave_wdata[1][27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector270~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][27]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneive_lcell_comb \Selector269~0 (
// Equation(s):
// \Selector269~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][28]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][28]~input_o )))

	.dataa(\master_wdata[1][28]~input_o ),
	.datab(gnd),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[0][28]~input_o ),
	.cin(gnd),
	.combout(\Selector269~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector269~0 .lut_mask = 16'hAFA0;
defparam \Selector269~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N17
dffeas \slave_wdata[1][28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector269~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][28]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N18
cycloneive_lcell_comb \Selector268~0 (
// Equation(s):
// \Selector268~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][29]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][29]~input_o )))

	.dataa(\master_wdata[1][29]~input_o ),
	.datab(\master_wdata[0][29]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector268~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector268~0 .lut_mask = 16'hACAC;
defparam \Selector268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N19
dffeas \slave_wdata[1][29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector268~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][29]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneive_lcell_comb \Selector267~0 (
// Equation(s):
// \Selector267~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][30]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][30]~input_o )))

	.dataa(\master_wdata[1][30]~input_o ),
	.datab(\master_wdata[0][30]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector267~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector267~0 .lut_mask = 16'hACAC;
defparam \Selector267~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N13
dffeas \slave_wdata[1][30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector267~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][30]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N6
cycloneive_lcell_comb \Selector266~0 (
// Equation(s):
// \Selector266~0_combout  = (\Selector297~0_combout  & (\master_wdata[1][31]~input_o )) # (!\Selector297~0_combout  & ((\master_wdata[0][31]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[1][31]~input_o ),
	.datac(\Selector297~0_combout ),
	.datad(\master_wdata[0][31]~input_o ),
	.cin(gnd),
	.combout(\Selector266~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector266~0 .lut_mask = 16'hCFC0;
defparam \Selector266~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N7
dffeas \slave_wdata[1][31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector266~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][19]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][31]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
cycloneive_lcell_comb \Selector265~0 (
// Equation(s):
// \Selector265~0_combout  = (\Selector263~0_combout  & ((\master_cmd[1]~input_o ))) # (!\Selector263~0_combout  & (\master_cmd[0]~input_o ))

	.dataa(\master_cmd[0]~input_o ),
	.datab(gnd),
	.datac(\master_cmd[1]~input_o ),
	.datad(\Selector263~0_combout ),
	.cin(gnd),
	.combout(\Selector265~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector265~0 .lut_mask = 16'hF0AA;
defparam \Selector265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N21
dffeas \slave_cmd[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector265~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_cmd[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_cmd[0]~reg0 .is_wysiwyg = "true";
defparam \slave_cmd[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N14
cycloneive_lcell_comb \Selector264~0 (
// Equation(s):
// \Selector264~0_combout  = (\Selector231~0_combout  & ((\master_cmd[1]~input_o ))) # (!\Selector231~0_combout  & (\master_cmd[0]~input_o ))

	.dataa(\master_cmd[0]~input_o ),
	.datab(gnd),
	.datac(\master_cmd[1]~input_o ),
	.datad(\Selector231~0_combout ),
	.cin(gnd),
	.combout(\Selector264~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector264~0 .lut_mask = 16'hF0AA;
defparam \Selector264~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N15
dffeas \slave_cmd[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector264~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_cmd[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_cmd[1]~reg0 .is_wysiwyg = "true";
defparam \slave_cmd[1]~reg0 .power_up = "low";
// synopsys translate_on

assign master_rdata_0_0 = \master_rdata[0][0]~output_o ;

assign master_rdata_0_1 = \master_rdata[0][1]~output_o ;

assign master_rdata_0_2 = \master_rdata[0][2]~output_o ;

assign master_rdata_0_3 = \master_rdata[0][3]~output_o ;

assign master_rdata_0_4 = \master_rdata[0][4]~output_o ;

assign master_rdata_0_5 = \master_rdata[0][5]~output_o ;

assign master_rdata_0_6 = \master_rdata[0][6]~output_o ;

assign master_rdata_0_7 = \master_rdata[0][7]~output_o ;

assign master_rdata_0_8 = \master_rdata[0][8]~output_o ;

assign master_rdata_0_9 = \master_rdata[0][9]~output_o ;

assign master_rdata_0_10 = \master_rdata[0][10]~output_o ;

assign master_rdata_0_11 = \master_rdata[0][11]~output_o ;

assign master_rdata_0_12 = \master_rdata[0][12]~output_o ;

assign master_rdata_0_13 = \master_rdata[0][13]~output_o ;

assign master_rdata_0_14 = \master_rdata[0][14]~output_o ;

assign master_rdata_0_15 = \master_rdata[0][15]~output_o ;

assign master_rdata_0_16 = \master_rdata[0][16]~output_o ;

assign master_rdata_0_17 = \master_rdata[0][17]~output_o ;

assign master_rdata_0_18 = \master_rdata[0][18]~output_o ;

assign master_rdata_0_19 = \master_rdata[0][19]~output_o ;

assign master_rdata_0_20 = \master_rdata[0][20]~output_o ;

assign master_rdata_0_21 = \master_rdata[0][21]~output_o ;

assign master_rdata_0_22 = \master_rdata[0][22]~output_o ;

assign master_rdata_0_23 = \master_rdata[0][23]~output_o ;

assign master_rdata_0_24 = \master_rdata[0][24]~output_o ;

assign master_rdata_0_25 = \master_rdata[0][25]~output_o ;

assign master_rdata_0_26 = \master_rdata[0][26]~output_o ;

assign master_rdata_0_27 = \master_rdata[0][27]~output_o ;

assign master_rdata_0_28 = \master_rdata[0][28]~output_o ;

assign master_rdata_0_29 = \master_rdata[0][29]~output_o ;

assign master_rdata_0_30 = \master_rdata[0][30]~output_o ;

assign master_rdata_0_31 = \master_rdata[0][31]~output_o ;

assign master_rdata_1_0 = \master_rdata[1][0]~output_o ;

assign master_rdata_1_1 = \master_rdata[1][1]~output_o ;

assign master_rdata_1_2 = \master_rdata[1][2]~output_o ;

assign master_rdata_1_3 = \master_rdata[1][3]~output_o ;

assign master_rdata_1_4 = \master_rdata[1][4]~output_o ;

assign master_rdata_1_5 = \master_rdata[1][5]~output_o ;

assign master_rdata_1_6 = \master_rdata[1][6]~output_o ;

assign master_rdata_1_7 = \master_rdata[1][7]~output_o ;

assign master_rdata_1_8 = \master_rdata[1][8]~output_o ;

assign master_rdata_1_9 = \master_rdata[1][9]~output_o ;

assign master_rdata_1_10 = \master_rdata[1][10]~output_o ;

assign master_rdata_1_11 = \master_rdata[1][11]~output_o ;

assign master_rdata_1_12 = \master_rdata[1][12]~output_o ;

assign master_rdata_1_13 = \master_rdata[1][13]~output_o ;

assign master_rdata_1_14 = \master_rdata[1][14]~output_o ;

assign master_rdata_1_15 = \master_rdata[1][15]~output_o ;

assign master_rdata_1_16 = \master_rdata[1][16]~output_o ;

assign master_rdata_1_17 = \master_rdata[1][17]~output_o ;

assign master_rdata_1_18 = \master_rdata[1][18]~output_o ;

assign master_rdata_1_19 = \master_rdata[1][19]~output_o ;

assign master_rdata_1_20 = \master_rdata[1][20]~output_o ;

assign master_rdata_1_21 = \master_rdata[1][21]~output_o ;

assign master_rdata_1_22 = \master_rdata[1][22]~output_o ;

assign master_rdata_1_23 = \master_rdata[1][23]~output_o ;

assign master_rdata_1_24 = \master_rdata[1][24]~output_o ;

assign master_rdata_1_25 = \master_rdata[1][25]~output_o ;

assign master_rdata_1_26 = \master_rdata[1][26]~output_o ;

assign master_rdata_1_27 = \master_rdata[1][27]~output_o ;

assign master_rdata_1_28 = \master_rdata[1][28]~output_o ;

assign master_rdata_1_29 = \master_rdata[1][29]~output_o ;

assign master_rdata_1_30 = \master_rdata[1][30]~output_o ;

assign master_rdata_1_31 = \master_rdata[1][31]~output_o ;

assign master_ack[0] = \master_ack[0]~output_o ;

assign master_ack[1] = \master_ack[1]~output_o ;

assign slave_addr_0_0 = \slave_addr[0][0]~output_o ;

assign slave_addr_0_1 = \slave_addr[0][1]~output_o ;

assign slave_addr_0_2 = \slave_addr[0][2]~output_o ;

assign slave_addr_0_3 = \slave_addr[0][3]~output_o ;

assign slave_addr_0_4 = \slave_addr[0][4]~output_o ;

assign slave_addr_0_5 = \slave_addr[0][5]~output_o ;

assign slave_addr_0_6 = \slave_addr[0][6]~output_o ;

assign slave_addr_0_7 = \slave_addr[0][7]~output_o ;

assign slave_addr_0_8 = \slave_addr[0][8]~output_o ;

assign slave_addr_0_9 = \slave_addr[0][9]~output_o ;

assign slave_addr_0_10 = \slave_addr[0][10]~output_o ;

assign slave_addr_0_11 = \slave_addr[0][11]~output_o ;

assign slave_addr_0_12 = \slave_addr[0][12]~output_o ;

assign slave_addr_0_13 = \slave_addr[0][13]~output_o ;

assign slave_addr_0_14 = \slave_addr[0][14]~output_o ;

assign slave_addr_0_15 = \slave_addr[0][15]~output_o ;

assign slave_addr_0_16 = \slave_addr[0][16]~output_o ;

assign slave_addr_0_17 = \slave_addr[0][17]~output_o ;

assign slave_addr_0_18 = \slave_addr[0][18]~output_o ;

assign slave_addr_0_19 = \slave_addr[0][19]~output_o ;

assign slave_addr_0_20 = \slave_addr[0][20]~output_o ;

assign slave_addr_0_21 = \slave_addr[0][21]~output_o ;

assign slave_addr_0_22 = \slave_addr[0][22]~output_o ;

assign slave_addr_0_23 = \slave_addr[0][23]~output_o ;

assign slave_addr_0_24 = \slave_addr[0][24]~output_o ;

assign slave_addr_0_25 = \slave_addr[0][25]~output_o ;

assign slave_addr_0_26 = \slave_addr[0][26]~output_o ;

assign slave_addr_0_27 = \slave_addr[0][27]~output_o ;

assign slave_addr_0_28 = \slave_addr[0][28]~output_o ;

assign slave_addr_0_29 = \slave_addr[0][29]~output_o ;

assign slave_addr_0_30 = \slave_addr[0][30]~output_o ;

assign slave_addr_0_31 = \slave_addr[0][31]~output_o ;

assign slave_addr_1_0 = \slave_addr[1][0]~output_o ;

assign slave_addr_1_1 = \slave_addr[1][1]~output_o ;

assign slave_addr_1_2 = \slave_addr[1][2]~output_o ;

assign slave_addr_1_3 = \slave_addr[1][3]~output_o ;

assign slave_addr_1_4 = \slave_addr[1][4]~output_o ;

assign slave_addr_1_5 = \slave_addr[1][5]~output_o ;

assign slave_addr_1_6 = \slave_addr[1][6]~output_o ;

assign slave_addr_1_7 = \slave_addr[1][7]~output_o ;

assign slave_addr_1_8 = \slave_addr[1][8]~output_o ;

assign slave_addr_1_9 = \slave_addr[1][9]~output_o ;

assign slave_addr_1_10 = \slave_addr[1][10]~output_o ;

assign slave_addr_1_11 = \slave_addr[1][11]~output_o ;

assign slave_addr_1_12 = \slave_addr[1][12]~output_o ;

assign slave_addr_1_13 = \slave_addr[1][13]~output_o ;

assign slave_addr_1_14 = \slave_addr[1][14]~output_o ;

assign slave_addr_1_15 = \slave_addr[1][15]~output_o ;

assign slave_addr_1_16 = \slave_addr[1][16]~output_o ;

assign slave_addr_1_17 = \slave_addr[1][17]~output_o ;

assign slave_addr_1_18 = \slave_addr[1][18]~output_o ;

assign slave_addr_1_19 = \slave_addr[1][19]~output_o ;

assign slave_addr_1_20 = \slave_addr[1][20]~output_o ;

assign slave_addr_1_21 = \slave_addr[1][21]~output_o ;

assign slave_addr_1_22 = \slave_addr[1][22]~output_o ;

assign slave_addr_1_23 = \slave_addr[1][23]~output_o ;

assign slave_addr_1_24 = \slave_addr[1][24]~output_o ;

assign slave_addr_1_25 = \slave_addr[1][25]~output_o ;

assign slave_addr_1_26 = \slave_addr[1][26]~output_o ;

assign slave_addr_1_27 = \slave_addr[1][27]~output_o ;

assign slave_addr_1_28 = \slave_addr[1][28]~output_o ;

assign slave_addr_1_29 = \slave_addr[1][29]~output_o ;

assign slave_addr_1_30 = \slave_addr[1][30]~output_o ;

assign slave_addr_1_31 = \slave_addr[1][31]~output_o ;

assign slave_wdata_0_0 = \slave_wdata[0][0]~output_o ;

assign slave_wdata_0_1 = \slave_wdata[0][1]~output_o ;

assign slave_wdata_0_2 = \slave_wdata[0][2]~output_o ;

assign slave_wdata_0_3 = \slave_wdata[0][3]~output_o ;

assign slave_wdata_0_4 = \slave_wdata[0][4]~output_o ;

assign slave_wdata_0_5 = \slave_wdata[0][5]~output_o ;

assign slave_wdata_0_6 = \slave_wdata[0][6]~output_o ;

assign slave_wdata_0_7 = \slave_wdata[0][7]~output_o ;

assign slave_wdata_0_8 = \slave_wdata[0][8]~output_o ;

assign slave_wdata_0_9 = \slave_wdata[0][9]~output_o ;

assign slave_wdata_0_10 = \slave_wdata[0][10]~output_o ;

assign slave_wdata_0_11 = \slave_wdata[0][11]~output_o ;

assign slave_wdata_0_12 = \slave_wdata[0][12]~output_o ;

assign slave_wdata_0_13 = \slave_wdata[0][13]~output_o ;

assign slave_wdata_0_14 = \slave_wdata[0][14]~output_o ;

assign slave_wdata_0_15 = \slave_wdata[0][15]~output_o ;

assign slave_wdata_0_16 = \slave_wdata[0][16]~output_o ;

assign slave_wdata_0_17 = \slave_wdata[0][17]~output_o ;

assign slave_wdata_0_18 = \slave_wdata[0][18]~output_o ;

assign slave_wdata_0_19 = \slave_wdata[0][19]~output_o ;

assign slave_wdata_0_20 = \slave_wdata[0][20]~output_o ;

assign slave_wdata_0_21 = \slave_wdata[0][21]~output_o ;

assign slave_wdata_0_22 = \slave_wdata[0][22]~output_o ;

assign slave_wdata_0_23 = \slave_wdata[0][23]~output_o ;

assign slave_wdata_0_24 = \slave_wdata[0][24]~output_o ;

assign slave_wdata_0_25 = \slave_wdata[0][25]~output_o ;

assign slave_wdata_0_26 = \slave_wdata[0][26]~output_o ;

assign slave_wdata_0_27 = \slave_wdata[0][27]~output_o ;

assign slave_wdata_0_28 = \slave_wdata[0][28]~output_o ;

assign slave_wdata_0_29 = \slave_wdata[0][29]~output_o ;

assign slave_wdata_0_30 = \slave_wdata[0][30]~output_o ;

assign slave_wdata_0_31 = \slave_wdata[0][31]~output_o ;

assign slave_wdata_1_0 = \slave_wdata[1][0]~output_o ;

assign slave_wdata_1_1 = \slave_wdata[1][1]~output_o ;

assign slave_wdata_1_2 = \slave_wdata[1][2]~output_o ;

assign slave_wdata_1_3 = \slave_wdata[1][3]~output_o ;

assign slave_wdata_1_4 = \slave_wdata[1][4]~output_o ;

assign slave_wdata_1_5 = \slave_wdata[1][5]~output_o ;

assign slave_wdata_1_6 = \slave_wdata[1][6]~output_o ;

assign slave_wdata_1_7 = \slave_wdata[1][7]~output_o ;

assign slave_wdata_1_8 = \slave_wdata[1][8]~output_o ;

assign slave_wdata_1_9 = \slave_wdata[1][9]~output_o ;

assign slave_wdata_1_10 = \slave_wdata[1][10]~output_o ;

assign slave_wdata_1_11 = \slave_wdata[1][11]~output_o ;

assign slave_wdata_1_12 = \slave_wdata[1][12]~output_o ;

assign slave_wdata_1_13 = \slave_wdata[1][13]~output_o ;

assign slave_wdata_1_14 = \slave_wdata[1][14]~output_o ;

assign slave_wdata_1_15 = \slave_wdata[1][15]~output_o ;

assign slave_wdata_1_16 = \slave_wdata[1][16]~output_o ;

assign slave_wdata_1_17 = \slave_wdata[1][17]~output_o ;

assign slave_wdata_1_18 = \slave_wdata[1][18]~output_o ;

assign slave_wdata_1_19 = \slave_wdata[1][19]~output_o ;

assign slave_wdata_1_20 = \slave_wdata[1][20]~output_o ;

assign slave_wdata_1_21 = \slave_wdata[1][21]~output_o ;

assign slave_wdata_1_22 = \slave_wdata[1][22]~output_o ;

assign slave_wdata_1_23 = \slave_wdata[1][23]~output_o ;

assign slave_wdata_1_24 = \slave_wdata[1][24]~output_o ;

assign slave_wdata_1_25 = \slave_wdata[1][25]~output_o ;

assign slave_wdata_1_26 = \slave_wdata[1][26]~output_o ;

assign slave_wdata_1_27 = \slave_wdata[1][27]~output_o ;

assign slave_wdata_1_28 = \slave_wdata[1][28]~output_o ;

assign slave_wdata_1_29 = \slave_wdata[1][29]~output_o ;

assign slave_wdata_1_30 = \slave_wdata[1][30]~output_o ;

assign slave_wdata_1_31 = \slave_wdata[1][31]~output_o ;

assign slave_cmd[0] = \slave_cmd[0]~output_o ;

assign slave_cmd[1] = \slave_cmd[1]~output_o ;

endmodule
