
App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08040000  08040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e04  08040194  08040194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08042f98  08042f98  00003f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08042fd0  08042fd0  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  08042fd0  08042fd0  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08042fd0  08042fd0  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08042fd0  08042fd0  00003fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08042fd4  08042fd4  00003fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08042fd8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000400c  2**0
                  CONTENTS
 10 .bss          000000a8  2000000c  2000000c  0000400c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000b4  200000b4  0000400c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008dad  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001721  00000000  00000000  0000cde9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006b0  00000000  00000000  0000e510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000514  00000000  00000000  0000ebc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f126  00000000  00000000  0000f0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a566  00000000  00000000  0002e1fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bc52c  00000000  00000000  00038760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f4c8c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001968  00000000  00000000  000f4cd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  000f6638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08040194 <__do_global_dtors_aux>:
 8040194:	b510      	push	{r4, lr}
 8040196:	4c05      	ldr	r4, [pc, #20]	@ (80401ac <__do_global_dtors_aux+0x18>)
 8040198:	7823      	ldrb	r3, [r4, #0]
 804019a:	b933      	cbnz	r3, 80401aa <__do_global_dtors_aux+0x16>
 804019c:	4b04      	ldr	r3, [pc, #16]	@ (80401b0 <__do_global_dtors_aux+0x1c>)
 804019e:	b113      	cbz	r3, 80401a6 <__do_global_dtors_aux+0x12>
 80401a0:	4804      	ldr	r0, [pc, #16]	@ (80401b4 <__do_global_dtors_aux+0x20>)
 80401a2:	f3af 8000 	nop.w
 80401a6:	2301      	movs	r3, #1
 80401a8:	7023      	strb	r3, [r4, #0]
 80401aa:	bd10      	pop	{r4, pc}
 80401ac:	2000000c 	.word	0x2000000c
 80401b0:	00000000 	.word	0x00000000
 80401b4:	08042f80 	.word	0x08042f80

080401b8 <frame_dummy>:
 80401b8:	b508      	push	{r3, lr}
 80401ba:	4b03      	ldr	r3, [pc, #12]	@ (80401c8 <frame_dummy+0x10>)
 80401bc:	b11b      	cbz	r3, 80401c6 <frame_dummy+0xe>
 80401be:	4903      	ldr	r1, [pc, #12]	@ (80401cc <frame_dummy+0x14>)
 80401c0:	4803      	ldr	r0, [pc, #12]	@ (80401d0 <frame_dummy+0x18>)
 80401c2:	f3af 8000 	nop.w
 80401c6:	bd08      	pop	{r3, pc}
 80401c8:	00000000 	.word	0x00000000
 80401cc:	20000010 	.word	0x20000010
 80401d0:	08042f80 	.word	0x08042f80

080401d4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80401d4:	b580      	push	{r7, lr}
 80401d6:	b08a      	sub	sp, #40	@ 0x28
 80401d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80401da:	f107 0314 	add.w	r3, r7, #20
 80401de:	2200      	movs	r2, #0
 80401e0:	601a      	str	r2, [r3, #0]
 80401e2:	605a      	str	r2, [r3, #4]
 80401e4:	609a      	str	r2, [r3, #8]
 80401e6:	60da      	str	r2, [r3, #12]
 80401e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80401ea:	4b4f      	ldr	r3, [pc, #316]	@ (8040328 <MX_GPIO_Init+0x154>)
 80401ec:	695b      	ldr	r3, [r3, #20]
 80401ee:	4a4e      	ldr	r2, [pc, #312]	@ (8040328 <MX_GPIO_Init+0x154>)
 80401f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80401f4:	6153      	str	r3, [r2, #20]
 80401f6:	4b4c      	ldr	r3, [pc, #304]	@ (8040328 <MX_GPIO_Init+0x154>)
 80401f8:	695b      	ldr	r3, [r3, #20]
 80401fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80401fe:	613b      	str	r3, [r7, #16]
 8040200:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8040202:	4b49      	ldr	r3, [pc, #292]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040204:	695b      	ldr	r3, [r3, #20]
 8040206:	4a48      	ldr	r2, [pc, #288]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040208:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 804020c:	6153      	str	r3, [r2, #20]
 804020e:	4b46      	ldr	r3, [pc, #280]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040210:	695b      	ldr	r3, [r3, #20]
 8040212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8040216:	60fb      	str	r3, [r7, #12]
 8040218:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 804021a:	4b43      	ldr	r3, [pc, #268]	@ (8040328 <MX_GPIO_Init+0x154>)
 804021c:	695b      	ldr	r3, [r3, #20]
 804021e:	4a42      	ldr	r2, [pc, #264]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040220:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8040224:	6153      	str	r3, [r2, #20]
 8040226:	4b40      	ldr	r3, [pc, #256]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040228:	695b      	ldr	r3, [r3, #20]
 804022a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 804022e:	60bb      	str	r3, [r7, #8]
 8040230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8040232:	4b3d      	ldr	r3, [pc, #244]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040234:	695b      	ldr	r3, [r3, #20]
 8040236:	4a3c      	ldr	r2, [pc, #240]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040238:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 804023c:	6153      	str	r3, [r2, #20]
 804023e:	4b3a      	ldr	r3, [pc, #232]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040240:	695b      	ldr	r3, [r3, #20]
 8040242:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8040246:	607b      	str	r3, [r7, #4]
 8040248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 804024a:	4b37      	ldr	r3, [pc, #220]	@ (8040328 <MX_GPIO_Init+0x154>)
 804024c:	695b      	ldr	r3, [r3, #20]
 804024e:	4a36      	ldr	r2, [pc, #216]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040250:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8040254:	6153      	str	r3, [r2, #20]
 8040256:	4b34      	ldr	r3, [pc, #208]	@ (8040328 <MX_GPIO_Init+0x154>)
 8040258:	695b      	ldr	r3, [r3, #20]
 804025a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 804025e:	603b      	str	r3, [r7, #0]
 8040260:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8040262:	2200      	movs	r2, #0
 8040264:	2120      	movs	r1, #32
 8040266:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 804026a:	f000 fd43 	bl	8040cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 804026e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8040272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8040274:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8040278:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 804027a:	2300      	movs	r3, #0
 804027c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 804027e:	f107 0314 	add.w	r3, r7, #20
 8040282:	4619      	mov	r1, r3
 8040284:	4829      	ldr	r0, [pc, #164]	@ (804032c <MX_GPIO_Init+0x158>)
 8040286:	f000 fbab 	bl	80409e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 804028a:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 804028e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8040290:	2303      	movs	r3, #3
 8040292:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040294:	2300      	movs	r3, #0
 8040296:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8040298:	f107 0314 	add.w	r3, r7, #20
 804029c:	4619      	mov	r1, r3
 804029e:	4823      	ldr	r0, [pc, #140]	@ (804032c <MX_GPIO_Init+0x158>)
 80402a0:	f000 fb9e 	bl	80409e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6
                           PA7 PA8 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 80402a4:	f649 73d3 	movw	r3, #40915	@ 0x9fd3
 80402a8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80402aa:	2303      	movs	r3, #3
 80402ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80402ae:	2300      	movs	r3, #0
 80402b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80402b2:	f107 0314 	add.w	r3, r7, #20
 80402b6:	4619      	mov	r1, r3
 80402b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80402bc:	f000 fb90 	bl	80409e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80402c0:	2320      	movs	r3, #32
 80402c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80402c4:	2301      	movs	r3, #1
 80402c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80402c8:	2300      	movs	r3, #0
 80402ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80402cc:	2300      	movs	r3, #0
 80402ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80402d0:	f107 0314 	add.w	r3, r7, #20
 80402d4:	4619      	mov	r1, r3
 80402d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80402da:	f000 fb81 	bl	80409e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80402de:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 80402e2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80402e4:	2303      	movs	r3, #3
 80402e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80402e8:	2300      	movs	r3, #0
 80402ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80402ec:	f107 0314 	add.w	r3, r7, #20
 80402f0:	4619      	mov	r1, r3
 80402f2:	480f      	ldr	r0, [pc, #60]	@ (8040330 <MX_GPIO_Init+0x15c>)
 80402f4:	f000 fb74 	bl	80409e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80402f8:	2304      	movs	r3, #4
 80402fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80402fc:	2303      	movs	r3, #3
 80402fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040300:	2300      	movs	r3, #0
 8040302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8040304:	f107 0314 	add.w	r3, r7, #20
 8040308:	4619      	mov	r1, r3
 804030a:	480a      	ldr	r0, [pc, #40]	@ (8040334 <MX_GPIO_Init+0x160>)
 804030c:	f000 fb68 	bl	80409e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8040310:	2200      	movs	r2, #0
 8040312:	2100      	movs	r1, #0
 8040314:	2028      	movs	r0, #40	@ 0x28
 8040316:	f000 fb2c 	bl	8040972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 804031a:	2028      	movs	r0, #40	@ 0x28
 804031c:	f000 fb45 	bl	80409aa <HAL_NVIC_EnableIRQ>

}
 8040320:	bf00      	nop
 8040322:	3728      	adds	r7, #40	@ 0x28
 8040324:	46bd      	mov	sp, r7
 8040326:	bd80      	pop	{r7, pc}
 8040328:	40021000 	.word	0x40021000
 804032c:	48000800 	.word	0x48000800
 8040330:	48000400 	.word	0x48000400
 8040334:	48000c00 	.word	0x48000c00

08040338 <JumpToBoot>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void JumpToBoot(void)
{
 8040338:	b580      	push	{r7, lr}
 804033a:	b086      	sub	sp, #24
 804033c:	af00      	add	r7, sp, #0
    uint32_t boot_start_address = 0x08000000;  // Start address of your application
 804033e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8040342:	617b      	str	r3, [r7, #20]
    uint32_t jump_address = *(volatile uint32_t*)(boot_start_address + 4);  // Reset vector
 8040344:	697b      	ldr	r3, [r7, #20]
 8040346:	3304      	adds	r3, #4
 8040348:	681b      	ldr	r3, [r3, #0]
 804034a:	613b      	str	r3, [r7, #16]
    uint32_t jump_stack = *(volatile uint32_t*)boot_start_address;  // Stack pointer
 804034c:	697b      	ldr	r3, [r7, #20]
 804034e:	681b      	ldr	r3, [r3, #0]
 8040350:	60fb      	str	r3, [r7, #12]
 8040352:	68fb      	ldr	r3, [r7, #12]
 8040354:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8040356:	687b      	ldr	r3, [r7, #4]
 8040358:	f383 8808 	msr	MSP, r3
}
 804035c:	bf00      	nop

    // Set the stack pointer to the application's stack pointer
    __set_MSP(jump_stack);

	// Set the vector table base address to the application address
	SCB->VTOR = boot_start_address;
 804035e:	4a05      	ldr	r2, [pc, #20]	@ (8040374 <JumpToBoot+0x3c>)
 8040360:	697b      	ldr	r3, [r7, #20]
 8040362:	6093      	str	r3, [r2, #8]

    // Jump to the application's reset handler (the reset vector)
    void (*app_reset_handler)(void) = (void (*)(void))jump_address;
 8040364:	693b      	ldr	r3, [r7, #16]
 8040366:	60bb      	str	r3, [r7, #8]
    app_reset_handler();  // Call the application
 8040368:	68bb      	ldr	r3, [r7, #8]
 804036a:	4798      	blx	r3
}
 804036c:	bf00      	nop
 804036e:	3718      	adds	r7, #24
 8040370:	46bd      	mov	sp, r7
 8040372:	bd80      	pop	{r7, pc}
 8040374:	e000ed00 	.word	0xe000ed00

08040378 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8040378:	b580      	push	{r7, lr}
 804037a:	b082      	sub	sp, #8
 804037c:	af00      	add	r7, sp, #0
 804037e:	4603      	mov	r3, r0
 8040380:	80fb      	strh	r3, [r7, #6]
	if ( GPIO_Pin == B1_Pin )
 8040382:	88fb      	ldrh	r3, [r7, #6]
 8040384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8040388:	d101      	bne.n	804038e <HAL_GPIO_EXTI_Callback+0x16>
	{
		JumpToBoot();
 804038a:	f7ff ffd5 	bl	8040338 <JumpToBoot>
	}
}
 804038e:	bf00      	nop
 8040390:	3708      	adds	r7, #8
 8040392:	46bd      	mov	sp, r7
 8040394:	bd80      	pop	{r7, pc}

08040396 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8040396:	b580      	push	{r7, lr}
 8040398:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 804039a:	f000 f985 	bl	80406a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 804039e:	f000 f811 	bl	80403c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80403a2:	f7ff ff17 	bl	80401d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80403a6:	f000 f8e3 	bl	8040570 <MX_USART2_UART_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 80403aa:	b662      	cpsie	i
}
 80403ac:	bf00      	nop

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin( LD2_GPIO_Port, LD2_Pin );
 80403ae:	2120      	movs	r1, #32
 80403b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80403b4:	f000 fcb6 	bl	8040d24 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80403b8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80403bc:	f000 f9da 	bl	8040774 <HAL_Delay>
	  HAL_GPIO_TogglePin( LD2_GPIO_Port, LD2_Pin );
 80403c0:	bf00      	nop
 80403c2:	e7f4      	b.n	80403ae <main+0x18>

080403c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80403c4:	b580      	push	{r7, lr}
 80403c6:	b0a6      	sub	sp, #152	@ 0x98
 80403c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80403ca:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80403ce:	2228      	movs	r2, #40	@ 0x28
 80403d0:	2100      	movs	r1, #0
 80403d2:	4618      	mov	r0, r3
 80403d4:	f002 fda7 	bl	8042f26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80403d8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80403dc:	2200      	movs	r2, #0
 80403de:	601a      	str	r2, [r3, #0]
 80403e0:	605a      	str	r2, [r3, #4]
 80403e2:	609a      	str	r2, [r3, #8]
 80403e4:	60da      	str	r2, [r3, #12]
 80403e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80403e8:	1d3b      	adds	r3, r7, #4
 80403ea:	2258      	movs	r2, #88	@ 0x58
 80403ec:	2100      	movs	r1, #0
 80403ee:	4618      	mov	r0, r3
 80403f0:	f002 fd99 	bl	8042f26 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80403f4:	2302      	movs	r3, #2
 80403f6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80403f8:	2301      	movs	r3, #1
 80403fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80403fc:	2310      	movs	r3, #16
 80403fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8040402:	2302      	movs	r3, #2
 8040404:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8040408:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 804040c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8040410:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8040414:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8040418:	2300      	movs	r3, #0
 804041a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804041e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8040422:	4618      	mov	r0, r3
 8040424:	f000 fcb0 	bl	8040d88 <HAL_RCC_OscConfig>
 8040428:	4603      	mov	r3, r0
 804042a:	2b00      	cmp	r3, #0
 804042c:	d001      	beq.n	8040432 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 804042e:	f000 f827 	bl	8040480 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8040432:	230f      	movs	r3, #15
 8040434:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8040436:	2302      	movs	r3, #2
 8040438:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 804043a:	2300      	movs	r3, #0
 804043c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 804043e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8040442:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8040444:	2300      	movs	r3, #0
 8040446:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8040448:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 804044c:	2102      	movs	r1, #2
 804044e:	4618      	mov	r0, r3
 8040450:	f001 fcee 	bl	8041e30 <HAL_RCC_ClockConfig>
 8040454:	4603      	mov	r3, r0
 8040456:	2b00      	cmp	r3, #0
 8040458:	d001      	beq.n	804045e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 804045a:	f000 f811 	bl	8040480 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 804045e:	2302      	movs	r3, #2
 8040460:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8040462:	2300      	movs	r3, #0
 8040464:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8040466:	1d3b      	adds	r3, r7, #4
 8040468:	4618      	mov	r0, r3
 804046a:	f001 ff01 	bl	8042270 <HAL_RCCEx_PeriphCLKConfig>
 804046e:	4603      	mov	r3, r0
 8040470:	2b00      	cmp	r3, #0
 8040472:	d001      	beq.n	8040478 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8040474:	f000 f804 	bl	8040480 <Error_Handler>
  }
}
 8040478:	bf00      	nop
 804047a:	3798      	adds	r7, #152	@ 0x98
 804047c:	46bd      	mov	sp, r7
 804047e:	bd80      	pop	{r7, pc}

08040480 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040480:	b480      	push	{r7}
 8040482:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8040484:	b672      	cpsid	i
}
 8040486:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8040488:	bf00      	nop
 804048a:	e7fd      	b.n	8040488 <Error_Handler+0x8>

0804048c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 804048c:	b580      	push	{r7, lr}
 804048e:	b082      	sub	sp, #8
 8040490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040492:	4b0f      	ldr	r3, [pc, #60]	@ (80404d0 <HAL_MspInit+0x44>)
 8040494:	699b      	ldr	r3, [r3, #24]
 8040496:	4a0e      	ldr	r2, [pc, #56]	@ (80404d0 <HAL_MspInit+0x44>)
 8040498:	f043 0301 	orr.w	r3, r3, #1
 804049c:	6193      	str	r3, [r2, #24]
 804049e:	4b0c      	ldr	r3, [pc, #48]	@ (80404d0 <HAL_MspInit+0x44>)
 80404a0:	699b      	ldr	r3, [r3, #24]
 80404a2:	f003 0301 	and.w	r3, r3, #1
 80404a6:	607b      	str	r3, [r7, #4]
 80404a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80404aa:	4b09      	ldr	r3, [pc, #36]	@ (80404d0 <HAL_MspInit+0x44>)
 80404ac:	69db      	ldr	r3, [r3, #28]
 80404ae:	4a08      	ldr	r2, [pc, #32]	@ (80404d0 <HAL_MspInit+0x44>)
 80404b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80404b4:	61d3      	str	r3, [r2, #28]
 80404b6:	4b06      	ldr	r3, [pc, #24]	@ (80404d0 <HAL_MspInit+0x44>)
 80404b8:	69db      	ldr	r3, [r3, #28]
 80404ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80404be:	603b      	str	r3, [r7, #0]
 80404c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80404c2:	2007      	movs	r0, #7
 80404c4:	f000 fa4a 	bl	804095c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80404c8:	bf00      	nop
 80404ca:	3708      	adds	r7, #8
 80404cc:	46bd      	mov	sp, r7
 80404ce:	bd80      	pop	{r7, pc}
 80404d0:	40021000 	.word	0x40021000

080404d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80404d4:	b480      	push	{r7}
 80404d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80404d8:	bf00      	nop
 80404da:	e7fd      	b.n	80404d8 <NMI_Handler+0x4>

080404dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80404dc:	b480      	push	{r7}
 80404de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80404e0:	bf00      	nop
 80404e2:	e7fd      	b.n	80404e0 <HardFault_Handler+0x4>

080404e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80404e4:	b480      	push	{r7}
 80404e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80404e8:	bf00      	nop
 80404ea:	e7fd      	b.n	80404e8 <MemManage_Handler+0x4>

080404ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80404ec:	b480      	push	{r7}
 80404ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80404f0:	bf00      	nop
 80404f2:	e7fd      	b.n	80404f0 <BusFault_Handler+0x4>

080404f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80404f4:	b480      	push	{r7}
 80404f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80404f8:	bf00      	nop
 80404fa:	e7fd      	b.n	80404f8 <UsageFault_Handler+0x4>

080404fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80404fc:	b480      	push	{r7}
 80404fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8040500:	bf00      	nop
 8040502:	46bd      	mov	sp, r7
 8040504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040508:	4770      	bx	lr

0804050a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 804050a:	b480      	push	{r7}
 804050c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 804050e:	bf00      	nop
 8040510:	46bd      	mov	sp, r7
 8040512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040516:	4770      	bx	lr

08040518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8040518:	b480      	push	{r7}
 804051a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 804051c:	bf00      	nop
 804051e:	46bd      	mov	sp, r7
 8040520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040524:	4770      	bx	lr

08040526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8040526:	b580      	push	{r7, lr}
 8040528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 804052a:	f000 f903 	bl	8040734 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 804052e:	bf00      	nop
 8040530:	bd80      	pop	{r7, pc}

08040532 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8040532:	b580      	push	{r7, lr}
 8040534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8040536:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 804053a:	f000 fc0d 	bl	8040d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 804053e:	bf00      	nop
 8040540:	bd80      	pop	{r7, pc}
	...

08040544 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8040544:	b480      	push	{r7}
 8040546:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8040548:	4b07      	ldr	r3, [pc, #28]	@ (8040568 <SystemInit+0x24>)
 804054a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804054e:	4a06      	ldr	r2, [pc, #24]	@ (8040568 <SystemInit+0x24>)
 8040550:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8040554:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8040558:	4b03      	ldr	r3, [pc, #12]	@ (8040568 <SystemInit+0x24>)
 804055a:	4a04      	ldr	r2, [pc, #16]	@ (804056c <SystemInit+0x28>)
 804055c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 804055e:	bf00      	nop
 8040560:	46bd      	mov	sp, r7
 8040562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040566:	4770      	bx	lr
 8040568:	e000ed00 	.word	0xe000ed00
 804056c:	08040000 	.word	0x08040000

08040570 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8040570:	b580      	push	{r7, lr}
 8040572:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8040574:	4b14      	ldr	r3, [pc, #80]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 8040576:	4a15      	ldr	r2, [pc, #84]	@ (80405cc <MX_USART2_UART_Init+0x5c>)
 8040578:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 804057a:	4b13      	ldr	r3, [pc, #76]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 804057c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8040580:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8040582:	4b11      	ldr	r3, [pc, #68]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 8040584:	2200      	movs	r2, #0
 8040586:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8040588:	4b0f      	ldr	r3, [pc, #60]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 804058a:	2200      	movs	r2, #0
 804058c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 804058e:	4b0e      	ldr	r3, [pc, #56]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 8040590:	2200      	movs	r2, #0
 8040592:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8040594:	4b0c      	ldr	r3, [pc, #48]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 8040596:	220c      	movs	r2, #12
 8040598:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 804059a:	4b0b      	ldr	r3, [pc, #44]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 804059c:	2200      	movs	r2, #0
 804059e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80405a0:	4b09      	ldr	r3, [pc, #36]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 80405a2:	2200      	movs	r2, #0
 80405a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80405a6:	4b08      	ldr	r3, [pc, #32]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 80405a8:	2200      	movs	r2, #0
 80405aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80405ac:	4b06      	ldr	r3, [pc, #24]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 80405ae:	2200      	movs	r2, #0
 80405b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80405b2:	4805      	ldr	r0, [pc, #20]	@ (80405c8 <MX_USART2_UART_Init+0x58>)
 80405b4:	f002 f87a 	bl	80426ac <HAL_UART_Init>
 80405b8:	4603      	mov	r3, r0
 80405ba:	2b00      	cmp	r3, #0
 80405bc:	d001      	beq.n	80405c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80405be:	f7ff ff5f 	bl	8040480 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80405c2:	bf00      	nop
 80405c4:	bd80      	pop	{r7, pc}
 80405c6:	bf00      	nop
 80405c8:	20000028 	.word	0x20000028
 80405cc:	40004400 	.word	0x40004400

080405d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80405d0:	b580      	push	{r7, lr}
 80405d2:	b08a      	sub	sp, #40	@ 0x28
 80405d4:	af00      	add	r7, sp, #0
 80405d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80405d8:	f107 0314 	add.w	r3, r7, #20
 80405dc:	2200      	movs	r2, #0
 80405de:	601a      	str	r2, [r3, #0]
 80405e0:	605a      	str	r2, [r3, #4]
 80405e2:	609a      	str	r2, [r3, #8]
 80405e4:	60da      	str	r2, [r3, #12]
 80405e6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80405e8:	687b      	ldr	r3, [r7, #4]
 80405ea:	681b      	ldr	r3, [r3, #0]
 80405ec:	4a17      	ldr	r2, [pc, #92]	@ (804064c <HAL_UART_MspInit+0x7c>)
 80405ee:	4293      	cmp	r3, r2
 80405f0:	d128      	bne.n	8040644 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80405f2:	4b17      	ldr	r3, [pc, #92]	@ (8040650 <HAL_UART_MspInit+0x80>)
 80405f4:	69db      	ldr	r3, [r3, #28]
 80405f6:	4a16      	ldr	r2, [pc, #88]	@ (8040650 <HAL_UART_MspInit+0x80>)
 80405f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80405fc:	61d3      	str	r3, [r2, #28]
 80405fe:	4b14      	ldr	r3, [pc, #80]	@ (8040650 <HAL_UART_MspInit+0x80>)
 8040600:	69db      	ldr	r3, [r3, #28]
 8040602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8040606:	613b      	str	r3, [r7, #16]
 8040608:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 804060a:	4b11      	ldr	r3, [pc, #68]	@ (8040650 <HAL_UART_MspInit+0x80>)
 804060c:	695b      	ldr	r3, [r3, #20]
 804060e:	4a10      	ldr	r2, [pc, #64]	@ (8040650 <HAL_UART_MspInit+0x80>)
 8040610:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8040614:	6153      	str	r3, [r2, #20]
 8040616:	4b0e      	ldr	r3, [pc, #56]	@ (8040650 <HAL_UART_MspInit+0x80>)
 8040618:	695b      	ldr	r3, [r3, #20]
 804061a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 804061e:	60fb      	str	r3, [r7, #12]
 8040620:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8040622:	230c      	movs	r3, #12
 8040624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8040626:	2302      	movs	r3, #2
 8040628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 804062a:	2300      	movs	r3, #0
 804062c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804062e:	2300      	movs	r3, #0
 8040630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8040632:	2307      	movs	r3, #7
 8040634:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8040636:	f107 0314 	add.w	r3, r7, #20
 804063a:	4619      	mov	r1, r3
 804063c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8040640:	f000 f9ce 	bl	80409e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8040644:	bf00      	nop
 8040646:	3728      	adds	r7, #40	@ 0x28
 8040648:	46bd      	mov	sp, r7
 804064a:	bd80      	pop	{r7, pc}
 804064c:	40004400 	.word	0x40004400
 8040650:	40021000 	.word	0x40021000

08040654 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8040654:	f8df d034 	ldr.w	sp, [pc, #52]	@ 804068c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8040658:	f7ff ff74 	bl	8040544 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 804065c:	480c      	ldr	r0, [pc, #48]	@ (8040690 <LoopForever+0x6>)
  ldr r1, =_edata
 804065e:	490d      	ldr	r1, [pc, #52]	@ (8040694 <LoopForever+0xa>)
  ldr r2, =_sidata
 8040660:	4a0d      	ldr	r2, [pc, #52]	@ (8040698 <LoopForever+0xe>)
  movs r3, #0
 8040662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8040664:	e002      	b.n	804066c <LoopCopyDataInit>

08040666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8040666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8040668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 804066a:	3304      	adds	r3, #4

0804066c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 804066c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 804066e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8040670:	d3f9      	bcc.n	8040666 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8040672:	4a0a      	ldr	r2, [pc, #40]	@ (804069c <LoopForever+0x12>)
  ldr r4, =_ebss
 8040674:	4c0a      	ldr	r4, [pc, #40]	@ (80406a0 <LoopForever+0x16>)
  movs r3, #0
 8040676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8040678:	e001      	b.n	804067e <LoopFillZerobss>

0804067a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 804067a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 804067c:	3204      	adds	r2, #4

0804067e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 804067e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8040680:	d3fb      	bcc.n	804067a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8040682:	f002 fc59 	bl	8042f38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8040686:	f7ff fe86 	bl	8040396 <main>

0804068a <LoopForever>:

LoopForever:
    b LoopForever
 804068a:	e7fe      	b.n	804068a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 804068c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8040690:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8040694:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8040698:	08042fd8 	.word	0x08042fd8
  ldr r2, =_sbss
 804069c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80406a0:	200000b4 	.word	0x200000b4

080406a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80406a4:	e7fe      	b.n	80406a4 <ADC1_2_IRQHandler>
	...

080406a8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80406a8:	b580      	push	{r7, lr}
 80406aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80406ac:	4b08      	ldr	r3, [pc, #32]	@ (80406d0 <HAL_Init+0x28>)
 80406ae:	681b      	ldr	r3, [r3, #0]
 80406b0:	4a07      	ldr	r2, [pc, #28]	@ (80406d0 <HAL_Init+0x28>)
 80406b2:	f043 0310 	orr.w	r3, r3, #16
 80406b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80406b8:	2003      	movs	r0, #3
 80406ba:	f000 f94f 	bl	804095c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80406be:	2000      	movs	r0, #0
 80406c0:	f000 f808 	bl	80406d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80406c4:	f7ff fee2 	bl	804048c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80406c8:	2300      	movs	r3, #0
}
 80406ca:	4618      	mov	r0, r3
 80406cc:	bd80      	pop	{r7, pc}
 80406ce:	bf00      	nop
 80406d0:	40022000 	.word	0x40022000

080406d4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80406d4:	b580      	push	{r7, lr}
 80406d6:	b082      	sub	sp, #8
 80406d8:	af00      	add	r7, sp, #0
 80406da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80406dc:	4b12      	ldr	r3, [pc, #72]	@ (8040728 <HAL_InitTick+0x54>)
 80406de:	681a      	ldr	r2, [r3, #0]
 80406e0:	4b12      	ldr	r3, [pc, #72]	@ (804072c <HAL_InitTick+0x58>)
 80406e2:	781b      	ldrb	r3, [r3, #0]
 80406e4:	4619      	mov	r1, r3
 80406e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80406ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80406ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80406f2:	4618      	mov	r0, r3
 80406f4:	f000 f967 	bl	80409c6 <HAL_SYSTICK_Config>
 80406f8:	4603      	mov	r3, r0
 80406fa:	2b00      	cmp	r3, #0
 80406fc:	d001      	beq.n	8040702 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80406fe:	2301      	movs	r3, #1
 8040700:	e00e      	b.n	8040720 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8040702:	687b      	ldr	r3, [r7, #4]
 8040704:	2b0f      	cmp	r3, #15
 8040706:	d80a      	bhi.n	804071e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8040708:	2200      	movs	r2, #0
 804070a:	6879      	ldr	r1, [r7, #4]
 804070c:	f04f 30ff 	mov.w	r0, #4294967295
 8040710:	f000 f92f 	bl	8040972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8040714:	4a06      	ldr	r2, [pc, #24]	@ (8040730 <HAL_InitTick+0x5c>)
 8040716:	687b      	ldr	r3, [r7, #4]
 8040718:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 804071a:	2300      	movs	r3, #0
 804071c:	e000      	b.n	8040720 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 804071e:	2301      	movs	r3, #1
}
 8040720:	4618      	mov	r0, r3
 8040722:	3708      	adds	r7, #8
 8040724:	46bd      	mov	sp, r7
 8040726:	bd80      	pop	{r7, pc}
 8040728:	20000000 	.word	0x20000000
 804072c:	20000008 	.word	0x20000008
 8040730:	20000004 	.word	0x20000004

08040734 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8040734:	b480      	push	{r7}
 8040736:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8040738:	4b06      	ldr	r3, [pc, #24]	@ (8040754 <HAL_IncTick+0x20>)
 804073a:	781b      	ldrb	r3, [r3, #0]
 804073c:	461a      	mov	r2, r3
 804073e:	4b06      	ldr	r3, [pc, #24]	@ (8040758 <HAL_IncTick+0x24>)
 8040740:	681b      	ldr	r3, [r3, #0]
 8040742:	4413      	add	r3, r2
 8040744:	4a04      	ldr	r2, [pc, #16]	@ (8040758 <HAL_IncTick+0x24>)
 8040746:	6013      	str	r3, [r2, #0]
}
 8040748:	bf00      	nop
 804074a:	46bd      	mov	sp, r7
 804074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040750:	4770      	bx	lr
 8040752:	bf00      	nop
 8040754:	20000008 	.word	0x20000008
 8040758:	200000b0 	.word	0x200000b0

0804075c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 804075c:	b480      	push	{r7}
 804075e:	af00      	add	r7, sp, #0
  return uwTick;  
 8040760:	4b03      	ldr	r3, [pc, #12]	@ (8040770 <HAL_GetTick+0x14>)
 8040762:	681b      	ldr	r3, [r3, #0]
}
 8040764:	4618      	mov	r0, r3
 8040766:	46bd      	mov	sp, r7
 8040768:	f85d 7b04 	ldr.w	r7, [sp], #4
 804076c:	4770      	bx	lr
 804076e:	bf00      	nop
 8040770:	200000b0 	.word	0x200000b0

08040774 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8040774:	b580      	push	{r7, lr}
 8040776:	b084      	sub	sp, #16
 8040778:	af00      	add	r7, sp, #0
 804077a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 804077c:	f7ff ffee 	bl	804075c <HAL_GetTick>
 8040780:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8040782:	687b      	ldr	r3, [r7, #4]
 8040784:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8040786:	68fb      	ldr	r3, [r7, #12]
 8040788:	f1b3 3fff 	cmp.w	r3, #4294967295
 804078c:	d005      	beq.n	804079a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 804078e:	4b0a      	ldr	r3, [pc, #40]	@ (80407b8 <HAL_Delay+0x44>)
 8040790:	781b      	ldrb	r3, [r3, #0]
 8040792:	461a      	mov	r2, r3
 8040794:	68fb      	ldr	r3, [r7, #12]
 8040796:	4413      	add	r3, r2
 8040798:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 804079a:	bf00      	nop
 804079c:	f7ff ffde 	bl	804075c <HAL_GetTick>
 80407a0:	4602      	mov	r2, r0
 80407a2:	68bb      	ldr	r3, [r7, #8]
 80407a4:	1ad3      	subs	r3, r2, r3
 80407a6:	68fa      	ldr	r2, [r7, #12]
 80407a8:	429a      	cmp	r2, r3
 80407aa:	d8f7      	bhi.n	804079c <HAL_Delay+0x28>
  {
  }
}
 80407ac:	bf00      	nop
 80407ae:	bf00      	nop
 80407b0:	3710      	adds	r7, #16
 80407b2:	46bd      	mov	sp, r7
 80407b4:	bd80      	pop	{r7, pc}
 80407b6:	bf00      	nop
 80407b8:	20000008 	.word	0x20000008

080407bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80407bc:	b480      	push	{r7}
 80407be:	b085      	sub	sp, #20
 80407c0:	af00      	add	r7, sp, #0
 80407c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80407c4:	687b      	ldr	r3, [r7, #4]
 80407c6:	f003 0307 	and.w	r3, r3, #7
 80407ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80407cc:	4b0c      	ldr	r3, [pc, #48]	@ (8040800 <__NVIC_SetPriorityGrouping+0x44>)
 80407ce:	68db      	ldr	r3, [r3, #12]
 80407d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80407d2:	68ba      	ldr	r2, [r7, #8]
 80407d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80407d8:	4013      	ands	r3, r2
 80407da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80407dc:	68fb      	ldr	r3, [r7, #12]
 80407de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80407e0:	68bb      	ldr	r3, [r7, #8]
 80407e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80407e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80407e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80407ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80407ee:	4a04      	ldr	r2, [pc, #16]	@ (8040800 <__NVIC_SetPriorityGrouping+0x44>)
 80407f0:	68bb      	ldr	r3, [r7, #8]
 80407f2:	60d3      	str	r3, [r2, #12]
}
 80407f4:	bf00      	nop
 80407f6:	3714      	adds	r7, #20
 80407f8:	46bd      	mov	sp, r7
 80407fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80407fe:	4770      	bx	lr
 8040800:	e000ed00 	.word	0xe000ed00

08040804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8040804:	b480      	push	{r7}
 8040806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8040808:	4b04      	ldr	r3, [pc, #16]	@ (804081c <__NVIC_GetPriorityGrouping+0x18>)
 804080a:	68db      	ldr	r3, [r3, #12]
 804080c:	0a1b      	lsrs	r3, r3, #8
 804080e:	f003 0307 	and.w	r3, r3, #7
}
 8040812:	4618      	mov	r0, r3
 8040814:	46bd      	mov	sp, r7
 8040816:	f85d 7b04 	ldr.w	r7, [sp], #4
 804081a:	4770      	bx	lr
 804081c:	e000ed00 	.word	0xe000ed00

08040820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8040820:	b480      	push	{r7}
 8040822:	b083      	sub	sp, #12
 8040824:	af00      	add	r7, sp, #0
 8040826:	4603      	mov	r3, r0
 8040828:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 804082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804082e:	2b00      	cmp	r3, #0
 8040830:	db0b      	blt.n	804084a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8040832:	79fb      	ldrb	r3, [r7, #7]
 8040834:	f003 021f 	and.w	r2, r3, #31
 8040838:	4907      	ldr	r1, [pc, #28]	@ (8040858 <__NVIC_EnableIRQ+0x38>)
 804083a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804083e:	095b      	lsrs	r3, r3, #5
 8040840:	2001      	movs	r0, #1
 8040842:	fa00 f202 	lsl.w	r2, r0, r2
 8040846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 804084a:	bf00      	nop
 804084c:	370c      	adds	r7, #12
 804084e:	46bd      	mov	sp, r7
 8040850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040854:	4770      	bx	lr
 8040856:	bf00      	nop
 8040858:	e000e100 	.word	0xe000e100

0804085c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 804085c:	b480      	push	{r7}
 804085e:	b083      	sub	sp, #12
 8040860:	af00      	add	r7, sp, #0
 8040862:	4603      	mov	r3, r0
 8040864:	6039      	str	r1, [r7, #0]
 8040866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804086c:	2b00      	cmp	r3, #0
 804086e:	db0a      	blt.n	8040886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040870:	683b      	ldr	r3, [r7, #0]
 8040872:	b2da      	uxtb	r2, r3
 8040874:	490c      	ldr	r1, [pc, #48]	@ (80408a8 <__NVIC_SetPriority+0x4c>)
 8040876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804087a:	0112      	lsls	r2, r2, #4
 804087c:	b2d2      	uxtb	r2, r2
 804087e:	440b      	add	r3, r1
 8040880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8040884:	e00a      	b.n	804089c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040886:	683b      	ldr	r3, [r7, #0]
 8040888:	b2da      	uxtb	r2, r3
 804088a:	4908      	ldr	r1, [pc, #32]	@ (80408ac <__NVIC_SetPriority+0x50>)
 804088c:	79fb      	ldrb	r3, [r7, #7]
 804088e:	f003 030f 	and.w	r3, r3, #15
 8040892:	3b04      	subs	r3, #4
 8040894:	0112      	lsls	r2, r2, #4
 8040896:	b2d2      	uxtb	r2, r2
 8040898:	440b      	add	r3, r1
 804089a:	761a      	strb	r2, [r3, #24]
}
 804089c:	bf00      	nop
 804089e:	370c      	adds	r7, #12
 80408a0:	46bd      	mov	sp, r7
 80408a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80408a6:	4770      	bx	lr
 80408a8:	e000e100 	.word	0xe000e100
 80408ac:	e000ed00 	.word	0xe000ed00

080408b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80408b0:	b480      	push	{r7}
 80408b2:	b089      	sub	sp, #36	@ 0x24
 80408b4:	af00      	add	r7, sp, #0
 80408b6:	60f8      	str	r0, [r7, #12]
 80408b8:	60b9      	str	r1, [r7, #8]
 80408ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80408bc:	68fb      	ldr	r3, [r7, #12]
 80408be:	f003 0307 	and.w	r3, r3, #7
 80408c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80408c4:	69fb      	ldr	r3, [r7, #28]
 80408c6:	f1c3 0307 	rsb	r3, r3, #7
 80408ca:	2b04      	cmp	r3, #4
 80408cc:	bf28      	it	cs
 80408ce:	2304      	movcs	r3, #4
 80408d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80408d2:	69fb      	ldr	r3, [r7, #28]
 80408d4:	3304      	adds	r3, #4
 80408d6:	2b06      	cmp	r3, #6
 80408d8:	d902      	bls.n	80408e0 <NVIC_EncodePriority+0x30>
 80408da:	69fb      	ldr	r3, [r7, #28]
 80408dc:	3b03      	subs	r3, #3
 80408de:	e000      	b.n	80408e2 <NVIC_EncodePriority+0x32>
 80408e0:	2300      	movs	r3, #0
 80408e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80408e4:	f04f 32ff 	mov.w	r2, #4294967295
 80408e8:	69bb      	ldr	r3, [r7, #24]
 80408ea:	fa02 f303 	lsl.w	r3, r2, r3
 80408ee:	43da      	mvns	r2, r3
 80408f0:	68bb      	ldr	r3, [r7, #8]
 80408f2:	401a      	ands	r2, r3
 80408f4:	697b      	ldr	r3, [r7, #20]
 80408f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80408f8:	f04f 31ff 	mov.w	r1, #4294967295
 80408fc:	697b      	ldr	r3, [r7, #20]
 80408fe:	fa01 f303 	lsl.w	r3, r1, r3
 8040902:	43d9      	mvns	r1, r3
 8040904:	687b      	ldr	r3, [r7, #4]
 8040906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040908:	4313      	orrs	r3, r2
         );
}
 804090a:	4618      	mov	r0, r3
 804090c:	3724      	adds	r7, #36	@ 0x24
 804090e:	46bd      	mov	sp, r7
 8040910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040914:	4770      	bx	lr
	...

08040918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8040918:	b580      	push	{r7, lr}
 804091a:	b082      	sub	sp, #8
 804091c:	af00      	add	r7, sp, #0
 804091e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8040920:	687b      	ldr	r3, [r7, #4]
 8040922:	3b01      	subs	r3, #1
 8040924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8040928:	d301      	bcc.n	804092e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 804092a:	2301      	movs	r3, #1
 804092c:	e00f      	b.n	804094e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 804092e:	4a0a      	ldr	r2, [pc, #40]	@ (8040958 <SysTick_Config+0x40>)
 8040930:	687b      	ldr	r3, [r7, #4]
 8040932:	3b01      	subs	r3, #1
 8040934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8040936:	210f      	movs	r1, #15
 8040938:	f04f 30ff 	mov.w	r0, #4294967295
 804093c:	f7ff ff8e 	bl	804085c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8040940:	4b05      	ldr	r3, [pc, #20]	@ (8040958 <SysTick_Config+0x40>)
 8040942:	2200      	movs	r2, #0
 8040944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8040946:	4b04      	ldr	r3, [pc, #16]	@ (8040958 <SysTick_Config+0x40>)
 8040948:	2207      	movs	r2, #7
 804094a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 804094c:	2300      	movs	r3, #0
}
 804094e:	4618      	mov	r0, r3
 8040950:	3708      	adds	r7, #8
 8040952:	46bd      	mov	sp, r7
 8040954:	bd80      	pop	{r7, pc}
 8040956:	bf00      	nop
 8040958:	e000e010 	.word	0xe000e010

0804095c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 804095c:	b580      	push	{r7, lr}
 804095e:	b082      	sub	sp, #8
 8040960:	af00      	add	r7, sp, #0
 8040962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8040964:	6878      	ldr	r0, [r7, #4]
 8040966:	f7ff ff29 	bl	80407bc <__NVIC_SetPriorityGrouping>
}
 804096a:	bf00      	nop
 804096c:	3708      	adds	r7, #8
 804096e:	46bd      	mov	sp, r7
 8040970:	bd80      	pop	{r7, pc}

08040972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040972:	b580      	push	{r7, lr}
 8040974:	b086      	sub	sp, #24
 8040976:	af00      	add	r7, sp, #0
 8040978:	4603      	mov	r3, r0
 804097a:	60b9      	str	r1, [r7, #8]
 804097c:	607a      	str	r2, [r7, #4]
 804097e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8040980:	2300      	movs	r3, #0
 8040982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8040984:	f7ff ff3e 	bl	8040804 <__NVIC_GetPriorityGrouping>
 8040988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 804098a:	687a      	ldr	r2, [r7, #4]
 804098c:	68b9      	ldr	r1, [r7, #8]
 804098e:	6978      	ldr	r0, [r7, #20]
 8040990:	f7ff ff8e 	bl	80408b0 <NVIC_EncodePriority>
 8040994:	4602      	mov	r2, r0
 8040996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 804099a:	4611      	mov	r1, r2
 804099c:	4618      	mov	r0, r3
 804099e:	f7ff ff5d 	bl	804085c <__NVIC_SetPriority>
}
 80409a2:	bf00      	nop
 80409a4:	3718      	adds	r7, #24
 80409a6:	46bd      	mov	sp, r7
 80409a8:	bd80      	pop	{r7, pc}

080409aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80409aa:	b580      	push	{r7, lr}
 80409ac:	b082      	sub	sp, #8
 80409ae:	af00      	add	r7, sp, #0
 80409b0:	4603      	mov	r3, r0
 80409b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80409b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80409b8:	4618      	mov	r0, r3
 80409ba:	f7ff ff31 	bl	8040820 <__NVIC_EnableIRQ>
}
 80409be:	bf00      	nop
 80409c0:	3708      	adds	r7, #8
 80409c2:	46bd      	mov	sp, r7
 80409c4:	bd80      	pop	{r7, pc}

080409c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80409c6:	b580      	push	{r7, lr}
 80409c8:	b082      	sub	sp, #8
 80409ca:	af00      	add	r7, sp, #0
 80409cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80409ce:	6878      	ldr	r0, [r7, #4]
 80409d0:	f7ff ffa2 	bl	8040918 <SysTick_Config>
 80409d4:	4603      	mov	r3, r0
}
 80409d6:	4618      	mov	r0, r3
 80409d8:	3708      	adds	r7, #8
 80409da:	46bd      	mov	sp, r7
 80409dc:	bd80      	pop	{r7, pc}
	...

080409e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80409e0:	b480      	push	{r7}
 80409e2:	b087      	sub	sp, #28
 80409e4:	af00      	add	r7, sp, #0
 80409e6:	6078      	str	r0, [r7, #4]
 80409e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80409ea:	2300      	movs	r3, #0
 80409ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80409ee:	e160      	b.n	8040cb2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80409f0:	683b      	ldr	r3, [r7, #0]
 80409f2:	681a      	ldr	r2, [r3, #0]
 80409f4:	2101      	movs	r1, #1
 80409f6:	697b      	ldr	r3, [r7, #20]
 80409f8:	fa01 f303 	lsl.w	r3, r1, r3
 80409fc:	4013      	ands	r3, r2
 80409fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8040a00:	68fb      	ldr	r3, [r7, #12]
 8040a02:	2b00      	cmp	r3, #0
 8040a04:	f000 8152 	beq.w	8040cac <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8040a08:	683b      	ldr	r3, [r7, #0]
 8040a0a:	685b      	ldr	r3, [r3, #4]
 8040a0c:	f003 0303 	and.w	r3, r3, #3
 8040a10:	2b01      	cmp	r3, #1
 8040a12:	d005      	beq.n	8040a20 <HAL_GPIO_Init+0x40>
 8040a14:	683b      	ldr	r3, [r7, #0]
 8040a16:	685b      	ldr	r3, [r3, #4]
 8040a18:	f003 0303 	and.w	r3, r3, #3
 8040a1c:	2b02      	cmp	r3, #2
 8040a1e:	d130      	bne.n	8040a82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8040a20:	687b      	ldr	r3, [r7, #4]
 8040a22:	689b      	ldr	r3, [r3, #8]
 8040a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8040a26:	697b      	ldr	r3, [r7, #20]
 8040a28:	005b      	lsls	r3, r3, #1
 8040a2a:	2203      	movs	r2, #3
 8040a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8040a30:	43db      	mvns	r3, r3
 8040a32:	693a      	ldr	r2, [r7, #16]
 8040a34:	4013      	ands	r3, r2
 8040a36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8040a38:	683b      	ldr	r3, [r7, #0]
 8040a3a:	68da      	ldr	r2, [r3, #12]
 8040a3c:	697b      	ldr	r3, [r7, #20]
 8040a3e:	005b      	lsls	r3, r3, #1
 8040a40:	fa02 f303 	lsl.w	r3, r2, r3
 8040a44:	693a      	ldr	r2, [r7, #16]
 8040a46:	4313      	orrs	r3, r2
 8040a48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8040a4a:	687b      	ldr	r3, [r7, #4]
 8040a4c:	693a      	ldr	r2, [r7, #16]
 8040a4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8040a50:	687b      	ldr	r3, [r7, #4]
 8040a52:	685b      	ldr	r3, [r3, #4]
 8040a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8040a56:	2201      	movs	r2, #1
 8040a58:	697b      	ldr	r3, [r7, #20]
 8040a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8040a5e:	43db      	mvns	r3, r3
 8040a60:	693a      	ldr	r2, [r7, #16]
 8040a62:	4013      	ands	r3, r2
 8040a64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8040a66:	683b      	ldr	r3, [r7, #0]
 8040a68:	685b      	ldr	r3, [r3, #4]
 8040a6a:	091b      	lsrs	r3, r3, #4
 8040a6c:	f003 0201 	and.w	r2, r3, #1
 8040a70:	697b      	ldr	r3, [r7, #20]
 8040a72:	fa02 f303 	lsl.w	r3, r2, r3
 8040a76:	693a      	ldr	r2, [r7, #16]
 8040a78:	4313      	orrs	r3, r2
 8040a7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8040a7c:	687b      	ldr	r3, [r7, #4]
 8040a7e:	693a      	ldr	r2, [r7, #16]
 8040a80:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8040a82:	683b      	ldr	r3, [r7, #0]
 8040a84:	685b      	ldr	r3, [r3, #4]
 8040a86:	f003 0303 	and.w	r3, r3, #3
 8040a8a:	2b03      	cmp	r3, #3
 8040a8c:	d017      	beq.n	8040abe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8040a8e:	687b      	ldr	r3, [r7, #4]
 8040a90:	68db      	ldr	r3, [r3, #12]
 8040a92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8040a94:	697b      	ldr	r3, [r7, #20]
 8040a96:	005b      	lsls	r3, r3, #1
 8040a98:	2203      	movs	r2, #3
 8040a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8040a9e:	43db      	mvns	r3, r3
 8040aa0:	693a      	ldr	r2, [r7, #16]
 8040aa2:	4013      	ands	r3, r2
 8040aa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8040aa6:	683b      	ldr	r3, [r7, #0]
 8040aa8:	689a      	ldr	r2, [r3, #8]
 8040aaa:	697b      	ldr	r3, [r7, #20]
 8040aac:	005b      	lsls	r3, r3, #1
 8040aae:	fa02 f303 	lsl.w	r3, r2, r3
 8040ab2:	693a      	ldr	r2, [r7, #16]
 8040ab4:	4313      	orrs	r3, r2
 8040ab6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8040ab8:	687b      	ldr	r3, [r7, #4]
 8040aba:	693a      	ldr	r2, [r7, #16]
 8040abc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8040abe:	683b      	ldr	r3, [r7, #0]
 8040ac0:	685b      	ldr	r3, [r3, #4]
 8040ac2:	f003 0303 	and.w	r3, r3, #3
 8040ac6:	2b02      	cmp	r3, #2
 8040ac8:	d123      	bne.n	8040b12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8040aca:	697b      	ldr	r3, [r7, #20]
 8040acc:	08da      	lsrs	r2, r3, #3
 8040ace:	687b      	ldr	r3, [r7, #4]
 8040ad0:	3208      	adds	r2, #8
 8040ad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8040ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8040ad8:	697b      	ldr	r3, [r7, #20]
 8040ada:	f003 0307 	and.w	r3, r3, #7
 8040ade:	009b      	lsls	r3, r3, #2
 8040ae0:	220f      	movs	r2, #15
 8040ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8040ae6:	43db      	mvns	r3, r3
 8040ae8:	693a      	ldr	r2, [r7, #16]
 8040aea:	4013      	ands	r3, r2
 8040aec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8040aee:	683b      	ldr	r3, [r7, #0]
 8040af0:	691a      	ldr	r2, [r3, #16]
 8040af2:	697b      	ldr	r3, [r7, #20]
 8040af4:	f003 0307 	and.w	r3, r3, #7
 8040af8:	009b      	lsls	r3, r3, #2
 8040afa:	fa02 f303 	lsl.w	r3, r2, r3
 8040afe:	693a      	ldr	r2, [r7, #16]
 8040b00:	4313      	orrs	r3, r2
 8040b02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8040b04:	697b      	ldr	r3, [r7, #20]
 8040b06:	08da      	lsrs	r2, r3, #3
 8040b08:	687b      	ldr	r3, [r7, #4]
 8040b0a:	3208      	adds	r2, #8
 8040b0c:	6939      	ldr	r1, [r7, #16]
 8040b0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8040b12:	687b      	ldr	r3, [r7, #4]
 8040b14:	681b      	ldr	r3, [r3, #0]
 8040b16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8040b18:	697b      	ldr	r3, [r7, #20]
 8040b1a:	005b      	lsls	r3, r3, #1
 8040b1c:	2203      	movs	r2, #3
 8040b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8040b22:	43db      	mvns	r3, r3
 8040b24:	693a      	ldr	r2, [r7, #16]
 8040b26:	4013      	ands	r3, r2
 8040b28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8040b2a:	683b      	ldr	r3, [r7, #0]
 8040b2c:	685b      	ldr	r3, [r3, #4]
 8040b2e:	f003 0203 	and.w	r2, r3, #3
 8040b32:	697b      	ldr	r3, [r7, #20]
 8040b34:	005b      	lsls	r3, r3, #1
 8040b36:	fa02 f303 	lsl.w	r3, r2, r3
 8040b3a:	693a      	ldr	r2, [r7, #16]
 8040b3c:	4313      	orrs	r3, r2
 8040b3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8040b40:	687b      	ldr	r3, [r7, #4]
 8040b42:	693a      	ldr	r2, [r7, #16]
 8040b44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8040b46:	683b      	ldr	r3, [r7, #0]
 8040b48:	685b      	ldr	r3, [r3, #4]
 8040b4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8040b4e:	2b00      	cmp	r3, #0
 8040b50:	f000 80ac 	beq.w	8040cac <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040b54:	4b5e      	ldr	r3, [pc, #376]	@ (8040cd0 <HAL_GPIO_Init+0x2f0>)
 8040b56:	699b      	ldr	r3, [r3, #24]
 8040b58:	4a5d      	ldr	r2, [pc, #372]	@ (8040cd0 <HAL_GPIO_Init+0x2f0>)
 8040b5a:	f043 0301 	orr.w	r3, r3, #1
 8040b5e:	6193      	str	r3, [r2, #24]
 8040b60:	4b5b      	ldr	r3, [pc, #364]	@ (8040cd0 <HAL_GPIO_Init+0x2f0>)
 8040b62:	699b      	ldr	r3, [r3, #24]
 8040b64:	f003 0301 	and.w	r3, r3, #1
 8040b68:	60bb      	str	r3, [r7, #8]
 8040b6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8040b6c:	4a59      	ldr	r2, [pc, #356]	@ (8040cd4 <HAL_GPIO_Init+0x2f4>)
 8040b6e:	697b      	ldr	r3, [r7, #20]
 8040b70:	089b      	lsrs	r3, r3, #2
 8040b72:	3302      	adds	r3, #2
 8040b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8040b78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8040b7a:	697b      	ldr	r3, [r7, #20]
 8040b7c:	f003 0303 	and.w	r3, r3, #3
 8040b80:	009b      	lsls	r3, r3, #2
 8040b82:	220f      	movs	r2, #15
 8040b84:	fa02 f303 	lsl.w	r3, r2, r3
 8040b88:	43db      	mvns	r3, r3
 8040b8a:	693a      	ldr	r2, [r7, #16]
 8040b8c:	4013      	ands	r3, r2
 8040b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8040b90:	687b      	ldr	r3, [r7, #4]
 8040b92:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8040b96:	d025      	beq.n	8040be4 <HAL_GPIO_Init+0x204>
 8040b98:	687b      	ldr	r3, [r7, #4]
 8040b9a:	4a4f      	ldr	r2, [pc, #316]	@ (8040cd8 <HAL_GPIO_Init+0x2f8>)
 8040b9c:	4293      	cmp	r3, r2
 8040b9e:	d01f      	beq.n	8040be0 <HAL_GPIO_Init+0x200>
 8040ba0:	687b      	ldr	r3, [r7, #4]
 8040ba2:	4a4e      	ldr	r2, [pc, #312]	@ (8040cdc <HAL_GPIO_Init+0x2fc>)
 8040ba4:	4293      	cmp	r3, r2
 8040ba6:	d019      	beq.n	8040bdc <HAL_GPIO_Init+0x1fc>
 8040ba8:	687b      	ldr	r3, [r7, #4]
 8040baa:	4a4d      	ldr	r2, [pc, #308]	@ (8040ce0 <HAL_GPIO_Init+0x300>)
 8040bac:	4293      	cmp	r3, r2
 8040bae:	d013      	beq.n	8040bd8 <HAL_GPIO_Init+0x1f8>
 8040bb0:	687b      	ldr	r3, [r7, #4]
 8040bb2:	4a4c      	ldr	r2, [pc, #304]	@ (8040ce4 <HAL_GPIO_Init+0x304>)
 8040bb4:	4293      	cmp	r3, r2
 8040bb6:	d00d      	beq.n	8040bd4 <HAL_GPIO_Init+0x1f4>
 8040bb8:	687b      	ldr	r3, [r7, #4]
 8040bba:	4a4b      	ldr	r2, [pc, #300]	@ (8040ce8 <HAL_GPIO_Init+0x308>)
 8040bbc:	4293      	cmp	r3, r2
 8040bbe:	d007      	beq.n	8040bd0 <HAL_GPIO_Init+0x1f0>
 8040bc0:	687b      	ldr	r3, [r7, #4]
 8040bc2:	4a4a      	ldr	r2, [pc, #296]	@ (8040cec <HAL_GPIO_Init+0x30c>)
 8040bc4:	4293      	cmp	r3, r2
 8040bc6:	d101      	bne.n	8040bcc <HAL_GPIO_Init+0x1ec>
 8040bc8:	2306      	movs	r3, #6
 8040bca:	e00c      	b.n	8040be6 <HAL_GPIO_Init+0x206>
 8040bcc:	2307      	movs	r3, #7
 8040bce:	e00a      	b.n	8040be6 <HAL_GPIO_Init+0x206>
 8040bd0:	2305      	movs	r3, #5
 8040bd2:	e008      	b.n	8040be6 <HAL_GPIO_Init+0x206>
 8040bd4:	2304      	movs	r3, #4
 8040bd6:	e006      	b.n	8040be6 <HAL_GPIO_Init+0x206>
 8040bd8:	2303      	movs	r3, #3
 8040bda:	e004      	b.n	8040be6 <HAL_GPIO_Init+0x206>
 8040bdc:	2302      	movs	r3, #2
 8040bde:	e002      	b.n	8040be6 <HAL_GPIO_Init+0x206>
 8040be0:	2301      	movs	r3, #1
 8040be2:	e000      	b.n	8040be6 <HAL_GPIO_Init+0x206>
 8040be4:	2300      	movs	r3, #0
 8040be6:	697a      	ldr	r2, [r7, #20]
 8040be8:	f002 0203 	and.w	r2, r2, #3
 8040bec:	0092      	lsls	r2, r2, #2
 8040bee:	4093      	lsls	r3, r2
 8040bf0:	693a      	ldr	r2, [r7, #16]
 8040bf2:	4313      	orrs	r3, r2
 8040bf4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8040bf6:	4937      	ldr	r1, [pc, #220]	@ (8040cd4 <HAL_GPIO_Init+0x2f4>)
 8040bf8:	697b      	ldr	r3, [r7, #20]
 8040bfa:	089b      	lsrs	r3, r3, #2
 8040bfc:	3302      	adds	r3, #2
 8040bfe:	693a      	ldr	r2, [r7, #16]
 8040c00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8040c04:	4b3a      	ldr	r3, [pc, #232]	@ (8040cf0 <HAL_GPIO_Init+0x310>)
 8040c06:	689b      	ldr	r3, [r3, #8]
 8040c08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040c0a:	68fb      	ldr	r3, [r7, #12]
 8040c0c:	43db      	mvns	r3, r3
 8040c0e:	693a      	ldr	r2, [r7, #16]
 8040c10:	4013      	ands	r3, r2
 8040c12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8040c14:	683b      	ldr	r3, [r7, #0]
 8040c16:	685b      	ldr	r3, [r3, #4]
 8040c18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8040c1c:	2b00      	cmp	r3, #0
 8040c1e:	d003      	beq.n	8040c28 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8040c20:	693a      	ldr	r2, [r7, #16]
 8040c22:	68fb      	ldr	r3, [r7, #12]
 8040c24:	4313      	orrs	r3, r2
 8040c26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8040c28:	4a31      	ldr	r2, [pc, #196]	@ (8040cf0 <HAL_GPIO_Init+0x310>)
 8040c2a:	693b      	ldr	r3, [r7, #16]
 8040c2c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8040c2e:	4b30      	ldr	r3, [pc, #192]	@ (8040cf0 <HAL_GPIO_Init+0x310>)
 8040c30:	68db      	ldr	r3, [r3, #12]
 8040c32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040c34:	68fb      	ldr	r3, [r7, #12]
 8040c36:	43db      	mvns	r3, r3
 8040c38:	693a      	ldr	r2, [r7, #16]
 8040c3a:	4013      	ands	r3, r2
 8040c3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8040c3e:	683b      	ldr	r3, [r7, #0]
 8040c40:	685b      	ldr	r3, [r3, #4]
 8040c42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8040c46:	2b00      	cmp	r3, #0
 8040c48:	d003      	beq.n	8040c52 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8040c4a:	693a      	ldr	r2, [r7, #16]
 8040c4c:	68fb      	ldr	r3, [r7, #12]
 8040c4e:	4313      	orrs	r3, r2
 8040c50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8040c52:	4a27      	ldr	r2, [pc, #156]	@ (8040cf0 <HAL_GPIO_Init+0x310>)
 8040c54:	693b      	ldr	r3, [r7, #16]
 8040c56:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8040c58:	4b25      	ldr	r3, [pc, #148]	@ (8040cf0 <HAL_GPIO_Init+0x310>)
 8040c5a:	685b      	ldr	r3, [r3, #4]
 8040c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040c5e:	68fb      	ldr	r3, [r7, #12]
 8040c60:	43db      	mvns	r3, r3
 8040c62:	693a      	ldr	r2, [r7, #16]
 8040c64:	4013      	ands	r3, r2
 8040c66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8040c68:	683b      	ldr	r3, [r7, #0]
 8040c6a:	685b      	ldr	r3, [r3, #4]
 8040c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8040c70:	2b00      	cmp	r3, #0
 8040c72:	d003      	beq.n	8040c7c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8040c74:	693a      	ldr	r2, [r7, #16]
 8040c76:	68fb      	ldr	r3, [r7, #12]
 8040c78:	4313      	orrs	r3, r2
 8040c7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8040c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8040cf0 <HAL_GPIO_Init+0x310>)
 8040c7e:	693b      	ldr	r3, [r7, #16]
 8040c80:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8040c82:	4b1b      	ldr	r3, [pc, #108]	@ (8040cf0 <HAL_GPIO_Init+0x310>)
 8040c84:	681b      	ldr	r3, [r3, #0]
 8040c86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040c88:	68fb      	ldr	r3, [r7, #12]
 8040c8a:	43db      	mvns	r3, r3
 8040c8c:	693a      	ldr	r2, [r7, #16]
 8040c8e:	4013      	ands	r3, r2
 8040c90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8040c92:	683b      	ldr	r3, [r7, #0]
 8040c94:	685b      	ldr	r3, [r3, #4]
 8040c96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8040c9a:	2b00      	cmp	r3, #0
 8040c9c:	d003      	beq.n	8040ca6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8040c9e:	693a      	ldr	r2, [r7, #16]
 8040ca0:	68fb      	ldr	r3, [r7, #12]
 8040ca2:	4313      	orrs	r3, r2
 8040ca4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8040ca6:	4a12      	ldr	r2, [pc, #72]	@ (8040cf0 <HAL_GPIO_Init+0x310>)
 8040ca8:	693b      	ldr	r3, [r7, #16]
 8040caa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8040cac:	697b      	ldr	r3, [r7, #20]
 8040cae:	3301      	adds	r3, #1
 8040cb0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8040cb2:	683b      	ldr	r3, [r7, #0]
 8040cb4:	681a      	ldr	r2, [r3, #0]
 8040cb6:	697b      	ldr	r3, [r7, #20]
 8040cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8040cbc:	2b00      	cmp	r3, #0
 8040cbe:	f47f ae97 	bne.w	80409f0 <HAL_GPIO_Init+0x10>
  }
}
 8040cc2:	bf00      	nop
 8040cc4:	bf00      	nop
 8040cc6:	371c      	adds	r7, #28
 8040cc8:	46bd      	mov	sp, r7
 8040cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040cce:	4770      	bx	lr
 8040cd0:	40021000 	.word	0x40021000
 8040cd4:	40010000 	.word	0x40010000
 8040cd8:	48000400 	.word	0x48000400
 8040cdc:	48000800 	.word	0x48000800
 8040ce0:	48000c00 	.word	0x48000c00
 8040ce4:	48001000 	.word	0x48001000
 8040ce8:	48001400 	.word	0x48001400
 8040cec:	48001800 	.word	0x48001800
 8040cf0:	40010400 	.word	0x40010400

08040cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8040cf4:	b480      	push	{r7}
 8040cf6:	b083      	sub	sp, #12
 8040cf8:	af00      	add	r7, sp, #0
 8040cfa:	6078      	str	r0, [r7, #4]
 8040cfc:	460b      	mov	r3, r1
 8040cfe:	807b      	strh	r3, [r7, #2]
 8040d00:	4613      	mov	r3, r2
 8040d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8040d04:	787b      	ldrb	r3, [r7, #1]
 8040d06:	2b00      	cmp	r3, #0
 8040d08:	d003      	beq.n	8040d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8040d0a:	887a      	ldrh	r2, [r7, #2]
 8040d0c:	687b      	ldr	r3, [r7, #4]
 8040d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8040d10:	e002      	b.n	8040d18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8040d12:	887a      	ldrh	r2, [r7, #2]
 8040d14:	687b      	ldr	r3, [r7, #4]
 8040d16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8040d18:	bf00      	nop
 8040d1a:	370c      	adds	r7, #12
 8040d1c:	46bd      	mov	sp, r7
 8040d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040d22:	4770      	bx	lr

08040d24 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8040d24:	b480      	push	{r7}
 8040d26:	b085      	sub	sp, #20
 8040d28:	af00      	add	r7, sp, #0
 8040d2a:	6078      	str	r0, [r7, #4]
 8040d2c:	460b      	mov	r3, r1
 8040d2e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8040d30:	687b      	ldr	r3, [r7, #4]
 8040d32:	695b      	ldr	r3, [r3, #20]
 8040d34:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8040d36:	887a      	ldrh	r2, [r7, #2]
 8040d38:	68fb      	ldr	r3, [r7, #12]
 8040d3a:	4013      	ands	r3, r2
 8040d3c:	041a      	lsls	r2, r3, #16
 8040d3e:	68fb      	ldr	r3, [r7, #12]
 8040d40:	43d9      	mvns	r1, r3
 8040d42:	887b      	ldrh	r3, [r7, #2]
 8040d44:	400b      	ands	r3, r1
 8040d46:	431a      	orrs	r2, r3
 8040d48:	687b      	ldr	r3, [r7, #4]
 8040d4a:	619a      	str	r2, [r3, #24]
}
 8040d4c:	bf00      	nop
 8040d4e:	3714      	adds	r7, #20
 8040d50:	46bd      	mov	sp, r7
 8040d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040d56:	4770      	bx	lr

08040d58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8040d58:	b580      	push	{r7, lr}
 8040d5a:	b082      	sub	sp, #8
 8040d5c:	af00      	add	r7, sp, #0
 8040d5e:	4603      	mov	r3, r0
 8040d60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8040d62:	4b08      	ldr	r3, [pc, #32]	@ (8040d84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8040d64:	695a      	ldr	r2, [r3, #20]
 8040d66:	88fb      	ldrh	r3, [r7, #6]
 8040d68:	4013      	ands	r3, r2
 8040d6a:	2b00      	cmp	r3, #0
 8040d6c:	d006      	beq.n	8040d7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8040d6e:	4a05      	ldr	r2, [pc, #20]	@ (8040d84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8040d70:	88fb      	ldrh	r3, [r7, #6]
 8040d72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8040d74:	88fb      	ldrh	r3, [r7, #6]
 8040d76:	4618      	mov	r0, r3
 8040d78:	f7ff fafe 	bl	8040378 <HAL_GPIO_EXTI_Callback>
  }
}
 8040d7c:	bf00      	nop
 8040d7e:	3708      	adds	r7, #8
 8040d80:	46bd      	mov	sp, r7
 8040d82:	bd80      	pop	{r7, pc}
 8040d84:	40010400 	.word	0x40010400

08040d88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8040d88:	b580      	push	{r7, lr}
 8040d8a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8040d8e:	af00      	add	r7, sp, #0
 8040d90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8040d94:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8040d98:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8040d9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8040d9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8040da2:	681b      	ldr	r3, [r3, #0]
 8040da4:	2b00      	cmp	r3, #0
 8040da6:	d102      	bne.n	8040dae <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8040da8:	2301      	movs	r3, #1
 8040daa:	f001 b83a 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8040dae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8040db2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8040db6:	681b      	ldr	r3, [r3, #0]
 8040db8:	681b      	ldr	r3, [r3, #0]
 8040dba:	f003 0301 	and.w	r3, r3, #1
 8040dbe:	2b00      	cmp	r3, #0
 8040dc0:	f000 816f 	beq.w	80410a2 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8040dc4:	4bb5      	ldr	r3, [pc, #724]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040dc6:	685b      	ldr	r3, [r3, #4]
 8040dc8:	f003 030c 	and.w	r3, r3, #12
 8040dcc:	2b04      	cmp	r3, #4
 8040dce:	d00c      	beq.n	8040dea <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8040dd0:	4bb2      	ldr	r3, [pc, #712]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040dd2:	685b      	ldr	r3, [r3, #4]
 8040dd4:	f003 030c 	and.w	r3, r3, #12
 8040dd8:	2b08      	cmp	r3, #8
 8040dda:	d15c      	bne.n	8040e96 <HAL_RCC_OscConfig+0x10e>
 8040ddc:	4baf      	ldr	r3, [pc, #700]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040dde:	685b      	ldr	r3, [r3, #4]
 8040de0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8040de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8040de8:	d155      	bne.n	8040e96 <HAL_RCC_OscConfig+0x10e>
 8040dea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8040dee:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8040df2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8040df6:	fa93 f3a3 	rbit	r3, r3
 8040dfa:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8040dfe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8040e02:	fab3 f383 	clz	r3, r3
 8040e06:	b2db      	uxtb	r3, r3
 8040e08:	095b      	lsrs	r3, r3, #5
 8040e0a:	b2db      	uxtb	r3, r3
 8040e0c:	f043 0301 	orr.w	r3, r3, #1
 8040e10:	b2db      	uxtb	r3, r3
 8040e12:	2b01      	cmp	r3, #1
 8040e14:	d102      	bne.n	8040e1c <HAL_RCC_OscConfig+0x94>
 8040e16:	4ba1      	ldr	r3, [pc, #644]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040e18:	681b      	ldr	r3, [r3, #0]
 8040e1a:	e015      	b.n	8040e48 <HAL_RCC_OscConfig+0xc0>
 8040e1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8040e20:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8040e24:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8040e28:	fa93 f3a3 	rbit	r3, r3
 8040e2c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8040e30:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8040e34:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8040e38:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8040e3c:	fa93 f3a3 	rbit	r3, r3
 8040e40:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8040e44:	4b95      	ldr	r3, [pc, #596]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8040e48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8040e4c:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8040e50:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8040e54:	fa92 f2a2 	rbit	r2, r2
 8040e58:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8040e5c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8040e60:	fab2 f282 	clz	r2, r2
 8040e64:	b2d2      	uxtb	r2, r2
 8040e66:	f042 0220 	orr.w	r2, r2, #32
 8040e6a:	b2d2      	uxtb	r2, r2
 8040e6c:	f002 021f 	and.w	r2, r2, #31
 8040e70:	2101      	movs	r1, #1
 8040e72:	fa01 f202 	lsl.w	r2, r1, r2
 8040e76:	4013      	ands	r3, r2
 8040e78:	2b00      	cmp	r3, #0
 8040e7a:	f000 8111 	beq.w	80410a0 <HAL_RCC_OscConfig+0x318>
 8040e7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8040e82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8040e86:	681b      	ldr	r3, [r3, #0]
 8040e88:	685b      	ldr	r3, [r3, #4]
 8040e8a:	2b00      	cmp	r3, #0
 8040e8c:	f040 8108 	bne.w	80410a0 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8040e90:	2301      	movs	r3, #1
 8040e92:	f000 bfc6 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8040e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8040e9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8040e9e:	681b      	ldr	r3, [r3, #0]
 8040ea0:	685b      	ldr	r3, [r3, #4]
 8040ea2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8040ea6:	d106      	bne.n	8040eb6 <HAL_RCC_OscConfig+0x12e>
 8040ea8:	4b7c      	ldr	r3, [pc, #496]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040eaa:	681b      	ldr	r3, [r3, #0]
 8040eac:	4a7b      	ldr	r2, [pc, #492]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040eae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8040eb2:	6013      	str	r3, [r2, #0]
 8040eb4:	e036      	b.n	8040f24 <HAL_RCC_OscConfig+0x19c>
 8040eb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8040eba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8040ebe:	681b      	ldr	r3, [r3, #0]
 8040ec0:	685b      	ldr	r3, [r3, #4]
 8040ec2:	2b00      	cmp	r3, #0
 8040ec4:	d10c      	bne.n	8040ee0 <HAL_RCC_OscConfig+0x158>
 8040ec6:	4b75      	ldr	r3, [pc, #468]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040ec8:	681b      	ldr	r3, [r3, #0]
 8040eca:	4a74      	ldr	r2, [pc, #464]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040ecc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8040ed0:	6013      	str	r3, [r2, #0]
 8040ed2:	4b72      	ldr	r3, [pc, #456]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040ed4:	681b      	ldr	r3, [r3, #0]
 8040ed6:	4a71      	ldr	r2, [pc, #452]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040ed8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8040edc:	6013      	str	r3, [r2, #0]
 8040ede:	e021      	b.n	8040f24 <HAL_RCC_OscConfig+0x19c>
 8040ee0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8040ee4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8040ee8:	681b      	ldr	r3, [r3, #0]
 8040eea:	685b      	ldr	r3, [r3, #4]
 8040eec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8040ef0:	d10c      	bne.n	8040f0c <HAL_RCC_OscConfig+0x184>
 8040ef2:	4b6a      	ldr	r3, [pc, #424]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040ef4:	681b      	ldr	r3, [r3, #0]
 8040ef6:	4a69      	ldr	r2, [pc, #420]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8040efc:	6013      	str	r3, [r2, #0]
 8040efe:	4b67      	ldr	r3, [pc, #412]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040f00:	681b      	ldr	r3, [r3, #0]
 8040f02:	4a66      	ldr	r2, [pc, #408]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040f04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8040f08:	6013      	str	r3, [r2, #0]
 8040f0a:	e00b      	b.n	8040f24 <HAL_RCC_OscConfig+0x19c>
 8040f0c:	4b63      	ldr	r3, [pc, #396]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040f0e:	681b      	ldr	r3, [r3, #0]
 8040f10:	4a62      	ldr	r2, [pc, #392]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040f12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8040f16:	6013      	str	r3, [r2, #0]
 8040f18:	4b60      	ldr	r3, [pc, #384]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040f1a:	681b      	ldr	r3, [r3, #0]
 8040f1c:	4a5f      	ldr	r2, [pc, #380]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040f1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8040f22:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8040f24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8040f28:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8040f2c:	681b      	ldr	r3, [r3, #0]
 8040f2e:	685b      	ldr	r3, [r3, #4]
 8040f30:	2b00      	cmp	r3, #0
 8040f32:	d059      	beq.n	8040fe8 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8040f34:	f7ff fc12 	bl	804075c <HAL_GetTick>
 8040f38:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8040f3c:	e00a      	b.n	8040f54 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8040f3e:	f7ff fc0d 	bl	804075c <HAL_GetTick>
 8040f42:	4602      	mov	r2, r0
 8040f44:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8040f48:	1ad3      	subs	r3, r2, r3
 8040f4a:	2b64      	cmp	r3, #100	@ 0x64
 8040f4c:	d902      	bls.n	8040f54 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8040f4e:	2303      	movs	r3, #3
 8040f50:	f000 bf67 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>
 8040f54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8040f58:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8040f5c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8040f60:	fa93 f3a3 	rbit	r3, r3
 8040f64:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8040f68:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8040f6c:	fab3 f383 	clz	r3, r3
 8040f70:	b2db      	uxtb	r3, r3
 8040f72:	095b      	lsrs	r3, r3, #5
 8040f74:	b2db      	uxtb	r3, r3
 8040f76:	f043 0301 	orr.w	r3, r3, #1
 8040f7a:	b2db      	uxtb	r3, r3
 8040f7c:	2b01      	cmp	r3, #1
 8040f7e:	d102      	bne.n	8040f86 <HAL_RCC_OscConfig+0x1fe>
 8040f80:	4b46      	ldr	r3, [pc, #280]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040f82:	681b      	ldr	r3, [r3, #0]
 8040f84:	e015      	b.n	8040fb2 <HAL_RCC_OscConfig+0x22a>
 8040f86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8040f8a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8040f8e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8040f92:	fa93 f3a3 	rbit	r3, r3
 8040f96:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8040f9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8040f9e:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8040fa2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8040fa6:	fa93 f3a3 	rbit	r3, r3
 8040faa:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8040fae:	4b3b      	ldr	r3, [pc, #236]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8040fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8040fb2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8040fb6:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8040fba:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8040fbe:	fa92 f2a2 	rbit	r2, r2
 8040fc2:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8040fc6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8040fca:	fab2 f282 	clz	r2, r2
 8040fce:	b2d2      	uxtb	r2, r2
 8040fd0:	f042 0220 	orr.w	r2, r2, #32
 8040fd4:	b2d2      	uxtb	r2, r2
 8040fd6:	f002 021f 	and.w	r2, r2, #31
 8040fda:	2101      	movs	r1, #1
 8040fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8040fe0:	4013      	ands	r3, r2
 8040fe2:	2b00      	cmp	r3, #0
 8040fe4:	d0ab      	beq.n	8040f3e <HAL_RCC_OscConfig+0x1b6>
 8040fe6:	e05c      	b.n	80410a2 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8040fe8:	f7ff fbb8 	bl	804075c <HAL_GetTick>
 8040fec:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8040ff0:	e00a      	b.n	8041008 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8040ff2:	f7ff fbb3 	bl	804075c <HAL_GetTick>
 8040ff6:	4602      	mov	r2, r0
 8040ff8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8040ffc:	1ad3      	subs	r3, r2, r3
 8040ffe:	2b64      	cmp	r3, #100	@ 0x64
 8041000:	d902      	bls.n	8041008 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8041002:	2303      	movs	r3, #3
 8041004:	f000 bf0d 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041008:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 804100c:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041010:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8041014:	fa93 f3a3 	rbit	r3, r3
 8041018:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 804101c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8041020:	fab3 f383 	clz	r3, r3
 8041024:	b2db      	uxtb	r3, r3
 8041026:	095b      	lsrs	r3, r3, #5
 8041028:	b2db      	uxtb	r3, r3
 804102a:	f043 0301 	orr.w	r3, r3, #1
 804102e:	b2db      	uxtb	r3, r3
 8041030:	2b01      	cmp	r3, #1
 8041032:	d102      	bne.n	804103a <HAL_RCC_OscConfig+0x2b2>
 8041034:	4b19      	ldr	r3, [pc, #100]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8041036:	681b      	ldr	r3, [r3, #0]
 8041038:	e015      	b.n	8041066 <HAL_RCC_OscConfig+0x2de>
 804103a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 804103e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041042:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8041046:	fa93 f3a3 	rbit	r3, r3
 804104a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 804104e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8041052:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8041056:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 804105a:	fa93 f3a3 	rbit	r3, r3
 804105e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8041062:	4b0e      	ldr	r3, [pc, #56]	@ (804109c <HAL_RCC_OscConfig+0x314>)
 8041064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041066:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 804106a:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 804106e:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8041072:	fa92 f2a2 	rbit	r2, r2
 8041076:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 804107a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 804107e:	fab2 f282 	clz	r2, r2
 8041082:	b2d2      	uxtb	r2, r2
 8041084:	f042 0220 	orr.w	r2, r2, #32
 8041088:	b2d2      	uxtb	r2, r2
 804108a:	f002 021f 	and.w	r2, r2, #31
 804108e:	2101      	movs	r1, #1
 8041090:	fa01 f202 	lsl.w	r2, r1, r2
 8041094:	4013      	ands	r3, r2
 8041096:	2b00      	cmp	r3, #0
 8041098:	d1ab      	bne.n	8040ff2 <HAL_RCC_OscConfig+0x26a>
 804109a:	e002      	b.n	80410a2 <HAL_RCC_OscConfig+0x31a>
 804109c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80410a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80410a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80410a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80410aa:	681b      	ldr	r3, [r3, #0]
 80410ac:	681b      	ldr	r3, [r3, #0]
 80410ae:	f003 0302 	and.w	r3, r3, #2
 80410b2:	2b00      	cmp	r3, #0
 80410b4:	f000 817f 	beq.w	80413b6 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80410b8:	4ba7      	ldr	r3, [pc, #668]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 80410ba:	685b      	ldr	r3, [r3, #4]
 80410bc:	f003 030c 	and.w	r3, r3, #12
 80410c0:	2b00      	cmp	r3, #0
 80410c2:	d00c      	beq.n	80410de <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80410c4:	4ba4      	ldr	r3, [pc, #656]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 80410c6:	685b      	ldr	r3, [r3, #4]
 80410c8:	f003 030c 	and.w	r3, r3, #12
 80410cc:	2b08      	cmp	r3, #8
 80410ce:	d173      	bne.n	80411b8 <HAL_RCC_OscConfig+0x430>
 80410d0:	4ba1      	ldr	r3, [pc, #644]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 80410d2:	685b      	ldr	r3, [r3, #4]
 80410d4:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80410d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80410dc:	d16c      	bne.n	80411b8 <HAL_RCC_OscConfig+0x430>
 80410de:	2302      	movs	r3, #2
 80410e0:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80410e4:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80410e8:	fa93 f3a3 	rbit	r3, r3
 80410ec:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80410f0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80410f4:	fab3 f383 	clz	r3, r3
 80410f8:	b2db      	uxtb	r3, r3
 80410fa:	095b      	lsrs	r3, r3, #5
 80410fc:	b2db      	uxtb	r3, r3
 80410fe:	f043 0301 	orr.w	r3, r3, #1
 8041102:	b2db      	uxtb	r3, r3
 8041104:	2b01      	cmp	r3, #1
 8041106:	d102      	bne.n	804110e <HAL_RCC_OscConfig+0x386>
 8041108:	4b93      	ldr	r3, [pc, #588]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 804110a:	681b      	ldr	r3, [r3, #0]
 804110c:	e013      	b.n	8041136 <HAL_RCC_OscConfig+0x3ae>
 804110e:	2302      	movs	r3, #2
 8041110:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041114:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8041118:	fa93 f3a3 	rbit	r3, r3
 804111c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8041120:	2302      	movs	r3, #2
 8041122:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8041126:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 804112a:	fa93 f3a3 	rbit	r3, r3
 804112e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8041132:	4b89      	ldr	r3, [pc, #548]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 8041134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041136:	2202      	movs	r2, #2
 8041138:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 804113c:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8041140:	fa92 f2a2 	rbit	r2, r2
 8041144:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8041148:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 804114c:	fab2 f282 	clz	r2, r2
 8041150:	b2d2      	uxtb	r2, r2
 8041152:	f042 0220 	orr.w	r2, r2, #32
 8041156:	b2d2      	uxtb	r2, r2
 8041158:	f002 021f 	and.w	r2, r2, #31
 804115c:	2101      	movs	r1, #1
 804115e:	fa01 f202 	lsl.w	r2, r1, r2
 8041162:	4013      	ands	r3, r2
 8041164:	2b00      	cmp	r3, #0
 8041166:	d00a      	beq.n	804117e <HAL_RCC_OscConfig+0x3f6>
 8041168:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804116c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8041170:	681b      	ldr	r3, [r3, #0]
 8041172:	68db      	ldr	r3, [r3, #12]
 8041174:	2b01      	cmp	r3, #1
 8041176:	d002      	beq.n	804117e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8041178:	2301      	movs	r3, #1
 804117a:	f000 be52 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 804117e:	4b76      	ldr	r3, [pc, #472]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 8041180:	681b      	ldr	r3, [r3, #0]
 8041182:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8041186:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804118a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 804118e:	681b      	ldr	r3, [r3, #0]
 8041190:	691b      	ldr	r3, [r3, #16]
 8041192:	21f8      	movs	r1, #248	@ 0xf8
 8041194:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041198:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 804119c:	fa91 f1a1 	rbit	r1, r1
 80411a0:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80411a4:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80411a8:	fab1 f181 	clz	r1, r1
 80411ac:	b2c9      	uxtb	r1, r1
 80411ae:	408b      	lsls	r3, r1
 80411b0:	4969      	ldr	r1, [pc, #420]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 80411b2:	4313      	orrs	r3, r2
 80411b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80411b6:	e0fe      	b.n	80413b6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80411b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80411bc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80411c0:	681b      	ldr	r3, [r3, #0]
 80411c2:	68db      	ldr	r3, [r3, #12]
 80411c4:	2b00      	cmp	r3, #0
 80411c6:	f000 8088 	beq.w	80412da <HAL_RCC_OscConfig+0x552>
 80411ca:	2301      	movs	r3, #1
 80411cc:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80411d0:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80411d4:	fa93 f3a3 	rbit	r3, r3
 80411d8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80411dc:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80411e0:	fab3 f383 	clz	r3, r3
 80411e4:	b2db      	uxtb	r3, r3
 80411e6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80411ea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80411ee:	009b      	lsls	r3, r3, #2
 80411f0:	461a      	mov	r2, r3
 80411f2:	2301      	movs	r3, #1
 80411f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80411f6:	f7ff fab1 	bl	804075c <HAL_GetTick>
 80411fa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80411fe:	e00a      	b.n	8041216 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8041200:	f7ff faac 	bl	804075c <HAL_GetTick>
 8041204:	4602      	mov	r2, r0
 8041206:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 804120a:	1ad3      	subs	r3, r2, r3
 804120c:	2b02      	cmp	r3, #2
 804120e:	d902      	bls.n	8041216 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8041210:	2303      	movs	r3, #3
 8041212:	f000 be06 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041216:	2302      	movs	r3, #2
 8041218:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 804121c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8041220:	fa93 f3a3 	rbit	r3, r3
 8041224:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8041228:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 804122c:	fab3 f383 	clz	r3, r3
 8041230:	b2db      	uxtb	r3, r3
 8041232:	095b      	lsrs	r3, r3, #5
 8041234:	b2db      	uxtb	r3, r3
 8041236:	f043 0301 	orr.w	r3, r3, #1
 804123a:	b2db      	uxtb	r3, r3
 804123c:	2b01      	cmp	r3, #1
 804123e:	d102      	bne.n	8041246 <HAL_RCC_OscConfig+0x4be>
 8041240:	4b45      	ldr	r3, [pc, #276]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 8041242:	681b      	ldr	r3, [r3, #0]
 8041244:	e013      	b.n	804126e <HAL_RCC_OscConfig+0x4e6>
 8041246:	2302      	movs	r3, #2
 8041248:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 804124c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8041250:	fa93 f3a3 	rbit	r3, r3
 8041254:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8041258:	2302      	movs	r3, #2
 804125a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 804125e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8041262:	fa93 f3a3 	rbit	r3, r3
 8041266:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 804126a:	4b3b      	ldr	r3, [pc, #236]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 804126c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 804126e:	2202      	movs	r2, #2
 8041270:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8041274:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8041278:	fa92 f2a2 	rbit	r2, r2
 804127c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8041280:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8041284:	fab2 f282 	clz	r2, r2
 8041288:	b2d2      	uxtb	r2, r2
 804128a:	f042 0220 	orr.w	r2, r2, #32
 804128e:	b2d2      	uxtb	r2, r2
 8041290:	f002 021f 	and.w	r2, r2, #31
 8041294:	2101      	movs	r1, #1
 8041296:	fa01 f202 	lsl.w	r2, r1, r2
 804129a:	4013      	ands	r3, r2
 804129c:	2b00      	cmp	r3, #0
 804129e:	d0af      	beq.n	8041200 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80412a0:	4b2d      	ldr	r3, [pc, #180]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 80412a2:	681b      	ldr	r3, [r3, #0]
 80412a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80412a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80412ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80412b0:	681b      	ldr	r3, [r3, #0]
 80412b2:	691b      	ldr	r3, [r3, #16]
 80412b4:	21f8      	movs	r1, #248	@ 0xf8
 80412b6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80412ba:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80412be:	fa91 f1a1 	rbit	r1, r1
 80412c2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80412c6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80412ca:	fab1 f181 	clz	r1, r1
 80412ce:	b2c9      	uxtb	r1, r1
 80412d0:	408b      	lsls	r3, r1
 80412d2:	4921      	ldr	r1, [pc, #132]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 80412d4:	4313      	orrs	r3, r2
 80412d6:	600b      	str	r3, [r1, #0]
 80412d8:	e06d      	b.n	80413b6 <HAL_RCC_OscConfig+0x62e>
 80412da:	2301      	movs	r3, #1
 80412dc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80412e0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80412e4:	fa93 f3a3 	rbit	r3, r3
 80412e8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80412ec:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80412f0:	fab3 f383 	clz	r3, r3
 80412f4:	b2db      	uxtb	r3, r3
 80412f6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80412fa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80412fe:	009b      	lsls	r3, r3, #2
 8041300:	461a      	mov	r2, r3
 8041302:	2300      	movs	r3, #0
 8041304:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8041306:	f7ff fa29 	bl	804075c <HAL_GetTick>
 804130a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 804130e:	e00a      	b.n	8041326 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8041310:	f7ff fa24 	bl	804075c <HAL_GetTick>
 8041314:	4602      	mov	r2, r0
 8041316:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 804131a:	1ad3      	subs	r3, r2, r3
 804131c:	2b02      	cmp	r3, #2
 804131e:	d902      	bls.n	8041326 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8041320:	2303      	movs	r3, #3
 8041322:	f000 bd7e 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041326:	2302      	movs	r3, #2
 8041328:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 804132c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8041330:	fa93 f3a3 	rbit	r3, r3
 8041334:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8041338:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 804133c:	fab3 f383 	clz	r3, r3
 8041340:	b2db      	uxtb	r3, r3
 8041342:	095b      	lsrs	r3, r3, #5
 8041344:	b2db      	uxtb	r3, r3
 8041346:	f043 0301 	orr.w	r3, r3, #1
 804134a:	b2db      	uxtb	r3, r3
 804134c:	2b01      	cmp	r3, #1
 804134e:	d105      	bne.n	804135c <HAL_RCC_OscConfig+0x5d4>
 8041350:	4b01      	ldr	r3, [pc, #4]	@ (8041358 <HAL_RCC_OscConfig+0x5d0>)
 8041352:	681b      	ldr	r3, [r3, #0]
 8041354:	e016      	b.n	8041384 <HAL_RCC_OscConfig+0x5fc>
 8041356:	bf00      	nop
 8041358:	40021000 	.word	0x40021000
 804135c:	2302      	movs	r3, #2
 804135e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041362:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8041366:	fa93 f3a3 	rbit	r3, r3
 804136a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 804136e:	2302      	movs	r3, #2
 8041370:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8041374:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8041378:	fa93 f3a3 	rbit	r3, r3
 804137c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8041380:	4bbf      	ldr	r3, [pc, #764]	@ (8041680 <HAL_RCC_OscConfig+0x8f8>)
 8041382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041384:	2202      	movs	r2, #2
 8041386:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 804138a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 804138e:	fa92 f2a2 	rbit	r2, r2
 8041392:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8041396:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 804139a:	fab2 f282 	clz	r2, r2
 804139e:	b2d2      	uxtb	r2, r2
 80413a0:	f042 0220 	orr.w	r2, r2, #32
 80413a4:	b2d2      	uxtb	r2, r2
 80413a6:	f002 021f 	and.w	r2, r2, #31
 80413aa:	2101      	movs	r1, #1
 80413ac:	fa01 f202 	lsl.w	r2, r1, r2
 80413b0:	4013      	ands	r3, r2
 80413b2:	2b00      	cmp	r3, #0
 80413b4:	d1ac      	bne.n	8041310 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80413b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80413ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80413be:	681b      	ldr	r3, [r3, #0]
 80413c0:	681b      	ldr	r3, [r3, #0]
 80413c2:	f003 0308 	and.w	r3, r3, #8
 80413c6:	2b00      	cmp	r3, #0
 80413c8:	f000 8113 	beq.w	80415f2 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80413cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80413d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80413d4:	681b      	ldr	r3, [r3, #0]
 80413d6:	695b      	ldr	r3, [r3, #20]
 80413d8:	2b00      	cmp	r3, #0
 80413da:	d07c      	beq.n	80414d6 <HAL_RCC_OscConfig+0x74e>
 80413dc:	2301      	movs	r3, #1
 80413de:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80413e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80413e6:	fa93 f3a3 	rbit	r3, r3
 80413ea:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80413ee:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80413f2:	fab3 f383 	clz	r3, r3
 80413f6:	b2db      	uxtb	r3, r3
 80413f8:	461a      	mov	r2, r3
 80413fa:	4ba2      	ldr	r3, [pc, #648]	@ (8041684 <HAL_RCC_OscConfig+0x8fc>)
 80413fc:	4413      	add	r3, r2
 80413fe:	009b      	lsls	r3, r3, #2
 8041400:	461a      	mov	r2, r3
 8041402:	2301      	movs	r3, #1
 8041404:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8041406:	f7ff f9a9 	bl	804075c <HAL_GetTick>
 804140a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 804140e:	e00a      	b.n	8041426 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8041410:	f7ff f9a4 	bl	804075c <HAL_GetTick>
 8041414:	4602      	mov	r2, r0
 8041416:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 804141a:	1ad3      	subs	r3, r2, r3
 804141c:	2b02      	cmp	r3, #2
 804141e:	d902      	bls.n	8041426 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8041420:	2303      	movs	r3, #3
 8041422:	f000 bcfe 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041426:	2302      	movs	r3, #2
 8041428:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 804142c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8041430:	fa93 f2a3 	rbit	r2, r3
 8041434:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041438:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 804143c:	601a      	str	r2, [r3, #0]
 804143e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041442:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8041446:	2202      	movs	r2, #2
 8041448:	601a      	str	r2, [r3, #0]
 804144a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804144e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8041452:	681b      	ldr	r3, [r3, #0]
 8041454:	fa93 f2a3 	rbit	r2, r3
 8041458:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804145c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8041460:	601a      	str	r2, [r3, #0]
 8041462:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041466:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 804146a:	2202      	movs	r2, #2
 804146c:	601a      	str	r2, [r3, #0]
 804146e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041472:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8041476:	681b      	ldr	r3, [r3, #0]
 8041478:	fa93 f2a3 	rbit	r2, r3
 804147c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041480:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8041484:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8041486:	4b7e      	ldr	r3, [pc, #504]	@ (8041680 <HAL_RCC_OscConfig+0x8f8>)
 8041488:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 804148a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804148e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8041492:	2102      	movs	r1, #2
 8041494:	6019      	str	r1, [r3, #0]
 8041496:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804149a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 804149e:	681b      	ldr	r3, [r3, #0]
 80414a0:	fa93 f1a3 	rbit	r1, r3
 80414a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80414a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80414ac:	6019      	str	r1, [r3, #0]
  return result;
 80414ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80414b2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80414b6:	681b      	ldr	r3, [r3, #0]
 80414b8:	fab3 f383 	clz	r3, r3
 80414bc:	b2db      	uxtb	r3, r3
 80414be:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80414c2:	b2db      	uxtb	r3, r3
 80414c4:	f003 031f 	and.w	r3, r3, #31
 80414c8:	2101      	movs	r1, #1
 80414ca:	fa01 f303 	lsl.w	r3, r1, r3
 80414ce:	4013      	ands	r3, r2
 80414d0:	2b00      	cmp	r3, #0
 80414d2:	d09d      	beq.n	8041410 <HAL_RCC_OscConfig+0x688>
 80414d4:	e08d      	b.n	80415f2 <HAL_RCC_OscConfig+0x86a>
 80414d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80414da:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80414de:	2201      	movs	r2, #1
 80414e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80414e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80414e6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80414ea:	681b      	ldr	r3, [r3, #0]
 80414ec:	fa93 f2a3 	rbit	r2, r3
 80414f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80414f4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80414f8:	601a      	str	r2, [r3, #0]
  return result;
 80414fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80414fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8041502:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8041504:	fab3 f383 	clz	r3, r3
 8041508:	b2db      	uxtb	r3, r3
 804150a:	461a      	mov	r2, r3
 804150c:	4b5d      	ldr	r3, [pc, #372]	@ (8041684 <HAL_RCC_OscConfig+0x8fc>)
 804150e:	4413      	add	r3, r2
 8041510:	009b      	lsls	r3, r3, #2
 8041512:	461a      	mov	r2, r3
 8041514:	2300      	movs	r3, #0
 8041516:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8041518:	f7ff f920 	bl	804075c <HAL_GetTick>
 804151c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8041520:	e00a      	b.n	8041538 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8041522:	f7ff f91b 	bl	804075c <HAL_GetTick>
 8041526:	4602      	mov	r2, r0
 8041528:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 804152c:	1ad3      	subs	r3, r2, r3
 804152e:	2b02      	cmp	r3, #2
 8041530:	d902      	bls.n	8041538 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8041532:	2303      	movs	r3, #3
 8041534:	f000 bc75 	b.w	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041538:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804153c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8041540:	2202      	movs	r2, #2
 8041542:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041544:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041548:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 804154c:	681b      	ldr	r3, [r3, #0]
 804154e:	fa93 f2a3 	rbit	r2, r3
 8041552:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041556:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 804155a:	601a      	str	r2, [r3, #0]
 804155c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041560:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8041564:	2202      	movs	r2, #2
 8041566:	601a      	str	r2, [r3, #0]
 8041568:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804156c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8041570:	681b      	ldr	r3, [r3, #0]
 8041572:	fa93 f2a3 	rbit	r2, r3
 8041576:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804157a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 804157e:	601a      	str	r2, [r3, #0]
 8041580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041584:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8041588:	2202      	movs	r2, #2
 804158a:	601a      	str	r2, [r3, #0]
 804158c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041590:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8041594:	681b      	ldr	r3, [r3, #0]
 8041596:	fa93 f2a3 	rbit	r2, r3
 804159a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804159e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80415a2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80415a4:	4b36      	ldr	r3, [pc, #216]	@ (8041680 <HAL_RCC_OscConfig+0x8f8>)
 80415a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80415a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80415ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80415b0:	2102      	movs	r1, #2
 80415b2:	6019      	str	r1, [r3, #0]
 80415b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80415b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80415bc:	681b      	ldr	r3, [r3, #0]
 80415be:	fa93 f1a3 	rbit	r1, r3
 80415c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80415c6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80415ca:	6019      	str	r1, [r3, #0]
  return result;
 80415cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80415d0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80415d4:	681b      	ldr	r3, [r3, #0]
 80415d6:	fab3 f383 	clz	r3, r3
 80415da:	b2db      	uxtb	r3, r3
 80415dc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80415e0:	b2db      	uxtb	r3, r3
 80415e2:	f003 031f 	and.w	r3, r3, #31
 80415e6:	2101      	movs	r1, #1
 80415e8:	fa01 f303 	lsl.w	r3, r1, r3
 80415ec:	4013      	ands	r3, r2
 80415ee:	2b00      	cmp	r3, #0
 80415f0:	d197      	bne.n	8041522 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80415f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80415f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80415fa:	681b      	ldr	r3, [r3, #0]
 80415fc:	681b      	ldr	r3, [r3, #0]
 80415fe:	f003 0304 	and.w	r3, r3, #4
 8041602:	2b00      	cmp	r3, #0
 8041604:	f000 81a5 	beq.w	8041952 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8041608:	2300      	movs	r3, #0
 804160a:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 804160e:	4b1c      	ldr	r3, [pc, #112]	@ (8041680 <HAL_RCC_OscConfig+0x8f8>)
 8041610:	69db      	ldr	r3, [r3, #28]
 8041612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8041616:	2b00      	cmp	r3, #0
 8041618:	d116      	bne.n	8041648 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 804161a:	4b19      	ldr	r3, [pc, #100]	@ (8041680 <HAL_RCC_OscConfig+0x8f8>)
 804161c:	69db      	ldr	r3, [r3, #28]
 804161e:	4a18      	ldr	r2, [pc, #96]	@ (8041680 <HAL_RCC_OscConfig+0x8f8>)
 8041620:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8041624:	61d3      	str	r3, [r2, #28]
 8041626:	4b16      	ldr	r3, [pc, #88]	@ (8041680 <HAL_RCC_OscConfig+0x8f8>)
 8041628:	69db      	ldr	r3, [r3, #28]
 804162a:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 804162e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041632:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8041636:	601a      	str	r2, [r3, #0]
 8041638:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804163c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8041640:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8041642:	2301      	movs	r3, #1
 8041644:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8041648:	4b0f      	ldr	r3, [pc, #60]	@ (8041688 <HAL_RCC_OscConfig+0x900>)
 804164a:	681b      	ldr	r3, [r3, #0]
 804164c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8041650:	2b00      	cmp	r3, #0
 8041652:	d121      	bne.n	8041698 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8041654:	4b0c      	ldr	r3, [pc, #48]	@ (8041688 <HAL_RCC_OscConfig+0x900>)
 8041656:	681b      	ldr	r3, [r3, #0]
 8041658:	4a0b      	ldr	r2, [pc, #44]	@ (8041688 <HAL_RCC_OscConfig+0x900>)
 804165a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 804165e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8041660:	f7ff f87c 	bl	804075c <HAL_GetTick>
 8041664:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8041668:	e010      	b.n	804168c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 804166a:	f7ff f877 	bl	804075c <HAL_GetTick>
 804166e:	4602      	mov	r2, r0
 8041670:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8041674:	1ad3      	subs	r3, r2, r3
 8041676:	2b64      	cmp	r3, #100	@ 0x64
 8041678:	d908      	bls.n	804168c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 804167a:	2303      	movs	r3, #3
 804167c:	e3d1      	b.n	8041e22 <HAL_RCC_OscConfig+0x109a>
 804167e:	bf00      	nop
 8041680:	40021000 	.word	0x40021000
 8041684:	10908120 	.word	0x10908120
 8041688:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 804168c:	4b8d      	ldr	r3, [pc, #564]	@ (80418c4 <HAL_RCC_OscConfig+0xb3c>)
 804168e:	681b      	ldr	r3, [r3, #0]
 8041690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8041694:	2b00      	cmp	r3, #0
 8041696:	d0e8      	beq.n	804166a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8041698:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804169c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80416a0:	681b      	ldr	r3, [r3, #0]
 80416a2:	689b      	ldr	r3, [r3, #8]
 80416a4:	2b01      	cmp	r3, #1
 80416a6:	d106      	bne.n	80416b6 <HAL_RCC_OscConfig+0x92e>
 80416a8:	4b87      	ldr	r3, [pc, #540]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416aa:	6a1b      	ldr	r3, [r3, #32]
 80416ac:	4a86      	ldr	r2, [pc, #536]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416ae:	f043 0301 	orr.w	r3, r3, #1
 80416b2:	6213      	str	r3, [r2, #32]
 80416b4:	e035      	b.n	8041722 <HAL_RCC_OscConfig+0x99a>
 80416b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80416ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80416be:	681b      	ldr	r3, [r3, #0]
 80416c0:	689b      	ldr	r3, [r3, #8]
 80416c2:	2b00      	cmp	r3, #0
 80416c4:	d10c      	bne.n	80416e0 <HAL_RCC_OscConfig+0x958>
 80416c6:	4b80      	ldr	r3, [pc, #512]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416c8:	6a1b      	ldr	r3, [r3, #32]
 80416ca:	4a7f      	ldr	r2, [pc, #508]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416cc:	f023 0301 	bic.w	r3, r3, #1
 80416d0:	6213      	str	r3, [r2, #32]
 80416d2:	4b7d      	ldr	r3, [pc, #500]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416d4:	6a1b      	ldr	r3, [r3, #32]
 80416d6:	4a7c      	ldr	r2, [pc, #496]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416d8:	f023 0304 	bic.w	r3, r3, #4
 80416dc:	6213      	str	r3, [r2, #32]
 80416de:	e020      	b.n	8041722 <HAL_RCC_OscConfig+0x99a>
 80416e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80416e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80416e8:	681b      	ldr	r3, [r3, #0]
 80416ea:	689b      	ldr	r3, [r3, #8]
 80416ec:	2b05      	cmp	r3, #5
 80416ee:	d10c      	bne.n	804170a <HAL_RCC_OscConfig+0x982>
 80416f0:	4b75      	ldr	r3, [pc, #468]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416f2:	6a1b      	ldr	r3, [r3, #32]
 80416f4:	4a74      	ldr	r2, [pc, #464]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416f6:	f043 0304 	orr.w	r3, r3, #4
 80416fa:	6213      	str	r3, [r2, #32]
 80416fc:	4b72      	ldr	r3, [pc, #456]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80416fe:	6a1b      	ldr	r3, [r3, #32]
 8041700:	4a71      	ldr	r2, [pc, #452]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 8041702:	f043 0301 	orr.w	r3, r3, #1
 8041706:	6213      	str	r3, [r2, #32]
 8041708:	e00b      	b.n	8041722 <HAL_RCC_OscConfig+0x99a>
 804170a:	4b6f      	ldr	r3, [pc, #444]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 804170c:	6a1b      	ldr	r3, [r3, #32]
 804170e:	4a6e      	ldr	r2, [pc, #440]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 8041710:	f023 0301 	bic.w	r3, r3, #1
 8041714:	6213      	str	r3, [r2, #32]
 8041716:	4b6c      	ldr	r3, [pc, #432]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 8041718:	6a1b      	ldr	r3, [r3, #32]
 804171a:	4a6b      	ldr	r2, [pc, #428]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 804171c:	f023 0304 	bic.w	r3, r3, #4
 8041720:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8041722:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041726:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 804172a:	681b      	ldr	r3, [r3, #0]
 804172c:	689b      	ldr	r3, [r3, #8]
 804172e:	2b00      	cmp	r3, #0
 8041730:	f000 8081 	beq.w	8041836 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8041734:	f7ff f812 	bl	804075c <HAL_GetTick>
 8041738:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 804173c:	e00b      	b.n	8041756 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 804173e:	f7ff f80d 	bl	804075c <HAL_GetTick>
 8041742:	4602      	mov	r2, r0
 8041744:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8041748:	1ad3      	subs	r3, r2, r3
 804174a:	f241 3288 	movw	r2, #5000	@ 0x1388
 804174e:	4293      	cmp	r3, r2
 8041750:	d901      	bls.n	8041756 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8041752:	2303      	movs	r3, #3
 8041754:	e365      	b.n	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041756:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804175a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 804175e:	2202      	movs	r2, #2
 8041760:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041762:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041766:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 804176a:	681b      	ldr	r3, [r3, #0]
 804176c:	fa93 f2a3 	rbit	r2, r3
 8041770:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041774:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8041778:	601a      	str	r2, [r3, #0]
 804177a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804177e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8041782:	2202      	movs	r2, #2
 8041784:	601a      	str	r2, [r3, #0]
 8041786:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804178a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 804178e:	681b      	ldr	r3, [r3, #0]
 8041790:	fa93 f2a3 	rbit	r2, r3
 8041794:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041798:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 804179c:	601a      	str	r2, [r3, #0]
  return result;
 804179e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80417a2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80417a6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80417a8:	fab3 f383 	clz	r3, r3
 80417ac:	b2db      	uxtb	r3, r3
 80417ae:	095b      	lsrs	r3, r3, #5
 80417b0:	b2db      	uxtb	r3, r3
 80417b2:	f043 0302 	orr.w	r3, r3, #2
 80417b6:	b2db      	uxtb	r3, r3
 80417b8:	2b02      	cmp	r3, #2
 80417ba:	d102      	bne.n	80417c2 <HAL_RCC_OscConfig+0xa3a>
 80417bc:	4b42      	ldr	r3, [pc, #264]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80417be:	6a1b      	ldr	r3, [r3, #32]
 80417c0:	e013      	b.n	80417ea <HAL_RCC_OscConfig+0xa62>
 80417c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80417c6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80417ca:	2202      	movs	r2, #2
 80417cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80417ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80417d2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80417d6:	681b      	ldr	r3, [r3, #0]
 80417d8:	fa93 f2a3 	rbit	r2, r3
 80417dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80417e0:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80417e4:	601a      	str	r2, [r3, #0]
 80417e6:	4b38      	ldr	r3, [pc, #224]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80417e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80417ea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80417ee:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80417f2:	2102      	movs	r1, #2
 80417f4:	6011      	str	r1, [r2, #0]
 80417f6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80417fa:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80417fe:	6812      	ldr	r2, [r2, #0]
 8041800:	fa92 f1a2 	rbit	r1, r2
 8041804:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041808:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 804180c:	6011      	str	r1, [r2, #0]
  return result;
 804180e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041812:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8041816:	6812      	ldr	r2, [r2, #0]
 8041818:	fab2 f282 	clz	r2, r2
 804181c:	b2d2      	uxtb	r2, r2
 804181e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8041822:	b2d2      	uxtb	r2, r2
 8041824:	f002 021f 	and.w	r2, r2, #31
 8041828:	2101      	movs	r1, #1
 804182a:	fa01 f202 	lsl.w	r2, r1, r2
 804182e:	4013      	ands	r3, r2
 8041830:	2b00      	cmp	r3, #0
 8041832:	d084      	beq.n	804173e <HAL_RCC_OscConfig+0x9b6>
 8041834:	e083      	b.n	804193e <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8041836:	f7fe ff91 	bl	804075c <HAL_GetTick>
 804183a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 804183e:	e00b      	b.n	8041858 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8041840:	f7fe ff8c 	bl	804075c <HAL_GetTick>
 8041844:	4602      	mov	r2, r0
 8041846:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 804184a:	1ad3      	subs	r3, r2, r3
 804184c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041850:	4293      	cmp	r3, r2
 8041852:	d901      	bls.n	8041858 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8041854:	2303      	movs	r3, #3
 8041856:	e2e4      	b.n	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041858:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804185c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8041860:	2202      	movs	r2, #2
 8041862:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041864:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041868:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 804186c:	681b      	ldr	r3, [r3, #0]
 804186e:	fa93 f2a3 	rbit	r2, r3
 8041872:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041876:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 804187a:	601a      	str	r2, [r3, #0]
 804187c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041880:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8041884:	2202      	movs	r2, #2
 8041886:	601a      	str	r2, [r3, #0]
 8041888:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804188c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8041890:	681b      	ldr	r3, [r3, #0]
 8041892:	fa93 f2a3 	rbit	r2, r3
 8041896:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 804189a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 804189e:	601a      	str	r2, [r3, #0]
  return result;
 80418a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80418a4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80418a8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80418aa:	fab3 f383 	clz	r3, r3
 80418ae:	b2db      	uxtb	r3, r3
 80418b0:	095b      	lsrs	r3, r3, #5
 80418b2:	b2db      	uxtb	r3, r3
 80418b4:	f043 0302 	orr.w	r3, r3, #2
 80418b8:	b2db      	uxtb	r3, r3
 80418ba:	2b02      	cmp	r3, #2
 80418bc:	d106      	bne.n	80418cc <HAL_RCC_OscConfig+0xb44>
 80418be:	4b02      	ldr	r3, [pc, #8]	@ (80418c8 <HAL_RCC_OscConfig+0xb40>)
 80418c0:	6a1b      	ldr	r3, [r3, #32]
 80418c2:	e017      	b.n	80418f4 <HAL_RCC_OscConfig+0xb6c>
 80418c4:	40007000 	.word	0x40007000
 80418c8:	40021000 	.word	0x40021000
 80418cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80418d0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80418d4:	2202      	movs	r2, #2
 80418d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80418d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80418dc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80418e0:	681b      	ldr	r3, [r3, #0]
 80418e2:	fa93 f2a3 	rbit	r2, r3
 80418e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80418ea:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80418ee:	601a      	str	r2, [r3, #0]
 80418f0:	4bb3      	ldr	r3, [pc, #716]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 80418f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80418f4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80418f8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80418fc:	2102      	movs	r1, #2
 80418fe:	6011      	str	r1, [r2, #0]
 8041900:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041904:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8041908:	6812      	ldr	r2, [r2, #0]
 804190a:	fa92 f1a2 	rbit	r1, r2
 804190e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041912:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8041916:	6011      	str	r1, [r2, #0]
  return result;
 8041918:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 804191c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8041920:	6812      	ldr	r2, [r2, #0]
 8041922:	fab2 f282 	clz	r2, r2
 8041926:	b2d2      	uxtb	r2, r2
 8041928:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 804192c:	b2d2      	uxtb	r2, r2
 804192e:	f002 021f 	and.w	r2, r2, #31
 8041932:	2101      	movs	r1, #1
 8041934:	fa01 f202 	lsl.w	r2, r1, r2
 8041938:	4013      	ands	r3, r2
 804193a:	2b00      	cmp	r3, #0
 804193c:	d180      	bne.n	8041840 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 804193e:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8041942:	2b01      	cmp	r3, #1
 8041944:	d105      	bne.n	8041952 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8041946:	4b9e      	ldr	r3, [pc, #632]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041948:	69db      	ldr	r3, [r3, #28]
 804194a:	4a9d      	ldr	r2, [pc, #628]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 804194c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8041950:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8041952:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041956:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 804195a:	681b      	ldr	r3, [r3, #0]
 804195c:	699b      	ldr	r3, [r3, #24]
 804195e:	2b00      	cmp	r3, #0
 8041960:	f000 825e 	beq.w	8041e20 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8041964:	4b96      	ldr	r3, [pc, #600]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041966:	685b      	ldr	r3, [r3, #4]
 8041968:	f003 030c 	and.w	r3, r3, #12
 804196c:	2b08      	cmp	r3, #8
 804196e:	f000 821f 	beq.w	8041db0 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8041972:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041976:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 804197a:	681b      	ldr	r3, [r3, #0]
 804197c:	699b      	ldr	r3, [r3, #24]
 804197e:	2b02      	cmp	r3, #2
 8041980:	f040 8170 	bne.w	8041c64 <HAL_RCC_OscConfig+0xedc>
 8041984:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041988:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 804198c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8041990:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041992:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041996:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 804199a:	681b      	ldr	r3, [r3, #0]
 804199c:	fa93 f2a3 	rbit	r2, r3
 80419a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80419a4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80419a8:	601a      	str	r2, [r3, #0]
  return result;
 80419aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80419ae:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80419b2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80419b4:	fab3 f383 	clz	r3, r3
 80419b8:	b2db      	uxtb	r3, r3
 80419ba:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80419be:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80419c2:	009b      	lsls	r3, r3, #2
 80419c4:	461a      	mov	r2, r3
 80419c6:	2300      	movs	r3, #0
 80419c8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80419ca:	f7fe fec7 	bl	804075c <HAL_GetTick>
 80419ce:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80419d2:	e009      	b.n	80419e8 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80419d4:	f7fe fec2 	bl	804075c <HAL_GetTick>
 80419d8:	4602      	mov	r2, r0
 80419da:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80419de:	1ad3      	subs	r3, r2, r3
 80419e0:	2b02      	cmp	r3, #2
 80419e2:	d901      	bls.n	80419e8 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80419e4:	2303      	movs	r3, #3
 80419e6:	e21c      	b.n	8041e22 <HAL_RCC_OscConfig+0x109a>
 80419e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80419ec:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80419f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80419f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80419f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80419fa:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80419fe:	681b      	ldr	r3, [r3, #0]
 8041a00:	fa93 f2a3 	rbit	r2, r3
 8041a04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041a08:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8041a0c:	601a      	str	r2, [r3, #0]
  return result;
 8041a0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041a12:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8041a16:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8041a18:	fab3 f383 	clz	r3, r3
 8041a1c:	b2db      	uxtb	r3, r3
 8041a1e:	095b      	lsrs	r3, r3, #5
 8041a20:	b2db      	uxtb	r3, r3
 8041a22:	f043 0301 	orr.w	r3, r3, #1
 8041a26:	b2db      	uxtb	r3, r3
 8041a28:	2b01      	cmp	r3, #1
 8041a2a:	d102      	bne.n	8041a32 <HAL_RCC_OscConfig+0xcaa>
 8041a2c:	4b64      	ldr	r3, [pc, #400]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041a2e:	681b      	ldr	r3, [r3, #0]
 8041a30:	e027      	b.n	8041a82 <HAL_RCC_OscConfig+0xcfa>
 8041a32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041a36:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8041a3a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041a3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041a40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041a44:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8041a48:	681b      	ldr	r3, [r3, #0]
 8041a4a:	fa93 f2a3 	rbit	r2, r3
 8041a4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041a52:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8041a56:	601a      	str	r2, [r3, #0]
 8041a58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041a5c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8041a60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041a64:	601a      	str	r2, [r3, #0]
 8041a66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041a6a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8041a6e:	681b      	ldr	r3, [r3, #0]
 8041a70:	fa93 f2a3 	rbit	r2, r3
 8041a74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041a78:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8041a7c:	601a      	str	r2, [r3, #0]
 8041a7e:	4b50      	ldr	r3, [pc, #320]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041a82:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041a86:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8041a8a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8041a8e:	6011      	str	r1, [r2, #0]
 8041a90:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041a94:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8041a98:	6812      	ldr	r2, [r2, #0]
 8041a9a:	fa92 f1a2 	rbit	r1, r2
 8041a9e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041aa2:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8041aa6:	6011      	str	r1, [r2, #0]
  return result;
 8041aa8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041aac:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8041ab0:	6812      	ldr	r2, [r2, #0]
 8041ab2:	fab2 f282 	clz	r2, r2
 8041ab6:	b2d2      	uxtb	r2, r2
 8041ab8:	f042 0220 	orr.w	r2, r2, #32
 8041abc:	b2d2      	uxtb	r2, r2
 8041abe:	f002 021f 	and.w	r2, r2, #31
 8041ac2:	2101      	movs	r1, #1
 8041ac4:	fa01 f202 	lsl.w	r2, r1, r2
 8041ac8:	4013      	ands	r3, r2
 8041aca:	2b00      	cmp	r3, #0
 8041acc:	d182      	bne.n	80419d4 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8041ace:	4b3c      	ldr	r3, [pc, #240]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8041ad2:	f023 020f 	bic.w	r2, r3, #15
 8041ad6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041ada:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8041ade:	681b      	ldr	r3, [r3, #0]
 8041ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041ae2:	4937      	ldr	r1, [pc, #220]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041ae4:	4313      	orrs	r3, r2
 8041ae6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8041ae8:	4b35      	ldr	r3, [pc, #212]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041aea:	685b      	ldr	r3, [r3, #4]
 8041aec:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8041af0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041af4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8041af8:	681b      	ldr	r3, [r3, #0]
 8041afa:	6a19      	ldr	r1, [r3, #32]
 8041afc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8041b04:	681b      	ldr	r3, [r3, #0]
 8041b06:	69db      	ldr	r3, [r3, #28]
 8041b08:	430b      	orrs	r3, r1
 8041b0a:	492d      	ldr	r1, [pc, #180]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041b0c:	4313      	orrs	r3, r2
 8041b0e:	604b      	str	r3, [r1, #4]
 8041b10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b14:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8041b18:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8041b1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041b1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b22:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8041b26:	681b      	ldr	r3, [r3, #0]
 8041b28:	fa93 f2a3 	rbit	r2, r3
 8041b2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b30:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8041b34:	601a      	str	r2, [r3, #0]
  return result;
 8041b36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b3a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8041b3e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8041b40:	fab3 f383 	clz	r3, r3
 8041b44:	b2db      	uxtb	r3, r3
 8041b46:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8041b4a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8041b4e:	009b      	lsls	r3, r3, #2
 8041b50:	461a      	mov	r2, r3
 8041b52:	2301      	movs	r3, #1
 8041b54:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8041b56:	f7fe fe01 	bl	804075c <HAL_GetTick>
 8041b5a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8041b5e:	e009      	b.n	8041b74 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8041b60:	f7fe fdfc 	bl	804075c <HAL_GetTick>
 8041b64:	4602      	mov	r2, r0
 8041b66:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8041b6a:	1ad3      	subs	r3, r2, r3
 8041b6c:	2b02      	cmp	r3, #2
 8041b6e:	d901      	bls.n	8041b74 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8041b70:	2303      	movs	r3, #3
 8041b72:	e156      	b.n	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041b74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b78:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8041b7c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041b80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041b82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b86:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8041b8a:	681b      	ldr	r3, [r3, #0]
 8041b8c:	fa93 f2a3 	rbit	r2, r3
 8041b90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b94:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8041b98:	601a      	str	r2, [r3, #0]
  return result;
 8041b9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041b9e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8041ba2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8041ba4:	fab3 f383 	clz	r3, r3
 8041ba8:	b2db      	uxtb	r3, r3
 8041baa:	095b      	lsrs	r3, r3, #5
 8041bac:	b2db      	uxtb	r3, r3
 8041bae:	f043 0301 	orr.w	r3, r3, #1
 8041bb2:	b2db      	uxtb	r3, r3
 8041bb4:	2b01      	cmp	r3, #1
 8041bb6:	d105      	bne.n	8041bc4 <HAL_RCC_OscConfig+0xe3c>
 8041bb8:	4b01      	ldr	r3, [pc, #4]	@ (8041bc0 <HAL_RCC_OscConfig+0xe38>)
 8041bba:	681b      	ldr	r3, [r3, #0]
 8041bbc:	e02a      	b.n	8041c14 <HAL_RCC_OscConfig+0xe8c>
 8041bbe:	bf00      	nop
 8041bc0:	40021000 	.word	0x40021000
 8041bc4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041bc8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8041bcc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041bd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041bd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041bd6:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8041bda:	681b      	ldr	r3, [r3, #0]
 8041bdc:	fa93 f2a3 	rbit	r2, r3
 8041be0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041be4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8041be8:	601a      	str	r2, [r3, #0]
 8041bea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041bee:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8041bf2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041bf6:	601a      	str	r2, [r3, #0]
 8041bf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041bfc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8041c00:	681b      	ldr	r3, [r3, #0]
 8041c02:	fa93 f2a3 	rbit	r2, r3
 8041c06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041c0a:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8041c0e:	601a      	str	r2, [r3, #0]
 8041c10:	4b86      	ldr	r3, [pc, #536]	@ (8041e2c <HAL_RCC_OscConfig+0x10a4>)
 8041c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041c14:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041c18:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8041c1c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8041c20:	6011      	str	r1, [r2, #0]
 8041c22:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041c26:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8041c2a:	6812      	ldr	r2, [r2, #0]
 8041c2c:	fa92 f1a2 	rbit	r1, r2
 8041c30:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041c34:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8041c38:	6011      	str	r1, [r2, #0]
  return result;
 8041c3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041c3e:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8041c42:	6812      	ldr	r2, [r2, #0]
 8041c44:	fab2 f282 	clz	r2, r2
 8041c48:	b2d2      	uxtb	r2, r2
 8041c4a:	f042 0220 	orr.w	r2, r2, #32
 8041c4e:	b2d2      	uxtb	r2, r2
 8041c50:	f002 021f 	and.w	r2, r2, #31
 8041c54:	2101      	movs	r1, #1
 8041c56:	fa01 f202 	lsl.w	r2, r1, r2
 8041c5a:	4013      	ands	r3, r2
 8041c5c:	2b00      	cmp	r3, #0
 8041c5e:	f43f af7f 	beq.w	8041b60 <HAL_RCC_OscConfig+0xdd8>
 8041c62:	e0dd      	b.n	8041e20 <HAL_RCC_OscConfig+0x1098>
 8041c64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041c68:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8041c6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8041c70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041c72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041c76:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8041c7a:	681b      	ldr	r3, [r3, #0]
 8041c7c:	fa93 f2a3 	rbit	r2, r3
 8041c80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041c84:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8041c88:	601a      	str	r2, [r3, #0]
  return result;
 8041c8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041c8e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8041c92:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8041c94:	fab3 f383 	clz	r3, r3
 8041c98:	b2db      	uxtb	r3, r3
 8041c9a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8041c9e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8041ca2:	009b      	lsls	r3, r3, #2
 8041ca4:	461a      	mov	r2, r3
 8041ca6:	2300      	movs	r3, #0
 8041ca8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8041caa:	f7fe fd57 	bl	804075c <HAL_GetTick>
 8041cae:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8041cb2:	e009      	b.n	8041cc8 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8041cb4:	f7fe fd52 	bl	804075c <HAL_GetTick>
 8041cb8:	4602      	mov	r2, r0
 8041cba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8041cbe:	1ad3      	subs	r3, r2, r3
 8041cc0:	2b02      	cmp	r3, #2
 8041cc2:	d901      	bls.n	8041cc8 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8041cc4:	2303      	movs	r3, #3
 8041cc6:	e0ac      	b.n	8041e22 <HAL_RCC_OscConfig+0x109a>
 8041cc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041ccc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8041cd0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041cd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041cd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041cda:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8041cde:	681b      	ldr	r3, [r3, #0]
 8041ce0:	fa93 f2a3 	rbit	r2, r3
 8041ce4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041ce8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8041cec:	601a      	str	r2, [r3, #0]
  return result;
 8041cee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041cf2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8041cf6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8041cf8:	fab3 f383 	clz	r3, r3
 8041cfc:	b2db      	uxtb	r3, r3
 8041cfe:	095b      	lsrs	r3, r3, #5
 8041d00:	b2db      	uxtb	r3, r3
 8041d02:	f043 0301 	orr.w	r3, r3, #1
 8041d06:	b2db      	uxtb	r3, r3
 8041d08:	2b01      	cmp	r3, #1
 8041d0a:	d102      	bne.n	8041d12 <HAL_RCC_OscConfig+0xf8a>
 8041d0c:	4b47      	ldr	r3, [pc, #284]	@ (8041e2c <HAL_RCC_OscConfig+0x10a4>)
 8041d0e:	681b      	ldr	r3, [r3, #0]
 8041d10:	e027      	b.n	8041d62 <HAL_RCC_OscConfig+0xfda>
 8041d12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041d16:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8041d1a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041d1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041d20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041d24:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8041d28:	681b      	ldr	r3, [r3, #0]
 8041d2a:	fa93 f2a3 	rbit	r2, r3
 8041d2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041d32:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8041d36:	601a      	str	r2, [r3, #0]
 8041d38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041d3c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8041d40:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041d44:	601a      	str	r2, [r3, #0]
 8041d46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041d4a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8041d4e:	681b      	ldr	r3, [r3, #0]
 8041d50:	fa93 f2a3 	rbit	r2, r3
 8041d54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041d58:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8041d5c:	601a      	str	r2, [r3, #0]
 8041d5e:	4b33      	ldr	r3, [pc, #204]	@ (8041e2c <HAL_RCC_OscConfig+0x10a4>)
 8041d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041d62:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041d66:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8041d6a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8041d6e:	6011      	str	r1, [r2, #0]
 8041d70:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041d74:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8041d78:	6812      	ldr	r2, [r2, #0]
 8041d7a:	fa92 f1a2 	rbit	r1, r2
 8041d7e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041d82:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8041d86:	6011      	str	r1, [r2, #0]
  return result;
 8041d88:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8041d8c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8041d90:	6812      	ldr	r2, [r2, #0]
 8041d92:	fab2 f282 	clz	r2, r2
 8041d96:	b2d2      	uxtb	r2, r2
 8041d98:	f042 0220 	orr.w	r2, r2, #32
 8041d9c:	b2d2      	uxtb	r2, r2
 8041d9e:	f002 021f 	and.w	r2, r2, #31
 8041da2:	2101      	movs	r1, #1
 8041da4:	fa01 f202 	lsl.w	r2, r1, r2
 8041da8:	4013      	ands	r3, r2
 8041daa:	2b00      	cmp	r3, #0
 8041dac:	d182      	bne.n	8041cb4 <HAL_RCC_OscConfig+0xf2c>
 8041dae:	e037      	b.n	8041e20 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8041db0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041db4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8041db8:	681b      	ldr	r3, [r3, #0]
 8041dba:	699b      	ldr	r3, [r3, #24]
 8041dbc:	2b01      	cmp	r3, #1
 8041dbe:	d101      	bne.n	8041dc4 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8041dc0:	2301      	movs	r3, #1
 8041dc2:	e02e      	b.n	8041e22 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8041dc4:	4b19      	ldr	r3, [pc, #100]	@ (8041e2c <HAL_RCC_OscConfig+0x10a4>)
 8041dc6:	685b      	ldr	r3, [r3, #4]
 8041dc8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8041dcc:	4b17      	ldr	r3, [pc, #92]	@ (8041e2c <HAL_RCC_OscConfig+0x10a4>)
 8041dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8041dd0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8041dd4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8041dd8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8041ddc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041de0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8041de4:	681b      	ldr	r3, [r3, #0]
 8041de6:	69db      	ldr	r3, [r3, #28]
 8041de8:	429a      	cmp	r2, r3
 8041dea:	d117      	bne.n	8041e1c <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8041dec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8041df0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8041df4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041df8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8041dfc:	681b      	ldr	r3, [r3, #0]
 8041dfe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8041e00:	429a      	cmp	r2, r3
 8041e02:	d10b      	bne.n	8041e1c <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8041e04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8041e08:	f003 020f 	and.w	r2, r3, #15
 8041e0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8041e10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8041e14:	681b      	ldr	r3, [r3, #0]
 8041e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8041e18:	429a      	cmp	r2, r3
 8041e1a:	d001      	beq.n	8041e20 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8041e1c:	2301      	movs	r3, #1
 8041e1e:	e000      	b.n	8041e22 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8041e20:	2300      	movs	r3, #0
}
 8041e22:	4618      	mov	r0, r3
 8041e24:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8041e28:	46bd      	mov	sp, r7
 8041e2a:	bd80      	pop	{r7, pc}
 8041e2c:	40021000 	.word	0x40021000

08041e30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8041e30:	b580      	push	{r7, lr}
 8041e32:	b09e      	sub	sp, #120	@ 0x78
 8041e34:	af00      	add	r7, sp, #0
 8041e36:	6078      	str	r0, [r7, #4]
 8041e38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8041e3a:	2300      	movs	r3, #0
 8041e3c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8041e3e:	687b      	ldr	r3, [r7, #4]
 8041e40:	2b00      	cmp	r3, #0
 8041e42:	d101      	bne.n	8041e48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8041e44:	2301      	movs	r3, #1
 8041e46:	e162      	b.n	804210e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8041e48:	4b90      	ldr	r3, [pc, #576]	@ (804208c <HAL_RCC_ClockConfig+0x25c>)
 8041e4a:	681b      	ldr	r3, [r3, #0]
 8041e4c:	f003 0307 	and.w	r3, r3, #7
 8041e50:	683a      	ldr	r2, [r7, #0]
 8041e52:	429a      	cmp	r2, r3
 8041e54:	d910      	bls.n	8041e78 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8041e56:	4b8d      	ldr	r3, [pc, #564]	@ (804208c <HAL_RCC_ClockConfig+0x25c>)
 8041e58:	681b      	ldr	r3, [r3, #0]
 8041e5a:	f023 0207 	bic.w	r2, r3, #7
 8041e5e:	498b      	ldr	r1, [pc, #556]	@ (804208c <HAL_RCC_ClockConfig+0x25c>)
 8041e60:	683b      	ldr	r3, [r7, #0]
 8041e62:	4313      	orrs	r3, r2
 8041e64:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8041e66:	4b89      	ldr	r3, [pc, #548]	@ (804208c <HAL_RCC_ClockConfig+0x25c>)
 8041e68:	681b      	ldr	r3, [r3, #0]
 8041e6a:	f003 0307 	and.w	r3, r3, #7
 8041e6e:	683a      	ldr	r2, [r7, #0]
 8041e70:	429a      	cmp	r2, r3
 8041e72:	d001      	beq.n	8041e78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8041e74:	2301      	movs	r3, #1
 8041e76:	e14a      	b.n	804210e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8041e78:	687b      	ldr	r3, [r7, #4]
 8041e7a:	681b      	ldr	r3, [r3, #0]
 8041e7c:	f003 0302 	and.w	r3, r3, #2
 8041e80:	2b00      	cmp	r3, #0
 8041e82:	d008      	beq.n	8041e96 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8041e84:	4b82      	ldr	r3, [pc, #520]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8041e86:	685b      	ldr	r3, [r3, #4]
 8041e88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8041e8c:	687b      	ldr	r3, [r7, #4]
 8041e8e:	689b      	ldr	r3, [r3, #8]
 8041e90:	497f      	ldr	r1, [pc, #508]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8041e92:	4313      	orrs	r3, r2
 8041e94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8041e96:	687b      	ldr	r3, [r7, #4]
 8041e98:	681b      	ldr	r3, [r3, #0]
 8041e9a:	f003 0301 	and.w	r3, r3, #1
 8041e9e:	2b00      	cmp	r3, #0
 8041ea0:	f000 80dc 	beq.w	804205c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8041ea4:	687b      	ldr	r3, [r7, #4]
 8041ea6:	685b      	ldr	r3, [r3, #4]
 8041ea8:	2b01      	cmp	r3, #1
 8041eaa:	d13c      	bne.n	8041f26 <HAL_RCC_ClockConfig+0xf6>
 8041eac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8041eb0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041eb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8041eb4:	fa93 f3a3 	rbit	r3, r3
 8041eb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8041eba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8041ebc:	fab3 f383 	clz	r3, r3
 8041ec0:	b2db      	uxtb	r3, r3
 8041ec2:	095b      	lsrs	r3, r3, #5
 8041ec4:	b2db      	uxtb	r3, r3
 8041ec6:	f043 0301 	orr.w	r3, r3, #1
 8041eca:	b2db      	uxtb	r3, r3
 8041ecc:	2b01      	cmp	r3, #1
 8041ece:	d102      	bne.n	8041ed6 <HAL_RCC_ClockConfig+0xa6>
 8041ed0:	4b6f      	ldr	r3, [pc, #444]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8041ed2:	681b      	ldr	r3, [r3, #0]
 8041ed4:	e00f      	b.n	8041ef6 <HAL_RCC_ClockConfig+0xc6>
 8041ed6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8041eda:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041edc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8041ede:	fa93 f3a3 	rbit	r3, r3
 8041ee2:	667b      	str	r3, [r7, #100]	@ 0x64
 8041ee4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8041ee8:	663b      	str	r3, [r7, #96]	@ 0x60
 8041eea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8041eec:	fa93 f3a3 	rbit	r3, r3
 8041ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8041ef2:	4b67      	ldr	r3, [pc, #412]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8041ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041ef6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8041efa:	65ba      	str	r2, [r7, #88]	@ 0x58
 8041efc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8041efe:	fa92 f2a2 	rbit	r2, r2
 8041f02:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8041f04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8041f06:	fab2 f282 	clz	r2, r2
 8041f0a:	b2d2      	uxtb	r2, r2
 8041f0c:	f042 0220 	orr.w	r2, r2, #32
 8041f10:	b2d2      	uxtb	r2, r2
 8041f12:	f002 021f 	and.w	r2, r2, #31
 8041f16:	2101      	movs	r1, #1
 8041f18:	fa01 f202 	lsl.w	r2, r1, r2
 8041f1c:	4013      	ands	r3, r2
 8041f1e:	2b00      	cmp	r3, #0
 8041f20:	d17b      	bne.n	804201a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8041f22:	2301      	movs	r3, #1
 8041f24:	e0f3      	b.n	804210e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8041f26:	687b      	ldr	r3, [r7, #4]
 8041f28:	685b      	ldr	r3, [r3, #4]
 8041f2a:	2b02      	cmp	r3, #2
 8041f2c:	d13c      	bne.n	8041fa8 <HAL_RCC_ClockConfig+0x178>
 8041f2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8041f32:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041f34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8041f36:	fa93 f3a3 	rbit	r3, r3
 8041f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8041f3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8041f3e:	fab3 f383 	clz	r3, r3
 8041f42:	b2db      	uxtb	r3, r3
 8041f44:	095b      	lsrs	r3, r3, #5
 8041f46:	b2db      	uxtb	r3, r3
 8041f48:	f043 0301 	orr.w	r3, r3, #1
 8041f4c:	b2db      	uxtb	r3, r3
 8041f4e:	2b01      	cmp	r3, #1
 8041f50:	d102      	bne.n	8041f58 <HAL_RCC_ClockConfig+0x128>
 8041f52:	4b4f      	ldr	r3, [pc, #316]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8041f54:	681b      	ldr	r3, [r3, #0]
 8041f56:	e00f      	b.n	8041f78 <HAL_RCC_ClockConfig+0x148>
 8041f58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8041f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8041f60:	fa93 f3a3 	rbit	r3, r3
 8041f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8041f66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8041f6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8041f6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8041f6e:	fa93 f3a3 	rbit	r3, r3
 8041f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8041f74:	4b46      	ldr	r3, [pc, #280]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8041f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041f78:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8041f7c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8041f7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8041f80:	fa92 f2a2 	rbit	r2, r2
 8041f84:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8041f86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8041f88:	fab2 f282 	clz	r2, r2
 8041f8c:	b2d2      	uxtb	r2, r2
 8041f8e:	f042 0220 	orr.w	r2, r2, #32
 8041f92:	b2d2      	uxtb	r2, r2
 8041f94:	f002 021f 	and.w	r2, r2, #31
 8041f98:	2101      	movs	r1, #1
 8041f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8041f9e:	4013      	ands	r3, r2
 8041fa0:	2b00      	cmp	r3, #0
 8041fa2:	d13a      	bne.n	804201a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8041fa4:	2301      	movs	r3, #1
 8041fa6:	e0b2      	b.n	804210e <HAL_RCC_ClockConfig+0x2de>
 8041fa8:	2302      	movs	r3, #2
 8041faa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8041fae:	fa93 f3a3 	rbit	r3, r3
 8041fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8041fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8041fb6:	fab3 f383 	clz	r3, r3
 8041fba:	b2db      	uxtb	r3, r3
 8041fbc:	095b      	lsrs	r3, r3, #5
 8041fbe:	b2db      	uxtb	r3, r3
 8041fc0:	f043 0301 	orr.w	r3, r3, #1
 8041fc4:	b2db      	uxtb	r3, r3
 8041fc6:	2b01      	cmp	r3, #1
 8041fc8:	d102      	bne.n	8041fd0 <HAL_RCC_ClockConfig+0x1a0>
 8041fca:	4b31      	ldr	r3, [pc, #196]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8041fcc:	681b      	ldr	r3, [r3, #0]
 8041fce:	e00d      	b.n	8041fec <HAL_RCC_ClockConfig+0x1bc>
 8041fd0:	2302      	movs	r3, #2
 8041fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8041fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8041fd6:	fa93 f3a3 	rbit	r3, r3
 8041fda:	627b      	str	r3, [r7, #36]	@ 0x24
 8041fdc:	2302      	movs	r3, #2
 8041fde:	623b      	str	r3, [r7, #32]
 8041fe0:	6a3b      	ldr	r3, [r7, #32]
 8041fe2:	fa93 f3a3 	rbit	r3, r3
 8041fe6:	61fb      	str	r3, [r7, #28]
 8041fe8:	4b29      	ldr	r3, [pc, #164]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8041fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041fec:	2202      	movs	r2, #2
 8041fee:	61ba      	str	r2, [r7, #24]
 8041ff0:	69ba      	ldr	r2, [r7, #24]
 8041ff2:	fa92 f2a2 	rbit	r2, r2
 8041ff6:	617a      	str	r2, [r7, #20]
  return result;
 8041ff8:	697a      	ldr	r2, [r7, #20]
 8041ffa:	fab2 f282 	clz	r2, r2
 8041ffe:	b2d2      	uxtb	r2, r2
 8042000:	f042 0220 	orr.w	r2, r2, #32
 8042004:	b2d2      	uxtb	r2, r2
 8042006:	f002 021f 	and.w	r2, r2, #31
 804200a:	2101      	movs	r1, #1
 804200c:	fa01 f202 	lsl.w	r2, r1, r2
 8042010:	4013      	ands	r3, r2
 8042012:	2b00      	cmp	r3, #0
 8042014:	d101      	bne.n	804201a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8042016:	2301      	movs	r3, #1
 8042018:	e079      	b.n	804210e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 804201a:	4b1d      	ldr	r3, [pc, #116]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 804201c:	685b      	ldr	r3, [r3, #4]
 804201e:	f023 0203 	bic.w	r2, r3, #3
 8042022:	687b      	ldr	r3, [r7, #4]
 8042024:	685b      	ldr	r3, [r3, #4]
 8042026:	491a      	ldr	r1, [pc, #104]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 8042028:	4313      	orrs	r3, r2
 804202a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 804202c:	f7fe fb96 	bl	804075c <HAL_GetTick>
 8042030:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8042032:	e00a      	b.n	804204a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8042034:	f7fe fb92 	bl	804075c <HAL_GetTick>
 8042038:	4602      	mov	r2, r0
 804203a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 804203c:	1ad3      	subs	r3, r2, r3
 804203e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042042:	4293      	cmp	r3, r2
 8042044:	d901      	bls.n	804204a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8042046:	2303      	movs	r3, #3
 8042048:	e061      	b.n	804210e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804204a:	4b11      	ldr	r3, [pc, #68]	@ (8042090 <HAL_RCC_ClockConfig+0x260>)
 804204c:	685b      	ldr	r3, [r3, #4]
 804204e:	f003 020c 	and.w	r2, r3, #12
 8042052:	687b      	ldr	r3, [r7, #4]
 8042054:	685b      	ldr	r3, [r3, #4]
 8042056:	009b      	lsls	r3, r3, #2
 8042058:	429a      	cmp	r2, r3
 804205a:	d1eb      	bne.n	8042034 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 804205c:	4b0b      	ldr	r3, [pc, #44]	@ (804208c <HAL_RCC_ClockConfig+0x25c>)
 804205e:	681b      	ldr	r3, [r3, #0]
 8042060:	f003 0307 	and.w	r3, r3, #7
 8042064:	683a      	ldr	r2, [r7, #0]
 8042066:	429a      	cmp	r2, r3
 8042068:	d214      	bcs.n	8042094 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804206a:	4b08      	ldr	r3, [pc, #32]	@ (804208c <HAL_RCC_ClockConfig+0x25c>)
 804206c:	681b      	ldr	r3, [r3, #0]
 804206e:	f023 0207 	bic.w	r2, r3, #7
 8042072:	4906      	ldr	r1, [pc, #24]	@ (804208c <HAL_RCC_ClockConfig+0x25c>)
 8042074:	683b      	ldr	r3, [r7, #0]
 8042076:	4313      	orrs	r3, r2
 8042078:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 804207a:	4b04      	ldr	r3, [pc, #16]	@ (804208c <HAL_RCC_ClockConfig+0x25c>)
 804207c:	681b      	ldr	r3, [r3, #0]
 804207e:	f003 0307 	and.w	r3, r3, #7
 8042082:	683a      	ldr	r2, [r7, #0]
 8042084:	429a      	cmp	r2, r3
 8042086:	d005      	beq.n	8042094 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8042088:	2301      	movs	r3, #1
 804208a:	e040      	b.n	804210e <HAL_RCC_ClockConfig+0x2de>
 804208c:	40022000 	.word	0x40022000
 8042090:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8042094:	687b      	ldr	r3, [r7, #4]
 8042096:	681b      	ldr	r3, [r3, #0]
 8042098:	f003 0304 	and.w	r3, r3, #4
 804209c:	2b00      	cmp	r3, #0
 804209e:	d008      	beq.n	80420b2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80420a0:	4b1d      	ldr	r3, [pc, #116]	@ (8042118 <HAL_RCC_ClockConfig+0x2e8>)
 80420a2:	685b      	ldr	r3, [r3, #4]
 80420a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80420a8:	687b      	ldr	r3, [r7, #4]
 80420aa:	68db      	ldr	r3, [r3, #12]
 80420ac:	491a      	ldr	r1, [pc, #104]	@ (8042118 <HAL_RCC_ClockConfig+0x2e8>)
 80420ae:	4313      	orrs	r3, r2
 80420b0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80420b2:	687b      	ldr	r3, [r7, #4]
 80420b4:	681b      	ldr	r3, [r3, #0]
 80420b6:	f003 0308 	and.w	r3, r3, #8
 80420ba:	2b00      	cmp	r3, #0
 80420bc:	d009      	beq.n	80420d2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80420be:	4b16      	ldr	r3, [pc, #88]	@ (8042118 <HAL_RCC_ClockConfig+0x2e8>)
 80420c0:	685b      	ldr	r3, [r3, #4]
 80420c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80420c6:	687b      	ldr	r3, [r7, #4]
 80420c8:	691b      	ldr	r3, [r3, #16]
 80420ca:	00db      	lsls	r3, r3, #3
 80420cc:	4912      	ldr	r1, [pc, #72]	@ (8042118 <HAL_RCC_ClockConfig+0x2e8>)
 80420ce:	4313      	orrs	r3, r2
 80420d0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80420d2:	f000 f829 	bl	8042128 <HAL_RCC_GetSysClockFreq>
 80420d6:	4601      	mov	r1, r0
 80420d8:	4b0f      	ldr	r3, [pc, #60]	@ (8042118 <HAL_RCC_ClockConfig+0x2e8>)
 80420da:	685b      	ldr	r3, [r3, #4]
 80420dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80420e0:	22f0      	movs	r2, #240	@ 0xf0
 80420e2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80420e4:	693a      	ldr	r2, [r7, #16]
 80420e6:	fa92 f2a2 	rbit	r2, r2
 80420ea:	60fa      	str	r2, [r7, #12]
  return result;
 80420ec:	68fa      	ldr	r2, [r7, #12]
 80420ee:	fab2 f282 	clz	r2, r2
 80420f2:	b2d2      	uxtb	r2, r2
 80420f4:	40d3      	lsrs	r3, r2
 80420f6:	4a09      	ldr	r2, [pc, #36]	@ (804211c <HAL_RCC_ClockConfig+0x2ec>)
 80420f8:	5cd3      	ldrb	r3, [r2, r3]
 80420fa:	fa21 f303 	lsr.w	r3, r1, r3
 80420fe:	4a08      	ldr	r2, [pc, #32]	@ (8042120 <HAL_RCC_ClockConfig+0x2f0>)
 8042100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8042102:	4b08      	ldr	r3, [pc, #32]	@ (8042124 <HAL_RCC_ClockConfig+0x2f4>)
 8042104:	681b      	ldr	r3, [r3, #0]
 8042106:	4618      	mov	r0, r3
 8042108:	f7fe fae4 	bl	80406d4 <HAL_InitTick>
  
  return HAL_OK;
 804210c:	2300      	movs	r3, #0
}
 804210e:	4618      	mov	r0, r3
 8042110:	3778      	adds	r7, #120	@ 0x78
 8042112:	46bd      	mov	sp, r7
 8042114:	bd80      	pop	{r7, pc}
 8042116:	bf00      	nop
 8042118:	40021000 	.word	0x40021000
 804211c:	08042f98 	.word	0x08042f98
 8042120:	20000000 	.word	0x20000000
 8042124:	20000004 	.word	0x20000004

08042128 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8042128:	b480      	push	{r7}
 804212a:	b087      	sub	sp, #28
 804212c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 804212e:	2300      	movs	r3, #0
 8042130:	60fb      	str	r3, [r7, #12]
 8042132:	2300      	movs	r3, #0
 8042134:	60bb      	str	r3, [r7, #8]
 8042136:	2300      	movs	r3, #0
 8042138:	617b      	str	r3, [r7, #20]
 804213a:	2300      	movs	r3, #0
 804213c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 804213e:	2300      	movs	r3, #0
 8042140:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8042142:	4b1f      	ldr	r3, [pc, #124]	@ (80421c0 <HAL_RCC_GetSysClockFreq+0x98>)
 8042144:	685b      	ldr	r3, [r3, #4]
 8042146:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8042148:	68fb      	ldr	r3, [r7, #12]
 804214a:	f003 030c 	and.w	r3, r3, #12
 804214e:	2b04      	cmp	r3, #4
 8042150:	d002      	beq.n	8042158 <HAL_RCC_GetSysClockFreq+0x30>
 8042152:	2b08      	cmp	r3, #8
 8042154:	d003      	beq.n	804215e <HAL_RCC_GetSysClockFreq+0x36>
 8042156:	e029      	b.n	80421ac <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8042158:	4b1a      	ldr	r3, [pc, #104]	@ (80421c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 804215a:	613b      	str	r3, [r7, #16]
      break;
 804215c:	e029      	b.n	80421b2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 804215e:	68fb      	ldr	r3, [r7, #12]
 8042160:	0c9b      	lsrs	r3, r3, #18
 8042162:	f003 030f 	and.w	r3, r3, #15
 8042166:	4a18      	ldr	r2, [pc, #96]	@ (80421c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8042168:	5cd3      	ldrb	r3, [r2, r3]
 804216a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 804216c:	4b14      	ldr	r3, [pc, #80]	@ (80421c0 <HAL_RCC_GetSysClockFreq+0x98>)
 804216e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8042170:	f003 030f 	and.w	r3, r3, #15
 8042174:	4a15      	ldr	r2, [pc, #84]	@ (80421cc <HAL_RCC_GetSysClockFreq+0xa4>)
 8042176:	5cd3      	ldrb	r3, [r2, r3]
 8042178:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 804217a:	68fb      	ldr	r3, [r7, #12]
 804217c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8042180:	2b00      	cmp	r3, #0
 8042182:	d008      	beq.n	8042196 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8042184:	4a0f      	ldr	r2, [pc, #60]	@ (80421c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8042186:	68bb      	ldr	r3, [r7, #8]
 8042188:	fbb2 f2f3 	udiv	r2, r2, r3
 804218c:	687b      	ldr	r3, [r7, #4]
 804218e:	fb02 f303 	mul.w	r3, r2, r3
 8042192:	617b      	str	r3, [r7, #20]
 8042194:	e007      	b.n	80421a6 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8042196:	4a0b      	ldr	r2, [pc, #44]	@ (80421c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8042198:	68bb      	ldr	r3, [r7, #8]
 804219a:	fbb2 f2f3 	udiv	r2, r2, r3
 804219e:	687b      	ldr	r3, [r7, #4]
 80421a0:	fb02 f303 	mul.w	r3, r2, r3
 80421a4:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80421a6:	697b      	ldr	r3, [r7, #20]
 80421a8:	613b      	str	r3, [r7, #16]
      break;
 80421aa:	e002      	b.n	80421b2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80421ac:	4b05      	ldr	r3, [pc, #20]	@ (80421c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 80421ae:	613b      	str	r3, [r7, #16]
      break;
 80421b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80421b2:	693b      	ldr	r3, [r7, #16]
}
 80421b4:	4618      	mov	r0, r3
 80421b6:	371c      	adds	r7, #28
 80421b8:	46bd      	mov	sp, r7
 80421ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80421be:	4770      	bx	lr
 80421c0:	40021000 	.word	0x40021000
 80421c4:	007a1200 	.word	0x007a1200
 80421c8:	08042fb0 	.word	0x08042fb0
 80421cc:	08042fc0 	.word	0x08042fc0

080421d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80421d0:	b480      	push	{r7}
 80421d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80421d4:	4b03      	ldr	r3, [pc, #12]	@ (80421e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80421d6:	681b      	ldr	r3, [r3, #0]
}
 80421d8:	4618      	mov	r0, r3
 80421da:	46bd      	mov	sp, r7
 80421dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80421e0:	4770      	bx	lr
 80421e2:	bf00      	nop
 80421e4:	20000000 	.word	0x20000000

080421e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80421e8:	b580      	push	{r7, lr}
 80421ea:	b082      	sub	sp, #8
 80421ec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80421ee:	f7ff ffef 	bl	80421d0 <HAL_RCC_GetHCLKFreq>
 80421f2:	4601      	mov	r1, r0
 80421f4:	4b0b      	ldr	r3, [pc, #44]	@ (8042224 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80421f6:	685b      	ldr	r3, [r3, #4]
 80421f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80421fc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8042200:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8042202:	687a      	ldr	r2, [r7, #4]
 8042204:	fa92 f2a2 	rbit	r2, r2
 8042208:	603a      	str	r2, [r7, #0]
  return result;
 804220a:	683a      	ldr	r2, [r7, #0]
 804220c:	fab2 f282 	clz	r2, r2
 8042210:	b2d2      	uxtb	r2, r2
 8042212:	40d3      	lsrs	r3, r2
 8042214:	4a04      	ldr	r2, [pc, #16]	@ (8042228 <HAL_RCC_GetPCLK1Freq+0x40>)
 8042216:	5cd3      	ldrb	r3, [r2, r3]
 8042218:	fa21 f303 	lsr.w	r3, r1, r3
}    
 804221c:	4618      	mov	r0, r3
 804221e:	3708      	adds	r7, #8
 8042220:	46bd      	mov	sp, r7
 8042222:	bd80      	pop	{r7, pc}
 8042224:	40021000 	.word	0x40021000
 8042228:	08042fa8 	.word	0x08042fa8

0804222c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 804222c:	b580      	push	{r7, lr}
 804222e:	b082      	sub	sp, #8
 8042230:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8042232:	f7ff ffcd 	bl	80421d0 <HAL_RCC_GetHCLKFreq>
 8042236:	4601      	mov	r1, r0
 8042238:	4b0b      	ldr	r3, [pc, #44]	@ (8042268 <HAL_RCC_GetPCLK2Freq+0x3c>)
 804223a:	685b      	ldr	r3, [r3, #4]
 804223c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8042240:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8042244:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8042246:	687a      	ldr	r2, [r7, #4]
 8042248:	fa92 f2a2 	rbit	r2, r2
 804224c:	603a      	str	r2, [r7, #0]
  return result;
 804224e:	683a      	ldr	r2, [r7, #0]
 8042250:	fab2 f282 	clz	r2, r2
 8042254:	b2d2      	uxtb	r2, r2
 8042256:	40d3      	lsrs	r3, r2
 8042258:	4a04      	ldr	r2, [pc, #16]	@ (804226c <HAL_RCC_GetPCLK2Freq+0x40>)
 804225a:	5cd3      	ldrb	r3, [r2, r3]
 804225c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8042260:	4618      	mov	r0, r3
 8042262:	3708      	adds	r7, #8
 8042264:	46bd      	mov	sp, r7
 8042266:	bd80      	pop	{r7, pc}
 8042268:	40021000 	.word	0x40021000
 804226c:	08042fa8 	.word	0x08042fa8

08042270 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8042270:	b580      	push	{r7, lr}
 8042272:	b092      	sub	sp, #72	@ 0x48
 8042274:	af00      	add	r7, sp, #0
 8042276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8042278:	2300      	movs	r3, #0
 804227a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 804227c:	2300      	movs	r3, #0
 804227e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8042280:	2300      	movs	r3, #0
 8042282:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8042286:	687b      	ldr	r3, [r7, #4]
 8042288:	681b      	ldr	r3, [r3, #0]
 804228a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 804228e:	2b00      	cmp	r3, #0
 8042290:	f000 80d4 	beq.w	804243c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8042294:	4b4e      	ldr	r3, [pc, #312]	@ (80423d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8042296:	69db      	ldr	r3, [r3, #28]
 8042298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804229c:	2b00      	cmp	r3, #0
 804229e:	d10e      	bne.n	80422be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80422a0:	4b4b      	ldr	r3, [pc, #300]	@ (80423d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80422a2:	69db      	ldr	r3, [r3, #28]
 80422a4:	4a4a      	ldr	r2, [pc, #296]	@ (80423d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80422a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80422aa:	61d3      	str	r3, [r2, #28]
 80422ac:	4b48      	ldr	r3, [pc, #288]	@ (80423d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80422ae:	69db      	ldr	r3, [r3, #28]
 80422b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80422b4:	60bb      	str	r3, [r7, #8]
 80422b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80422b8:	2301      	movs	r3, #1
 80422ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80422be:	4b45      	ldr	r3, [pc, #276]	@ (80423d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80422c0:	681b      	ldr	r3, [r3, #0]
 80422c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80422c6:	2b00      	cmp	r3, #0
 80422c8:	d118      	bne.n	80422fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80422ca:	4b42      	ldr	r3, [pc, #264]	@ (80423d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80422cc:	681b      	ldr	r3, [r3, #0]
 80422ce:	4a41      	ldr	r2, [pc, #260]	@ (80423d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80422d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80422d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80422d6:	f7fe fa41 	bl	804075c <HAL_GetTick>
 80422da:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80422dc:	e008      	b.n	80422f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80422de:	f7fe fa3d 	bl	804075c <HAL_GetTick>
 80422e2:	4602      	mov	r2, r0
 80422e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80422e6:	1ad3      	subs	r3, r2, r3
 80422e8:	2b64      	cmp	r3, #100	@ 0x64
 80422ea:	d901      	bls.n	80422f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80422ec:	2303      	movs	r3, #3
 80422ee:	e1d6      	b.n	804269e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80422f0:	4b38      	ldr	r3, [pc, #224]	@ (80423d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80422f2:	681b      	ldr	r3, [r3, #0]
 80422f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80422f8:	2b00      	cmp	r3, #0
 80422fa:	d0f0      	beq.n	80422de <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80422fc:	4b34      	ldr	r3, [pc, #208]	@ (80423d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80422fe:	6a1b      	ldr	r3, [r3, #32]
 8042300:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8042304:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8042306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8042308:	2b00      	cmp	r3, #0
 804230a:	f000 8084 	beq.w	8042416 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 804230e:	687b      	ldr	r3, [r7, #4]
 8042310:	685b      	ldr	r3, [r3, #4]
 8042312:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8042316:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8042318:	429a      	cmp	r2, r3
 804231a:	d07c      	beq.n	8042416 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 804231c:	4b2c      	ldr	r3, [pc, #176]	@ (80423d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 804231e:	6a1b      	ldr	r3, [r3, #32]
 8042320:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8042324:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8042326:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 804232a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 804232c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 804232e:	fa93 f3a3 	rbit	r3, r3
 8042332:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8042334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8042336:	fab3 f383 	clz	r3, r3
 804233a:	b2db      	uxtb	r3, r3
 804233c:	461a      	mov	r2, r3
 804233e:	4b26      	ldr	r3, [pc, #152]	@ (80423d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8042340:	4413      	add	r3, r2
 8042342:	009b      	lsls	r3, r3, #2
 8042344:	461a      	mov	r2, r3
 8042346:	2301      	movs	r3, #1
 8042348:	6013      	str	r3, [r2, #0]
 804234a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 804234e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8042350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8042352:	fa93 f3a3 	rbit	r3, r3
 8042356:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8042358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 804235a:	fab3 f383 	clz	r3, r3
 804235e:	b2db      	uxtb	r3, r3
 8042360:	461a      	mov	r2, r3
 8042362:	4b1d      	ldr	r3, [pc, #116]	@ (80423d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8042364:	4413      	add	r3, r2
 8042366:	009b      	lsls	r3, r3, #2
 8042368:	461a      	mov	r2, r3
 804236a:	2300      	movs	r3, #0
 804236c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 804236e:	4a18      	ldr	r2, [pc, #96]	@ (80423d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8042370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8042372:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8042374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8042376:	f003 0301 	and.w	r3, r3, #1
 804237a:	2b00      	cmp	r3, #0
 804237c:	d04b      	beq.n	8042416 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 804237e:	f7fe f9ed 	bl	804075c <HAL_GetTick>
 8042382:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8042384:	e00a      	b.n	804239c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8042386:	f7fe f9e9 	bl	804075c <HAL_GetTick>
 804238a:	4602      	mov	r2, r0
 804238c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 804238e:	1ad3      	subs	r3, r2, r3
 8042390:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042394:	4293      	cmp	r3, r2
 8042396:	d901      	bls.n	804239c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8042398:	2303      	movs	r3, #3
 804239a:	e180      	b.n	804269e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 804239c:	2302      	movs	r3, #2
 804239e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80423a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80423a2:	fa93 f3a3 	rbit	r3, r3
 80423a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80423a8:	2302      	movs	r3, #2
 80423aa:	623b      	str	r3, [r7, #32]
 80423ac:	6a3b      	ldr	r3, [r7, #32]
 80423ae:	fa93 f3a3 	rbit	r3, r3
 80423b2:	61fb      	str	r3, [r7, #28]
  return result;
 80423b4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80423b6:	fab3 f383 	clz	r3, r3
 80423ba:	b2db      	uxtb	r3, r3
 80423bc:	095b      	lsrs	r3, r3, #5
 80423be:	b2db      	uxtb	r3, r3
 80423c0:	f043 0302 	orr.w	r3, r3, #2
 80423c4:	b2db      	uxtb	r3, r3
 80423c6:	2b02      	cmp	r3, #2
 80423c8:	d108      	bne.n	80423dc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80423ca:	4b01      	ldr	r3, [pc, #4]	@ (80423d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80423cc:	6a1b      	ldr	r3, [r3, #32]
 80423ce:	e00d      	b.n	80423ec <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80423d0:	40021000 	.word	0x40021000
 80423d4:	40007000 	.word	0x40007000
 80423d8:	10908100 	.word	0x10908100
 80423dc:	2302      	movs	r3, #2
 80423de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80423e0:	69bb      	ldr	r3, [r7, #24]
 80423e2:	fa93 f3a3 	rbit	r3, r3
 80423e6:	617b      	str	r3, [r7, #20]
 80423e8:	4b9a      	ldr	r3, [pc, #616]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80423ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80423ec:	2202      	movs	r2, #2
 80423ee:	613a      	str	r2, [r7, #16]
 80423f0:	693a      	ldr	r2, [r7, #16]
 80423f2:	fa92 f2a2 	rbit	r2, r2
 80423f6:	60fa      	str	r2, [r7, #12]
  return result;
 80423f8:	68fa      	ldr	r2, [r7, #12]
 80423fa:	fab2 f282 	clz	r2, r2
 80423fe:	b2d2      	uxtb	r2, r2
 8042400:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8042404:	b2d2      	uxtb	r2, r2
 8042406:	f002 021f 	and.w	r2, r2, #31
 804240a:	2101      	movs	r1, #1
 804240c:	fa01 f202 	lsl.w	r2, r1, r2
 8042410:	4013      	ands	r3, r2
 8042412:	2b00      	cmp	r3, #0
 8042414:	d0b7      	beq.n	8042386 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8042416:	4b8f      	ldr	r3, [pc, #572]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042418:	6a1b      	ldr	r3, [r3, #32]
 804241a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 804241e:	687b      	ldr	r3, [r7, #4]
 8042420:	685b      	ldr	r3, [r3, #4]
 8042422:	498c      	ldr	r1, [pc, #560]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042424:	4313      	orrs	r3, r2
 8042426:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8042428:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 804242c:	2b01      	cmp	r3, #1
 804242e:	d105      	bne.n	804243c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8042430:	4b88      	ldr	r3, [pc, #544]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042432:	69db      	ldr	r3, [r3, #28]
 8042434:	4a87      	ldr	r2, [pc, #540]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042436:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 804243a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 804243c:	687b      	ldr	r3, [r7, #4]
 804243e:	681b      	ldr	r3, [r3, #0]
 8042440:	f003 0301 	and.w	r3, r3, #1
 8042444:	2b00      	cmp	r3, #0
 8042446:	d008      	beq.n	804245a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8042448:	4b82      	ldr	r3, [pc, #520]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 804244a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804244c:	f023 0203 	bic.w	r2, r3, #3
 8042450:	687b      	ldr	r3, [r7, #4]
 8042452:	689b      	ldr	r3, [r3, #8]
 8042454:	497f      	ldr	r1, [pc, #508]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042456:	4313      	orrs	r3, r2
 8042458:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 804245a:	687b      	ldr	r3, [r7, #4]
 804245c:	681b      	ldr	r3, [r3, #0]
 804245e:	f003 0302 	and.w	r3, r3, #2
 8042462:	2b00      	cmp	r3, #0
 8042464:	d008      	beq.n	8042478 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8042466:	4b7b      	ldr	r3, [pc, #492]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804246a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 804246e:	687b      	ldr	r3, [r7, #4]
 8042470:	68db      	ldr	r3, [r3, #12]
 8042472:	4978      	ldr	r1, [pc, #480]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042474:	4313      	orrs	r3, r2
 8042476:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8042478:	687b      	ldr	r3, [r7, #4]
 804247a:	681b      	ldr	r3, [r3, #0]
 804247c:	f003 0304 	and.w	r3, r3, #4
 8042480:	2b00      	cmp	r3, #0
 8042482:	d008      	beq.n	8042496 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8042484:	4b73      	ldr	r3, [pc, #460]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8042488:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 804248c:	687b      	ldr	r3, [r7, #4]
 804248e:	691b      	ldr	r3, [r3, #16]
 8042490:	4970      	ldr	r1, [pc, #448]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042492:	4313      	orrs	r3, r2
 8042494:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8042496:	687b      	ldr	r3, [r7, #4]
 8042498:	681b      	ldr	r3, [r3, #0]
 804249a:	f003 0320 	and.w	r3, r3, #32
 804249e:	2b00      	cmp	r3, #0
 80424a0:	d008      	beq.n	80424b4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80424a2:	4b6c      	ldr	r3, [pc, #432]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80424a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80424a6:	f023 0210 	bic.w	r2, r3, #16
 80424aa:	687b      	ldr	r3, [r7, #4]
 80424ac:	69db      	ldr	r3, [r3, #28]
 80424ae:	4969      	ldr	r1, [pc, #420]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80424b0:	4313      	orrs	r3, r2
 80424b2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80424b4:	687b      	ldr	r3, [r7, #4]
 80424b6:	681b      	ldr	r3, [r3, #0]
 80424b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80424bc:	2b00      	cmp	r3, #0
 80424be:	d008      	beq.n	80424d2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80424c0:	4b64      	ldr	r3, [pc, #400]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80424c2:	685b      	ldr	r3, [r3, #4]
 80424c4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80424c8:	687b      	ldr	r3, [r7, #4]
 80424ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80424cc:	4961      	ldr	r1, [pc, #388]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80424ce:	4313      	orrs	r3, r2
 80424d0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80424d2:	687b      	ldr	r3, [r7, #4]
 80424d4:	681b      	ldr	r3, [r3, #0]
 80424d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80424da:	2b00      	cmp	r3, #0
 80424dc:	d008      	beq.n	80424f0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80424de:	4b5d      	ldr	r3, [pc, #372]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80424e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80424e2:	f023 0220 	bic.w	r2, r3, #32
 80424e6:	687b      	ldr	r3, [r7, #4]
 80424e8:	6a1b      	ldr	r3, [r3, #32]
 80424ea:	495a      	ldr	r1, [pc, #360]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80424ec:	4313      	orrs	r3, r2
 80424ee:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80424f0:	687b      	ldr	r3, [r7, #4]
 80424f2:	681b      	ldr	r3, [r3, #0]
 80424f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80424f8:	2b00      	cmp	r3, #0
 80424fa:	d008      	beq.n	804250e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80424fc:	4b55      	ldr	r3, [pc, #340]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80424fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8042500:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8042504:	687b      	ldr	r3, [r7, #4]
 8042506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042508:	4952      	ldr	r1, [pc, #328]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 804250a:	4313      	orrs	r3, r2
 804250c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 804250e:	687b      	ldr	r3, [r7, #4]
 8042510:	681b      	ldr	r3, [r3, #0]
 8042512:	f003 0308 	and.w	r3, r3, #8
 8042516:	2b00      	cmp	r3, #0
 8042518:	d008      	beq.n	804252c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 804251a:	4b4e      	ldr	r3, [pc, #312]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 804251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804251e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8042522:	687b      	ldr	r3, [r7, #4]
 8042524:	695b      	ldr	r3, [r3, #20]
 8042526:	494b      	ldr	r1, [pc, #300]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042528:	4313      	orrs	r3, r2
 804252a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 804252c:	687b      	ldr	r3, [r7, #4]
 804252e:	681b      	ldr	r3, [r3, #0]
 8042530:	f003 0310 	and.w	r3, r3, #16
 8042534:	2b00      	cmp	r3, #0
 8042536:	d008      	beq.n	804254a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8042538:	4b46      	ldr	r3, [pc, #280]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 804253a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804253c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8042540:	687b      	ldr	r3, [r7, #4]
 8042542:	699b      	ldr	r3, [r3, #24]
 8042544:	4943      	ldr	r1, [pc, #268]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042546:	4313      	orrs	r3, r2
 8042548:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 804254a:	687b      	ldr	r3, [r7, #4]
 804254c:	681b      	ldr	r3, [r3, #0]
 804254e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8042552:	2b00      	cmp	r3, #0
 8042554:	d008      	beq.n	8042568 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8042556:	4b3f      	ldr	r3, [pc, #252]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042558:	685b      	ldr	r3, [r3, #4]
 804255a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 804255e:	687b      	ldr	r3, [r7, #4]
 8042560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8042562:	493c      	ldr	r1, [pc, #240]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042564:	4313      	orrs	r3, r2
 8042566:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8042568:	687b      	ldr	r3, [r7, #4]
 804256a:	681b      	ldr	r3, [r3, #0]
 804256c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8042570:	2b00      	cmp	r3, #0
 8042572:	d008      	beq.n	8042586 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8042574:	4b37      	ldr	r3, [pc, #220]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8042578:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 804257c:	687b      	ldr	r3, [r7, #4]
 804257e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8042580:	4934      	ldr	r1, [pc, #208]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042582:	4313      	orrs	r3, r2
 8042584:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8042586:	687b      	ldr	r3, [r7, #4]
 8042588:	681b      	ldr	r3, [r3, #0]
 804258a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 804258e:	2b00      	cmp	r3, #0
 8042590:	d008      	beq.n	80425a4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8042592:	4b30      	ldr	r3, [pc, #192]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8042596:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 804259a:	687b      	ldr	r3, [r7, #4]
 804259c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804259e:	492d      	ldr	r1, [pc, #180]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80425a0:	4313      	orrs	r3, r2
 80425a2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80425a4:	687b      	ldr	r3, [r7, #4]
 80425a6:	681b      	ldr	r3, [r3, #0]
 80425a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80425ac:	2b00      	cmp	r3, #0
 80425ae:	d008      	beq.n	80425c2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80425b0:	4b28      	ldr	r3, [pc, #160]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80425b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80425b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80425b8:	687b      	ldr	r3, [r7, #4]
 80425ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80425bc:	4925      	ldr	r1, [pc, #148]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80425be:	4313      	orrs	r3, r2
 80425c0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80425c2:	687b      	ldr	r3, [r7, #4]
 80425c4:	681b      	ldr	r3, [r3, #0]
 80425c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80425ca:	2b00      	cmp	r3, #0
 80425cc:	d008      	beq.n	80425e0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80425ce:	4b21      	ldr	r3, [pc, #132]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80425d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80425d2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80425d6:	687b      	ldr	r3, [r7, #4]
 80425d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80425da:	491e      	ldr	r1, [pc, #120]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80425dc:	4313      	orrs	r3, r2
 80425de:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80425e0:	687b      	ldr	r3, [r7, #4]
 80425e2:	681b      	ldr	r3, [r3, #0]
 80425e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80425e8:	2b00      	cmp	r3, #0
 80425ea:	d008      	beq.n	80425fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80425ec:	4b19      	ldr	r3, [pc, #100]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80425ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80425f0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80425f4:	687b      	ldr	r3, [r7, #4]
 80425f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80425f8:	4916      	ldr	r1, [pc, #88]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80425fa:	4313      	orrs	r3, r2
 80425fc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80425fe:	687b      	ldr	r3, [r7, #4]
 8042600:	681b      	ldr	r3, [r3, #0]
 8042602:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8042606:	2b00      	cmp	r3, #0
 8042608:	d008      	beq.n	804261c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 804260a:	4b12      	ldr	r3, [pc, #72]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 804260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804260e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8042612:	687b      	ldr	r3, [r7, #4]
 8042614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8042616:	490f      	ldr	r1, [pc, #60]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042618:	4313      	orrs	r3, r2
 804261a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 804261c:	687b      	ldr	r3, [r7, #4]
 804261e:	681b      	ldr	r3, [r3, #0]
 8042620:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8042624:	2b00      	cmp	r3, #0
 8042626:	d008      	beq.n	804263a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8042628:	4b0a      	ldr	r3, [pc, #40]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 804262a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804262c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8042630:	687b      	ldr	r3, [r7, #4]
 8042632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8042634:	4907      	ldr	r1, [pc, #28]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042636:	4313      	orrs	r3, r2
 8042638:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 804263a:	687b      	ldr	r3, [r7, #4]
 804263c:	681b      	ldr	r3, [r3, #0]
 804263e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8042642:	2b00      	cmp	r3, #0
 8042644:	d00c      	beq.n	8042660 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8042646:	4b03      	ldr	r3, [pc, #12]	@ (8042654 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8042648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804264a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 804264e:	687b      	ldr	r3, [r7, #4]
 8042650:	e002      	b.n	8042658 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8042652:	bf00      	nop
 8042654:	40021000 	.word	0x40021000
 8042658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 804265a:	4913      	ldr	r1, [pc, #76]	@ (80426a8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 804265c:	4313      	orrs	r3, r2
 804265e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8042660:	687b      	ldr	r3, [r7, #4]
 8042662:	681b      	ldr	r3, [r3, #0]
 8042664:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8042668:	2b00      	cmp	r3, #0
 804266a:	d008      	beq.n	804267e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 804266c:	4b0e      	ldr	r3, [pc, #56]	@ (80426a8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 804266e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8042670:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8042674:	687b      	ldr	r3, [r7, #4]
 8042676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8042678:	490b      	ldr	r1, [pc, #44]	@ (80426a8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 804267a:	4313      	orrs	r3, r2
 804267c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 804267e:	687b      	ldr	r3, [r7, #4]
 8042680:	681b      	ldr	r3, [r3, #0]
 8042682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042686:	2b00      	cmp	r3, #0
 8042688:	d008      	beq.n	804269c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 804268a:	4b07      	ldr	r3, [pc, #28]	@ (80426a8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 804268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804268e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8042692:	687b      	ldr	r3, [r7, #4]
 8042694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8042696:	4904      	ldr	r1, [pc, #16]	@ (80426a8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8042698:	4313      	orrs	r3, r2
 804269a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 804269c:	2300      	movs	r3, #0
}
 804269e:	4618      	mov	r0, r3
 80426a0:	3748      	adds	r7, #72	@ 0x48
 80426a2:	46bd      	mov	sp, r7
 80426a4:	bd80      	pop	{r7, pc}
 80426a6:	bf00      	nop
 80426a8:	40021000 	.word	0x40021000

080426ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80426ac:	b580      	push	{r7, lr}
 80426ae:	b082      	sub	sp, #8
 80426b0:	af00      	add	r7, sp, #0
 80426b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80426b4:	687b      	ldr	r3, [r7, #4]
 80426b6:	2b00      	cmp	r3, #0
 80426b8:	d101      	bne.n	80426be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80426ba:	2301      	movs	r3, #1
 80426bc:	e040      	b.n	8042740 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80426be:	687b      	ldr	r3, [r7, #4]
 80426c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80426c2:	2b00      	cmp	r3, #0
 80426c4:	d106      	bne.n	80426d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80426c6:	687b      	ldr	r3, [r7, #4]
 80426c8:	2200      	movs	r2, #0
 80426ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80426ce:	6878      	ldr	r0, [r7, #4]
 80426d0:	f7fd ff7e 	bl	80405d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80426d4:	687b      	ldr	r3, [r7, #4]
 80426d6:	2224      	movs	r2, #36	@ 0x24
 80426d8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80426da:	687b      	ldr	r3, [r7, #4]
 80426dc:	681b      	ldr	r3, [r3, #0]
 80426de:	681a      	ldr	r2, [r3, #0]
 80426e0:	687b      	ldr	r3, [r7, #4]
 80426e2:	681b      	ldr	r3, [r3, #0]
 80426e4:	f022 0201 	bic.w	r2, r2, #1
 80426e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80426ea:	687b      	ldr	r3, [r7, #4]
 80426ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80426ee:	2b00      	cmp	r3, #0
 80426f0:	d002      	beq.n	80426f8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80426f2:	6878      	ldr	r0, [r7, #4]
 80426f4:	f000 f9fc 	bl	8042af0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80426f8:	6878      	ldr	r0, [r7, #4]
 80426fa:	f000 f825 	bl	8042748 <UART_SetConfig>
 80426fe:	4603      	mov	r3, r0
 8042700:	2b01      	cmp	r3, #1
 8042702:	d101      	bne.n	8042708 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8042704:	2301      	movs	r3, #1
 8042706:	e01b      	b.n	8042740 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8042708:	687b      	ldr	r3, [r7, #4]
 804270a:	681b      	ldr	r3, [r3, #0]
 804270c:	685a      	ldr	r2, [r3, #4]
 804270e:	687b      	ldr	r3, [r7, #4]
 8042710:	681b      	ldr	r3, [r3, #0]
 8042712:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8042716:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8042718:	687b      	ldr	r3, [r7, #4]
 804271a:	681b      	ldr	r3, [r3, #0]
 804271c:	689a      	ldr	r2, [r3, #8]
 804271e:	687b      	ldr	r3, [r7, #4]
 8042720:	681b      	ldr	r3, [r3, #0]
 8042722:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8042726:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8042728:	687b      	ldr	r3, [r7, #4]
 804272a:	681b      	ldr	r3, [r3, #0]
 804272c:	681a      	ldr	r2, [r3, #0]
 804272e:	687b      	ldr	r3, [r7, #4]
 8042730:	681b      	ldr	r3, [r3, #0]
 8042732:	f042 0201 	orr.w	r2, r2, #1
 8042736:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8042738:	6878      	ldr	r0, [r7, #4]
 804273a:	f000 fa7b 	bl	8042c34 <UART_CheckIdleState>
 804273e:	4603      	mov	r3, r0
}
 8042740:	4618      	mov	r0, r3
 8042742:	3708      	adds	r7, #8
 8042744:	46bd      	mov	sp, r7
 8042746:	bd80      	pop	{r7, pc}

08042748 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8042748:	b580      	push	{r7, lr}
 804274a:	b088      	sub	sp, #32
 804274c:	af00      	add	r7, sp, #0
 804274e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8042750:	2300      	movs	r3, #0
 8042752:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8042754:	687b      	ldr	r3, [r7, #4]
 8042756:	689a      	ldr	r2, [r3, #8]
 8042758:	687b      	ldr	r3, [r7, #4]
 804275a:	691b      	ldr	r3, [r3, #16]
 804275c:	431a      	orrs	r2, r3
 804275e:	687b      	ldr	r3, [r7, #4]
 8042760:	695b      	ldr	r3, [r3, #20]
 8042762:	431a      	orrs	r2, r3
 8042764:	687b      	ldr	r3, [r7, #4]
 8042766:	69db      	ldr	r3, [r3, #28]
 8042768:	4313      	orrs	r3, r2
 804276a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 804276c:	687b      	ldr	r3, [r7, #4]
 804276e:	681b      	ldr	r3, [r3, #0]
 8042770:	681a      	ldr	r2, [r3, #0]
 8042772:	4b92      	ldr	r3, [pc, #584]	@ (80429bc <UART_SetConfig+0x274>)
 8042774:	4013      	ands	r3, r2
 8042776:	687a      	ldr	r2, [r7, #4]
 8042778:	6812      	ldr	r2, [r2, #0]
 804277a:	6979      	ldr	r1, [r7, #20]
 804277c:	430b      	orrs	r3, r1
 804277e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8042780:	687b      	ldr	r3, [r7, #4]
 8042782:	681b      	ldr	r3, [r3, #0]
 8042784:	685b      	ldr	r3, [r3, #4]
 8042786:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 804278a:	687b      	ldr	r3, [r7, #4]
 804278c:	68da      	ldr	r2, [r3, #12]
 804278e:	687b      	ldr	r3, [r7, #4]
 8042790:	681b      	ldr	r3, [r3, #0]
 8042792:	430a      	orrs	r2, r1
 8042794:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8042796:	687b      	ldr	r3, [r7, #4]
 8042798:	699b      	ldr	r3, [r3, #24]
 804279a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 804279c:	687b      	ldr	r3, [r7, #4]
 804279e:	6a1b      	ldr	r3, [r3, #32]
 80427a0:	697a      	ldr	r2, [r7, #20]
 80427a2:	4313      	orrs	r3, r2
 80427a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80427a6:	687b      	ldr	r3, [r7, #4]
 80427a8:	681b      	ldr	r3, [r3, #0]
 80427aa:	689b      	ldr	r3, [r3, #8]
 80427ac:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80427b0:	687b      	ldr	r3, [r7, #4]
 80427b2:	681b      	ldr	r3, [r3, #0]
 80427b4:	697a      	ldr	r2, [r7, #20]
 80427b6:	430a      	orrs	r2, r1
 80427b8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80427ba:	687b      	ldr	r3, [r7, #4]
 80427bc:	681b      	ldr	r3, [r3, #0]
 80427be:	4a80      	ldr	r2, [pc, #512]	@ (80429c0 <UART_SetConfig+0x278>)
 80427c0:	4293      	cmp	r3, r2
 80427c2:	d120      	bne.n	8042806 <UART_SetConfig+0xbe>
 80427c4:	4b7f      	ldr	r3, [pc, #508]	@ (80429c4 <UART_SetConfig+0x27c>)
 80427c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80427c8:	f003 0303 	and.w	r3, r3, #3
 80427cc:	2b03      	cmp	r3, #3
 80427ce:	d817      	bhi.n	8042800 <UART_SetConfig+0xb8>
 80427d0:	a201      	add	r2, pc, #4	@ (adr r2, 80427d8 <UART_SetConfig+0x90>)
 80427d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80427d6:	bf00      	nop
 80427d8:	080427e9 	.word	0x080427e9
 80427dc:	080427f5 	.word	0x080427f5
 80427e0:	080427fb 	.word	0x080427fb
 80427e4:	080427ef 	.word	0x080427ef
 80427e8:	2301      	movs	r3, #1
 80427ea:	77fb      	strb	r3, [r7, #31]
 80427ec:	e0b5      	b.n	804295a <UART_SetConfig+0x212>
 80427ee:	2302      	movs	r3, #2
 80427f0:	77fb      	strb	r3, [r7, #31]
 80427f2:	e0b2      	b.n	804295a <UART_SetConfig+0x212>
 80427f4:	2304      	movs	r3, #4
 80427f6:	77fb      	strb	r3, [r7, #31]
 80427f8:	e0af      	b.n	804295a <UART_SetConfig+0x212>
 80427fa:	2308      	movs	r3, #8
 80427fc:	77fb      	strb	r3, [r7, #31]
 80427fe:	e0ac      	b.n	804295a <UART_SetConfig+0x212>
 8042800:	2310      	movs	r3, #16
 8042802:	77fb      	strb	r3, [r7, #31]
 8042804:	e0a9      	b.n	804295a <UART_SetConfig+0x212>
 8042806:	687b      	ldr	r3, [r7, #4]
 8042808:	681b      	ldr	r3, [r3, #0]
 804280a:	4a6f      	ldr	r2, [pc, #444]	@ (80429c8 <UART_SetConfig+0x280>)
 804280c:	4293      	cmp	r3, r2
 804280e:	d124      	bne.n	804285a <UART_SetConfig+0x112>
 8042810:	4b6c      	ldr	r3, [pc, #432]	@ (80429c4 <UART_SetConfig+0x27c>)
 8042812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8042814:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8042818:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 804281c:	d011      	beq.n	8042842 <UART_SetConfig+0xfa>
 804281e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8042822:	d817      	bhi.n	8042854 <UART_SetConfig+0x10c>
 8042824:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8042828:	d011      	beq.n	804284e <UART_SetConfig+0x106>
 804282a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 804282e:	d811      	bhi.n	8042854 <UART_SetConfig+0x10c>
 8042830:	2b00      	cmp	r3, #0
 8042832:	d003      	beq.n	804283c <UART_SetConfig+0xf4>
 8042834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8042838:	d006      	beq.n	8042848 <UART_SetConfig+0x100>
 804283a:	e00b      	b.n	8042854 <UART_SetConfig+0x10c>
 804283c:	2300      	movs	r3, #0
 804283e:	77fb      	strb	r3, [r7, #31]
 8042840:	e08b      	b.n	804295a <UART_SetConfig+0x212>
 8042842:	2302      	movs	r3, #2
 8042844:	77fb      	strb	r3, [r7, #31]
 8042846:	e088      	b.n	804295a <UART_SetConfig+0x212>
 8042848:	2304      	movs	r3, #4
 804284a:	77fb      	strb	r3, [r7, #31]
 804284c:	e085      	b.n	804295a <UART_SetConfig+0x212>
 804284e:	2308      	movs	r3, #8
 8042850:	77fb      	strb	r3, [r7, #31]
 8042852:	e082      	b.n	804295a <UART_SetConfig+0x212>
 8042854:	2310      	movs	r3, #16
 8042856:	77fb      	strb	r3, [r7, #31]
 8042858:	e07f      	b.n	804295a <UART_SetConfig+0x212>
 804285a:	687b      	ldr	r3, [r7, #4]
 804285c:	681b      	ldr	r3, [r3, #0]
 804285e:	4a5b      	ldr	r2, [pc, #364]	@ (80429cc <UART_SetConfig+0x284>)
 8042860:	4293      	cmp	r3, r2
 8042862:	d124      	bne.n	80428ae <UART_SetConfig+0x166>
 8042864:	4b57      	ldr	r3, [pc, #348]	@ (80429c4 <UART_SetConfig+0x27c>)
 8042866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8042868:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 804286c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8042870:	d011      	beq.n	8042896 <UART_SetConfig+0x14e>
 8042872:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8042876:	d817      	bhi.n	80428a8 <UART_SetConfig+0x160>
 8042878:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 804287c:	d011      	beq.n	80428a2 <UART_SetConfig+0x15a>
 804287e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8042882:	d811      	bhi.n	80428a8 <UART_SetConfig+0x160>
 8042884:	2b00      	cmp	r3, #0
 8042886:	d003      	beq.n	8042890 <UART_SetConfig+0x148>
 8042888:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 804288c:	d006      	beq.n	804289c <UART_SetConfig+0x154>
 804288e:	e00b      	b.n	80428a8 <UART_SetConfig+0x160>
 8042890:	2300      	movs	r3, #0
 8042892:	77fb      	strb	r3, [r7, #31]
 8042894:	e061      	b.n	804295a <UART_SetConfig+0x212>
 8042896:	2302      	movs	r3, #2
 8042898:	77fb      	strb	r3, [r7, #31]
 804289a:	e05e      	b.n	804295a <UART_SetConfig+0x212>
 804289c:	2304      	movs	r3, #4
 804289e:	77fb      	strb	r3, [r7, #31]
 80428a0:	e05b      	b.n	804295a <UART_SetConfig+0x212>
 80428a2:	2308      	movs	r3, #8
 80428a4:	77fb      	strb	r3, [r7, #31]
 80428a6:	e058      	b.n	804295a <UART_SetConfig+0x212>
 80428a8:	2310      	movs	r3, #16
 80428aa:	77fb      	strb	r3, [r7, #31]
 80428ac:	e055      	b.n	804295a <UART_SetConfig+0x212>
 80428ae:	687b      	ldr	r3, [r7, #4]
 80428b0:	681b      	ldr	r3, [r3, #0]
 80428b2:	4a47      	ldr	r2, [pc, #284]	@ (80429d0 <UART_SetConfig+0x288>)
 80428b4:	4293      	cmp	r3, r2
 80428b6:	d124      	bne.n	8042902 <UART_SetConfig+0x1ba>
 80428b8:	4b42      	ldr	r3, [pc, #264]	@ (80429c4 <UART_SetConfig+0x27c>)
 80428ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80428bc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80428c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80428c4:	d011      	beq.n	80428ea <UART_SetConfig+0x1a2>
 80428c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80428ca:	d817      	bhi.n	80428fc <UART_SetConfig+0x1b4>
 80428cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80428d0:	d011      	beq.n	80428f6 <UART_SetConfig+0x1ae>
 80428d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80428d6:	d811      	bhi.n	80428fc <UART_SetConfig+0x1b4>
 80428d8:	2b00      	cmp	r3, #0
 80428da:	d003      	beq.n	80428e4 <UART_SetConfig+0x19c>
 80428dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80428e0:	d006      	beq.n	80428f0 <UART_SetConfig+0x1a8>
 80428e2:	e00b      	b.n	80428fc <UART_SetConfig+0x1b4>
 80428e4:	2300      	movs	r3, #0
 80428e6:	77fb      	strb	r3, [r7, #31]
 80428e8:	e037      	b.n	804295a <UART_SetConfig+0x212>
 80428ea:	2302      	movs	r3, #2
 80428ec:	77fb      	strb	r3, [r7, #31]
 80428ee:	e034      	b.n	804295a <UART_SetConfig+0x212>
 80428f0:	2304      	movs	r3, #4
 80428f2:	77fb      	strb	r3, [r7, #31]
 80428f4:	e031      	b.n	804295a <UART_SetConfig+0x212>
 80428f6:	2308      	movs	r3, #8
 80428f8:	77fb      	strb	r3, [r7, #31]
 80428fa:	e02e      	b.n	804295a <UART_SetConfig+0x212>
 80428fc:	2310      	movs	r3, #16
 80428fe:	77fb      	strb	r3, [r7, #31]
 8042900:	e02b      	b.n	804295a <UART_SetConfig+0x212>
 8042902:	687b      	ldr	r3, [r7, #4]
 8042904:	681b      	ldr	r3, [r3, #0]
 8042906:	4a33      	ldr	r2, [pc, #204]	@ (80429d4 <UART_SetConfig+0x28c>)
 8042908:	4293      	cmp	r3, r2
 804290a:	d124      	bne.n	8042956 <UART_SetConfig+0x20e>
 804290c:	4b2d      	ldr	r3, [pc, #180]	@ (80429c4 <UART_SetConfig+0x27c>)
 804290e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8042910:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8042914:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8042918:	d011      	beq.n	804293e <UART_SetConfig+0x1f6>
 804291a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 804291e:	d817      	bhi.n	8042950 <UART_SetConfig+0x208>
 8042920:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8042924:	d011      	beq.n	804294a <UART_SetConfig+0x202>
 8042926:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 804292a:	d811      	bhi.n	8042950 <UART_SetConfig+0x208>
 804292c:	2b00      	cmp	r3, #0
 804292e:	d003      	beq.n	8042938 <UART_SetConfig+0x1f0>
 8042930:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8042934:	d006      	beq.n	8042944 <UART_SetConfig+0x1fc>
 8042936:	e00b      	b.n	8042950 <UART_SetConfig+0x208>
 8042938:	2300      	movs	r3, #0
 804293a:	77fb      	strb	r3, [r7, #31]
 804293c:	e00d      	b.n	804295a <UART_SetConfig+0x212>
 804293e:	2302      	movs	r3, #2
 8042940:	77fb      	strb	r3, [r7, #31]
 8042942:	e00a      	b.n	804295a <UART_SetConfig+0x212>
 8042944:	2304      	movs	r3, #4
 8042946:	77fb      	strb	r3, [r7, #31]
 8042948:	e007      	b.n	804295a <UART_SetConfig+0x212>
 804294a:	2308      	movs	r3, #8
 804294c:	77fb      	strb	r3, [r7, #31]
 804294e:	e004      	b.n	804295a <UART_SetConfig+0x212>
 8042950:	2310      	movs	r3, #16
 8042952:	77fb      	strb	r3, [r7, #31]
 8042954:	e001      	b.n	804295a <UART_SetConfig+0x212>
 8042956:	2310      	movs	r3, #16
 8042958:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 804295a:	687b      	ldr	r3, [r7, #4]
 804295c:	69db      	ldr	r3, [r3, #28]
 804295e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8042962:	d16b      	bne.n	8042a3c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8042964:	7ffb      	ldrb	r3, [r7, #31]
 8042966:	2b08      	cmp	r3, #8
 8042968:	d838      	bhi.n	80429dc <UART_SetConfig+0x294>
 804296a:	a201      	add	r2, pc, #4	@ (adr r2, 8042970 <UART_SetConfig+0x228>)
 804296c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042970:	08042995 	.word	0x08042995
 8042974:	0804299d 	.word	0x0804299d
 8042978:	080429a5 	.word	0x080429a5
 804297c:	080429dd 	.word	0x080429dd
 8042980:	080429ab 	.word	0x080429ab
 8042984:	080429dd 	.word	0x080429dd
 8042988:	080429dd 	.word	0x080429dd
 804298c:	080429dd 	.word	0x080429dd
 8042990:	080429b3 	.word	0x080429b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8042994:	f7ff fc28 	bl	80421e8 <HAL_RCC_GetPCLK1Freq>
 8042998:	61b8      	str	r0, [r7, #24]
        break;
 804299a:	e024      	b.n	80429e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 804299c:	f7ff fc46 	bl	804222c <HAL_RCC_GetPCLK2Freq>
 80429a0:	61b8      	str	r0, [r7, #24]
        break;
 80429a2:	e020      	b.n	80429e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80429a4:	4b0c      	ldr	r3, [pc, #48]	@ (80429d8 <UART_SetConfig+0x290>)
 80429a6:	61bb      	str	r3, [r7, #24]
        break;
 80429a8:	e01d      	b.n	80429e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80429aa:	f7ff fbbd 	bl	8042128 <HAL_RCC_GetSysClockFreq>
 80429ae:	61b8      	str	r0, [r7, #24]
        break;
 80429b0:	e019      	b.n	80429e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80429b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80429b6:	61bb      	str	r3, [r7, #24]
        break;
 80429b8:	e015      	b.n	80429e6 <UART_SetConfig+0x29e>
 80429ba:	bf00      	nop
 80429bc:	efff69f3 	.word	0xefff69f3
 80429c0:	40013800 	.word	0x40013800
 80429c4:	40021000 	.word	0x40021000
 80429c8:	40004400 	.word	0x40004400
 80429cc:	40004800 	.word	0x40004800
 80429d0:	40004c00 	.word	0x40004c00
 80429d4:	40005000 	.word	0x40005000
 80429d8:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80429dc:	2300      	movs	r3, #0
 80429de:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80429e0:	2301      	movs	r3, #1
 80429e2:	77bb      	strb	r3, [r7, #30]
        break;
 80429e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80429e6:	69bb      	ldr	r3, [r7, #24]
 80429e8:	2b00      	cmp	r3, #0
 80429ea:	d073      	beq.n	8042ad4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80429ec:	69bb      	ldr	r3, [r7, #24]
 80429ee:	005a      	lsls	r2, r3, #1
 80429f0:	687b      	ldr	r3, [r7, #4]
 80429f2:	685b      	ldr	r3, [r3, #4]
 80429f4:	085b      	lsrs	r3, r3, #1
 80429f6:	441a      	add	r2, r3
 80429f8:	687b      	ldr	r3, [r7, #4]
 80429fa:	685b      	ldr	r3, [r3, #4]
 80429fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8042a00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8042a02:	693b      	ldr	r3, [r7, #16]
 8042a04:	2b0f      	cmp	r3, #15
 8042a06:	d916      	bls.n	8042a36 <UART_SetConfig+0x2ee>
 8042a08:	693b      	ldr	r3, [r7, #16]
 8042a0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8042a0e:	d212      	bcs.n	8042a36 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8042a10:	693b      	ldr	r3, [r7, #16]
 8042a12:	b29b      	uxth	r3, r3
 8042a14:	f023 030f 	bic.w	r3, r3, #15
 8042a18:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8042a1a:	693b      	ldr	r3, [r7, #16]
 8042a1c:	085b      	lsrs	r3, r3, #1
 8042a1e:	b29b      	uxth	r3, r3
 8042a20:	f003 0307 	and.w	r3, r3, #7
 8042a24:	b29a      	uxth	r2, r3
 8042a26:	89fb      	ldrh	r3, [r7, #14]
 8042a28:	4313      	orrs	r3, r2
 8042a2a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8042a2c:	687b      	ldr	r3, [r7, #4]
 8042a2e:	681b      	ldr	r3, [r3, #0]
 8042a30:	89fa      	ldrh	r2, [r7, #14]
 8042a32:	60da      	str	r2, [r3, #12]
 8042a34:	e04e      	b.n	8042ad4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8042a36:	2301      	movs	r3, #1
 8042a38:	77bb      	strb	r3, [r7, #30]
 8042a3a:	e04b      	b.n	8042ad4 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8042a3c:	7ffb      	ldrb	r3, [r7, #31]
 8042a3e:	2b08      	cmp	r3, #8
 8042a40:	d827      	bhi.n	8042a92 <UART_SetConfig+0x34a>
 8042a42:	a201      	add	r2, pc, #4	@ (adr r2, 8042a48 <UART_SetConfig+0x300>)
 8042a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8042a48:	08042a6d 	.word	0x08042a6d
 8042a4c:	08042a75 	.word	0x08042a75
 8042a50:	08042a7d 	.word	0x08042a7d
 8042a54:	08042a93 	.word	0x08042a93
 8042a58:	08042a83 	.word	0x08042a83
 8042a5c:	08042a93 	.word	0x08042a93
 8042a60:	08042a93 	.word	0x08042a93
 8042a64:	08042a93 	.word	0x08042a93
 8042a68:	08042a8b 	.word	0x08042a8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8042a6c:	f7ff fbbc 	bl	80421e8 <HAL_RCC_GetPCLK1Freq>
 8042a70:	61b8      	str	r0, [r7, #24]
        break;
 8042a72:	e013      	b.n	8042a9c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8042a74:	f7ff fbda 	bl	804222c <HAL_RCC_GetPCLK2Freq>
 8042a78:	61b8      	str	r0, [r7, #24]
        break;
 8042a7a:	e00f      	b.n	8042a9c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8042a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8042aec <UART_SetConfig+0x3a4>)
 8042a7e:	61bb      	str	r3, [r7, #24]
        break;
 8042a80:	e00c      	b.n	8042a9c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8042a82:	f7ff fb51 	bl	8042128 <HAL_RCC_GetSysClockFreq>
 8042a86:	61b8      	str	r0, [r7, #24]
        break;
 8042a88:	e008      	b.n	8042a9c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8042a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8042a8e:	61bb      	str	r3, [r7, #24]
        break;
 8042a90:	e004      	b.n	8042a9c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8042a92:	2300      	movs	r3, #0
 8042a94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8042a96:	2301      	movs	r3, #1
 8042a98:	77bb      	strb	r3, [r7, #30]
        break;
 8042a9a:	bf00      	nop
    }

    if (pclk != 0U)
 8042a9c:	69bb      	ldr	r3, [r7, #24]
 8042a9e:	2b00      	cmp	r3, #0
 8042aa0:	d018      	beq.n	8042ad4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8042aa2:	687b      	ldr	r3, [r7, #4]
 8042aa4:	685b      	ldr	r3, [r3, #4]
 8042aa6:	085a      	lsrs	r2, r3, #1
 8042aa8:	69bb      	ldr	r3, [r7, #24]
 8042aaa:	441a      	add	r2, r3
 8042aac:	687b      	ldr	r3, [r7, #4]
 8042aae:	685b      	ldr	r3, [r3, #4]
 8042ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8042ab4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8042ab6:	693b      	ldr	r3, [r7, #16]
 8042ab8:	2b0f      	cmp	r3, #15
 8042aba:	d909      	bls.n	8042ad0 <UART_SetConfig+0x388>
 8042abc:	693b      	ldr	r3, [r7, #16]
 8042abe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8042ac2:	d205      	bcs.n	8042ad0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8042ac4:	693b      	ldr	r3, [r7, #16]
 8042ac6:	b29a      	uxth	r2, r3
 8042ac8:	687b      	ldr	r3, [r7, #4]
 8042aca:	681b      	ldr	r3, [r3, #0]
 8042acc:	60da      	str	r2, [r3, #12]
 8042ace:	e001      	b.n	8042ad4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8042ad0:	2301      	movs	r3, #1
 8042ad2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8042ad4:	687b      	ldr	r3, [r7, #4]
 8042ad6:	2200      	movs	r2, #0
 8042ad8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8042ada:	687b      	ldr	r3, [r7, #4]
 8042adc:	2200      	movs	r2, #0
 8042ade:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8042ae0:	7fbb      	ldrb	r3, [r7, #30]
}
 8042ae2:	4618      	mov	r0, r3
 8042ae4:	3720      	adds	r7, #32
 8042ae6:	46bd      	mov	sp, r7
 8042ae8:	bd80      	pop	{r7, pc}
 8042aea:	bf00      	nop
 8042aec:	007a1200 	.word	0x007a1200

08042af0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8042af0:	b480      	push	{r7}
 8042af2:	b083      	sub	sp, #12
 8042af4:	af00      	add	r7, sp, #0
 8042af6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8042af8:	687b      	ldr	r3, [r7, #4]
 8042afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042afc:	f003 0308 	and.w	r3, r3, #8
 8042b00:	2b00      	cmp	r3, #0
 8042b02:	d00a      	beq.n	8042b1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8042b04:	687b      	ldr	r3, [r7, #4]
 8042b06:	681b      	ldr	r3, [r3, #0]
 8042b08:	685b      	ldr	r3, [r3, #4]
 8042b0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8042b0e:	687b      	ldr	r3, [r7, #4]
 8042b10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8042b12:	687b      	ldr	r3, [r7, #4]
 8042b14:	681b      	ldr	r3, [r3, #0]
 8042b16:	430a      	orrs	r2, r1
 8042b18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8042b1a:	687b      	ldr	r3, [r7, #4]
 8042b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042b1e:	f003 0301 	and.w	r3, r3, #1
 8042b22:	2b00      	cmp	r3, #0
 8042b24:	d00a      	beq.n	8042b3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8042b26:	687b      	ldr	r3, [r7, #4]
 8042b28:	681b      	ldr	r3, [r3, #0]
 8042b2a:	685b      	ldr	r3, [r3, #4]
 8042b2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8042b30:	687b      	ldr	r3, [r7, #4]
 8042b32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8042b34:	687b      	ldr	r3, [r7, #4]
 8042b36:	681b      	ldr	r3, [r3, #0]
 8042b38:	430a      	orrs	r2, r1
 8042b3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8042b3c:	687b      	ldr	r3, [r7, #4]
 8042b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042b40:	f003 0302 	and.w	r3, r3, #2
 8042b44:	2b00      	cmp	r3, #0
 8042b46:	d00a      	beq.n	8042b5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8042b48:	687b      	ldr	r3, [r7, #4]
 8042b4a:	681b      	ldr	r3, [r3, #0]
 8042b4c:	685b      	ldr	r3, [r3, #4]
 8042b4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8042b52:	687b      	ldr	r3, [r7, #4]
 8042b54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8042b56:	687b      	ldr	r3, [r7, #4]
 8042b58:	681b      	ldr	r3, [r3, #0]
 8042b5a:	430a      	orrs	r2, r1
 8042b5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8042b5e:	687b      	ldr	r3, [r7, #4]
 8042b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042b62:	f003 0304 	and.w	r3, r3, #4
 8042b66:	2b00      	cmp	r3, #0
 8042b68:	d00a      	beq.n	8042b80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8042b6a:	687b      	ldr	r3, [r7, #4]
 8042b6c:	681b      	ldr	r3, [r3, #0]
 8042b6e:	685b      	ldr	r3, [r3, #4]
 8042b70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8042b74:	687b      	ldr	r3, [r7, #4]
 8042b76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8042b78:	687b      	ldr	r3, [r7, #4]
 8042b7a:	681b      	ldr	r3, [r3, #0]
 8042b7c:	430a      	orrs	r2, r1
 8042b7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8042b80:	687b      	ldr	r3, [r7, #4]
 8042b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042b84:	f003 0310 	and.w	r3, r3, #16
 8042b88:	2b00      	cmp	r3, #0
 8042b8a:	d00a      	beq.n	8042ba2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8042b8c:	687b      	ldr	r3, [r7, #4]
 8042b8e:	681b      	ldr	r3, [r3, #0]
 8042b90:	689b      	ldr	r3, [r3, #8]
 8042b92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8042b96:	687b      	ldr	r3, [r7, #4]
 8042b98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8042b9a:	687b      	ldr	r3, [r7, #4]
 8042b9c:	681b      	ldr	r3, [r3, #0]
 8042b9e:	430a      	orrs	r2, r1
 8042ba0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8042ba2:	687b      	ldr	r3, [r7, #4]
 8042ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042ba6:	f003 0320 	and.w	r3, r3, #32
 8042baa:	2b00      	cmp	r3, #0
 8042bac:	d00a      	beq.n	8042bc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8042bae:	687b      	ldr	r3, [r7, #4]
 8042bb0:	681b      	ldr	r3, [r3, #0]
 8042bb2:	689b      	ldr	r3, [r3, #8]
 8042bb4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8042bb8:	687b      	ldr	r3, [r7, #4]
 8042bba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8042bbc:	687b      	ldr	r3, [r7, #4]
 8042bbe:	681b      	ldr	r3, [r3, #0]
 8042bc0:	430a      	orrs	r2, r1
 8042bc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8042bc4:	687b      	ldr	r3, [r7, #4]
 8042bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8042bcc:	2b00      	cmp	r3, #0
 8042bce:	d01a      	beq.n	8042c06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8042bd0:	687b      	ldr	r3, [r7, #4]
 8042bd2:	681b      	ldr	r3, [r3, #0]
 8042bd4:	685b      	ldr	r3, [r3, #4]
 8042bd6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8042bda:	687b      	ldr	r3, [r7, #4]
 8042bdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8042bde:	687b      	ldr	r3, [r7, #4]
 8042be0:	681b      	ldr	r3, [r3, #0]
 8042be2:	430a      	orrs	r2, r1
 8042be4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8042be6:	687b      	ldr	r3, [r7, #4]
 8042be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8042bea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8042bee:	d10a      	bne.n	8042c06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8042bf0:	687b      	ldr	r3, [r7, #4]
 8042bf2:	681b      	ldr	r3, [r3, #0]
 8042bf4:	685b      	ldr	r3, [r3, #4]
 8042bf6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8042bfa:	687b      	ldr	r3, [r7, #4]
 8042bfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8042bfe:	687b      	ldr	r3, [r7, #4]
 8042c00:	681b      	ldr	r3, [r3, #0]
 8042c02:	430a      	orrs	r2, r1
 8042c04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8042c06:	687b      	ldr	r3, [r7, #4]
 8042c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8042c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8042c0e:	2b00      	cmp	r3, #0
 8042c10:	d00a      	beq.n	8042c28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8042c12:	687b      	ldr	r3, [r7, #4]
 8042c14:	681b      	ldr	r3, [r3, #0]
 8042c16:	685b      	ldr	r3, [r3, #4]
 8042c18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8042c1c:	687b      	ldr	r3, [r7, #4]
 8042c1e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8042c20:	687b      	ldr	r3, [r7, #4]
 8042c22:	681b      	ldr	r3, [r3, #0]
 8042c24:	430a      	orrs	r2, r1
 8042c26:	605a      	str	r2, [r3, #4]
  }
}
 8042c28:	bf00      	nop
 8042c2a:	370c      	adds	r7, #12
 8042c2c:	46bd      	mov	sp, r7
 8042c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042c32:	4770      	bx	lr

08042c34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8042c34:	b580      	push	{r7, lr}
 8042c36:	b098      	sub	sp, #96	@ 0x60
 8042c38:	af02      	add	r7, sp, #8
 8042c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8042c3c:	687b      	ldr	r3, [r7, #4]
 8042c3e:	2200      	movs	r2, #0
 8042c40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8042c44:	f7fd fd8a 	bl	804075c <HAL_GetTick>
 8042c48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8042c4a:	687b      	ldr	r3, [r7, #4]
 8042c4c:	681b      	ldr	r3, [r3, #0]
 8042c4e:	681b      	ldr	r3, [r3, #0]
 8042c50:	f003 0308 	and.w	r3, r3, #8
 8042c54:	2b08      	cmp	r3, #8
 8042c56:	d12e      	bne.n	8042cb6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8042c58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8042c5c:	9300      	str	r3, [sp, #0]
 8042c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8042c60:	2200      	movs	r2, #0
 8042c62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8042c66:	6878      	ldr	r0, [r7, #4]
 8042c68:	f000 f88c 	bl	8042d84 <UART_WaitOnFlagUntilTimeout>
 8042c6c:	4603      	mov	r3, r0
 8042c6e:	2b00      	cmp	r3, #0
 8042c70:	d021      	beq.n	8042cb6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8042c72:	687b      	ldr	r3, [r7, #4]
 8042c74:	681b      	ldr	r3, [r3, #0]
 8042c76:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8042c7a:	e853 3f00 	ldrex	r3, [r3]
 8042c7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8042c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8042c82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8042c86:	653b      	str	r3, [r7, #80]	@ 0x50
 8042c88:	687b      	ldr	r3, [r7, #4]
 8042c8a:	681b      	ldr	r3, [r3, #0]
 8042c8c:	461a      	mov	r2, r3
 8042c8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8042c90:	647b      	str	r3, [r7, #68]	@ 0x44
 8042c92:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042c94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8042c96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8042c98:	e841 2300 	strex	r3, r2, [r1]
 8042c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8042c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8042ca0:	2b00      	cmp	r3, #0
 8042ca2:	d1e6      	bne.n	8042c72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8042ca4:	687b      	ldr	r3, [r7, #4]
 8042ca6:	2220      	movs	r2, #32
 8042ca8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8042caa:	687b      	ldr	r3, [r7, #4]
 8042cac:	2200      	movs	r2, #0
 8042cae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8042cb2:	2303      	movs	r3, #3
 8042cb4:	e062      	b.n	8042d7c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8042cb6:	687b      	ldr	r3, [r7, #4]
 8042cb8:	681b      	ldr	r3, [r3, #0]
 8042cba:	681b      	ldr	r3, [r3, #0]
 8042cbc:	f003 0304 	and.w	r3, r3, #4
 8042cc0:	2b04      	cmp	r3, #4
 8042cc2:	d149      	bne.n	8042d58 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8042cc4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8042cc8:	9300      	str	r3, [sp, #0]
 8042cca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8042ccc:	2200      	movs	r2, #0
 8042cce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8042cd2:	6878      	ldr	r0, [r7, #4]
 8042cd4:	f000 f856 	bl	8042d84 <UART_WaitOnFlagUntilTimeout>
 8042cd8:	4603      	mov	r3, r0
 8042cda:	2b00      	cmp	r3, #0
 8042cdc:	d03c      	beq.n	8042d58 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8042cde:	687b      	ldr	r3, [r7, #4]
 8042ce0:	681b      	ldr	r3, [r3, #0]
 8042ce2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8042ce6:	e853 3f00 	ldrex	r3, [r3]
 8042cea:	623b      	str	r3, [r7, #32]
   return(result);
 8042cec:	6a3b      	ldr	r3, [r7, #32]
 8042cee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8042cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8042cf4:	687b      	ldr	r3, [r7, #4]
 8042cf6:	681b      	ldr	r3, [r3, #0]
 8042cf8:	461a      	mov	r2, r3
 8042cfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8042cfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8042cfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042d00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8042d02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8042d04:	e841 2300 	strex	r3, r2, [r1]
 8042d08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8042d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8042d0c:	2b00      	cmp	r3, #0
 8042d0e:	d1e6      	bne.n	8042cde <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8042d10:	687b      	ldr	r3, [r7, #4]
 8042d12:	681b      	ldr	r3, [r3, #0]
 8042d14:	3308      	adds	r3, #8
 8042d16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042d18:	693b      	ldr	r3, [r7, #16]
 8042d1a:	e853 3f00 	ldrex	r3, [r3]
 8042d1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8042d20:	68fb      	ldr	r3, [r7, #12]
 8042d22:	f023 0301 	bic.w	r3, r3, #1
 8042d26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8042d28:	687b      	ldr	r3, [r7, #4]
 8042d2a:	681b      	ldr	r3, [r3, #0]
 8042d2c:	3308      	adds	r3, #8
 8042d2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8042d30:	61fa      	str	r2, [r7, #28]
 8042d32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042d34:	69b9      	ldr	r1, [r7, #24]
 8042d36:	69fa      	ldr	r2, [r7, #28]
 8042d38:	e841 2300 	strex	r3, r2, [r1]
 8042d3c:	617b      	str	r3, [r7, #20]
   return(result);
 8042d3e:	697b      	ldr	r3, [r7, #20]
 8042d40:	2b00      	cmp	r3, #0
 8042d42:	d1e5      	bne.n	8042d10 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8042d44:	687b      	ldr	r3, [r7, #4]
 8042d46:	2220      	movs	r2, #32
 8042d48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8042d4c:	687b      	ldr	r3, [r7, #4]
 8042d4e:	2200      	movs	r2, #0
 8042d50:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8042d54:	2303      	movs	r3, #3
 8042d56:	e011      	b.n	8042d7c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8042d58:	687b      	ldr	r3, [r7, #4]
 8042d5a:	2220      	movs	r2, #32
 8042d5c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8042d5e:	687b      	ldr	r3, [r7, #4]
 8042d60:	2220      	movs	r2, #32
 8042d62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042d66:	687b      	ldr	r3, [r7, #4]
 8042d68:	2200      	movs	r2, #0
 8042d6a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8042d6c:	687b      	ldr	r3, [r7, #4]
 8042d6e:	2200      	movs	r2, #0
 8042d70:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8042d72:	687b      	ldr	r3, [r7, #4]
 8042d74:	2200      	movs	r2, #0
 8042d76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8042d7a:	2300      	movs	r3, #0
}
 8042d7c:	4618      	mov	r0, r3
 8042d7e:	3758      	adds	r7, #88	@ 0x58
 8042d80:	46bd      	mov	sp, r7
 8042d82:	bd80      	pop	{r7, pc}

08042d84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8042d84:	b580      	push	{r7, lr}
 8042d86:	b084      	sub	sp, #16
 8042d88:	af00      	add	r7, sp, #0
 8042d8a:	60f8      	str	r0, [r7, #12]
 8042d8c:	60b9      	str	r1, [r7, #8]
 8042d8e:	603b      	str	r3, [r7, #0]
 8042d90:	4613      	mov	r3, r2
 8042d92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8042d94:	e04f      	b.n	8042e36 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8042d96:	69bb      	ldr	r3, [r7, #24]
 8042d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8042d9c:	d04b      	beq.n	8042e36 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8042d9e:	f7fd fcdd 	bl	804075c <HAL_GetTick>
 8042da2:	4602      	mov	r2, r0
 8042da4:	683b      	ldr	r3, [r7, #0]
 8042da6:	1ad3      	subs	r3, r2, r3
 8042da8:	69ba      	ldr	r2, [r7, #24]
 8042daa:	429a      	cmp	r2, r3
 8042dac:	d302      	bcc.n	8042db4 <UART_WaitOnFlagUntilTimeout+0x30>
 8042dae:	69bb      	ldr	r3, [r7, #24]
 8042db0:	2b00      	cmp	r3, #0
 8042db2:	d101      	bne.n	8042db8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8042db4:	2303      	movs	r3, #3
 8042db6:	e04e      	b.n	8042e56 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8042db8:	68fb      	ldr	r3, [r7, #12]
 8042dba:	681b      	ldr	r3, [r3, #0]
 8042dbc:	681b      	ldr	r3, [r3, #0]
 8042dbe:	f003 0304 	and.w	r3, r3, #4
 8042dc2:	2b00      	cmp	r3, #0
 8042dc4:	d037      	beq.n	8042e36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8042dc6:	68bb      	ldr	r3, [r7, #8]
 8042dc8:	2b80      	cmp	r3, #128	@ 0x80
 8042dca:	d034      	beq.n	8042e36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8042dcc:	68bb      	ldr	r3, [r7, #8]
 8042dce:	2b40      	cmp	r3, #64	@ 0x40
 8042dd0:	d031      	beq.n	8042e36 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8042dd2:	68fb      	ldr	r3, [r7, #12]
 8042dd4:	681b      	ldr	r3, [r3, #0]
 8042dd6:	69db      	ldr	r3, [r3, #28]
 8042dd8:	f003 0308 	and.w	r3, r3, #8
 8042ddc:	2b08      	cmp	r3, #8
 8042dde:	d110      	bne.n	8042e02 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8042de0:	68fb      	ldr	r3, [r7, #12]
 8042de2:	681b      	ldr	r3, [r3, #0]
 8042de4:	2208      	movs	r2, #8
 8042de6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8042de8:	68f8      	ldr	r0, [r7, #12]
 8042dea:	f000 f838 	bl	8042e5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8042dee:	68fb      	ldr	r3, [r7, #12]
 8042df0:	2208      	movs	r2, #8
 8042df2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8042df6:	68fb      	ldr	r3, [r7, #12]
 8042df8:	2200      	movs	r2, #0
 8042dfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8042dfe:	2301      	movs	r3, #1
 8042e00:	e029      	b.n	8042e56 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8042e02:	68fb      	ldr	r3, [r7, #12]
 8042e04:	681b      	ldr	r3, [r3, #0]
 8042e06:	69db      	ldr	r3, [r3, #28]
 8042e08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042e0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8042e10:	d111      	bne.n	8042e36 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8042e12:	68fb      	ldr	r3, [r7, #12]
 8042e14:	681b      	ldr	r3, [r3, #0]
 8042e16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8042e1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8042e1c:	68f8      	ldr	r0, [r7, #12]
 8042e1e:	f000 f81e 	bl	8042e5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8042e22:	68fb      	ldr	r3, [r7, #12]
 8042e24:	2220      	movs	r2, #32
 8042e26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8042e2a:	68fb      	ldr	r3, [r7, #12]
 8042e2c:	2200      	movs	r2, #0
 8042e2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8042e32:	2303      	movs	r3, #3
 8042e34:	e00f      	b.n	8042e56 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8042e36:	68fb      	ldr	r3, [r7, #12]
 8042e38:	681b      	ldr	r3, [r3, #0]
 8042e3a:	69da      	ldr	r2, [r3, #28]
 8042e3c:	68bb      	ldr	r3, [r7, #8]
 8042e3e:	4013      	ands	r3, r2
 8042e40:	68ba      	ldr	r2, [r7, #8]
 8042e42:	429a      	cmp	r2, r3
 8042e44:	bf0c      	ite	eq
 8042e46:	2301      	moveq	r3, #1
 8042e48:	2300      	movne	r3, #0
 8042e4a:	b2db      	uxtb	r3, r3
 8042e4c:	461a      	mov	r2, r3
 8042e4e:	79fb      	ldrb	r3, [r7, #7]
 8042e50:	429a      	cmp	r2, r3
 8042e52:	d0a0      	beq.n	8042d96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8042e54:	2300      	movs	r3, #0
}
 8042e56:	4618      	mov	r0, r3
 8042e58:	3710      	adds	r7, #16
 8042e5a:	46bd      	mov	sp, r7
 8042e5c:	bd80      	pop	{r7, pc}

08042e5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8042e5e:	b480      	push	{r7}
 8042e60:	b095      	sub	sp, #84	@ 0x54
 8042e62:	af00      	add	r7, sp, #0
 8042e64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8042e66:	687b      	ldr	r3, [r7, #4]
 8042e68:	681b      	ldr	r3, [r3, #0]
 8042e6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8042e6e:	e853 3f00 	ldrex	r3, [r3]
 8042e72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8042e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8042e76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8042e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8042e7c:	687b      	ldr	r3, [r7, #4]
 8042e7e:	681b      	ldr	r3, [r3, #0]
 8042e80:	461a      	mov	r2, r3
 8042e82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8042e84:	643b      	str	r3, [r7, #64]	@ 0x40
 8042e86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042e88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8042e8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8042e8c:	e841 2300 	strex	r3, r2, [r1]
 8042e90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8042e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8042e94:	2b00      	cmp	r3, #0
 8042e96:	d1e6      	bne.n	8042e66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8042e98:	687b      	ldr	r3, [r7, #4]
 8042e9a:	681b      	ldr	r3, [r3, #0]
 8042e9c:	3308      	adds	r3, #8
 8042e9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042ea0:	6a3b      	ldr	r3, [r7, #32]
 8042ea2:	e853 3f00 	ldrex	r3, [r3]
 8042ea6:	61fb      	str	r3, [r7, #28]
   return(result);
 8042ea8:	69fb      	ldr	r3, [r7, #28]
 8042eaa:	f023 0301 	bic.w	r3, r3, #1
 8042eae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8042eb0:	687b      	ldr	r3, [r7, #4]
 8042eb2:	681b      	ldr	r3, [r3, #0]
 8042eb4:	3308      	adds	r3, #8
 8042eb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8042eb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8042eba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042ebc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8042ebe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8042ec0:	e841 2300 	strex	r3, r2, [r1]
 8042ec4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8042ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8042ec8:	2b00      	cmp	r3, #0
 8042eca:	d1e5      	bne.n	8042e98 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8042ecc:	687b      	ldr	r3, [r7, #4]
 8042ece:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8042ed0:	2b01      	cmp	r3, #1
 8042ed2:	d118      	bne.n	8042f06 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8042ed4:	687b      	ldr	r3, [r7, #4]
 8042ed6:	681b      	ldr	r3, [r3, #0]
 8042ed8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8042eda:	68fb      	ldr	r3, [r7, #12]
 8042edc:	e853 3f00 	ldrex	r3, [r3]
 8042ee0:	60bb      	str	r3, [r7, #8]
   return(result);
 8042ee2:	68bb      	ldr	r3, [r7, #8]
 8042ee4:	f023 0310 	bic.w	r3, r3, #16
 8042ee8:	647b      	str	r3, [r7, #68]	@ 0x44
 8042eea:	687b      	ldr	r3, [r7, #4]
 8042eec:	681b      	ldr	r3, [r3, #0]
 8042eee:	461a      	mov	r2, r3
 8042ef0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8042ef2:	61bb      	str	r3, [r7, #24]
 8042ef4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8042ef6:	6979      	ldr	r1, [r7, #20]
 8042ef8:	69ba      	ldr	r2, [r7, #24]
 8042efa:	e841 2300 	strex	r3, r2, [r1]
 8042efe:	613b      	str	r3, [r7, #16]
   return(result);
 8042f00:	693b      	ldr	r3, [r7, #16]
 8042f02:	2b00      	cmp	r3, #0
 8042f04:	d1e6      	bne.n	8042ed4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8042f06:	687b      	ldr	r3, [r7, #4]
 8042f08:	2220      	movs	r2, #32
 8042f0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042f0e:	687b      	ldr	r3, [r7, #4]
 8042f10:	2200      	movs	r2, #0
 8042f12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8042f14:	687b      	ldr	r3, [r7, #4]
 8042f16:	2200      	movs	r2, #0
 8042f18:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8042f1a:	bf00      	nop
 8042f1c:	3754      	adds	r7, #84	@ 0x54
 8042f1e:	46bd      	mov	sp, r7
 8042f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042f24:	4770      	bx	lr

08042f26 <memset>:
 8042f26:	4402      	add	r2, r0
 8042f28:	4603      	mov	r3, r0
 8042f2a:	4293      	cmp	r3, r2
 8042f2c:	d100      	bne.n	8042f30 <memset+0xa>
 8042f2e:	4770      	bx	lr
 8042f30:	f803 1b01 	strb.w	r1, [r3], #1
 8042f34:	e7f9      	b.n	8042f2a <memset+0x4>
	...

08042f38 <__libc_init_array>:
 8042f38:	b570      	push	{r4, r5, r6, lr}
 8042f3a:	4d0d      	ldr	r5, [pc, #52]	@ (8042f70 <__libc_init_array+0x38>)
 8042f3c:	4c0d      	ldr	r4, [pc, #52]	@ (8042f74 <__libc_init_array+0x3c>)
 8042f3e:	1b64      	subs	r4, r4, r5
 8042f40:	10a4      	asrs	r4, r4, #2
 8042f42:	2600      	movs	r6, #0
 8042f44:	42a6      	cmp	r6, r4
 8042f46:	d109      	bne.n	8042f5c <__libc_init_array+0x24>
 8042f48:	4d0b      	ldr	r5, [pc, #44]	@ (8042f78 <__libc_init_array+0x40>)
 8042f4a:	4c0c      	ldr	r4, [pc, #48]	@ (8042f7c <__libc_init_array+0x44>)
 8042f4c:	f000 f818 	bl	8042f80 <_init>
 8042f50:	1b64      	subs	r4, r4, r5
 8042f52:	10a4      	asrs	r4, r4, #2
 8042f54:	2600      	movs	r6, #0
 8042f56:	42a6      	cmp	r6, r4
 8042f58:	d105      	bne.n	8042f66 <__libc_init_array+0x2e>
 8042f5a:	bd70      	pop	{r4, r5, r6, pc}
 8042f5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8042f60:	4798      	blx	r3
 8042f62:	3601      	adds	r6, #1
 8042f64:	e7ee      	b.n	8042f44 <__libc_init_array+0xc>
 8042f66:	f855 3b04 	ldr.w	r3, [r5], #4
 8042f6a:	4798      	blx	r3
 8042f6c:	3601      	adds	r6, #1
 8042f6e:	e7f2      	b.n	8042f56 <__libc_init_array+0x1e>
 8042f70:	08042fd0 	.word	0x08042fd0
 8042f74:	08042fd0 	.word	0x08042fd0
 8042f78:	08042fd0 	.word	0x08042fd0
 8042f7c:	08042fd4 	.word	0x08042fd4

08042f80 <_init>:
 8042f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8042f82:	bf00      	nop
 8042f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8042f86:	bc08      	pop	{r3}
 8042f88:	469e      	mov	lr, r3
 8042f8a:	4770      	bx	lr

08042f8c <_fini>:
 8042f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8042f8e:	bf00      	nop
 8042f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8042f92:	bc08      	pop	{r3}
 8042f94:	469e      	mov	lr, r3
 8042f96:	4770      	bx	lr
