Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Dec 31 09:26:07 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323510327.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.366        0.000                      0                21524        0.036        0.000                      0                21524       -0.822       -7.222                      21                  7776  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                             {0.000 0.673}        1.347           742.391         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            1.272        0.000                      0                  400        0.121        0.000                      0                  400        2.000        0.000                       0                   161  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.496        0.000                      0                  227        0.122        0.000                      0                  227        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -3.840                      12                    12  
hdmi_in0_pix_clk                                      0.647        0.000                      0                 2662        0.041        0.000                      0                 2662        2.117        0.000                       0                  1084  
hdmi_out0_pix5x_clk                                                                                                                                                                              -0.320       -2.560                       8                     8  
hdmi_out0_pix_clk                                     0.611        0.000                      0                 1484        0.055        0.000                      0                 1484        2.117        0.000                       0                   857  
pix1p25x_clk                                          0.762        0.000                      0                  685        0.122        0.000                      0                  685        2.193        0.000                       0                   368  
sys_clk                                               0.366        0.000                      0                16052        0.036        0.000                      0                16052        2.500        0.000                       0                  5070  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y5    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.518     7.066 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.256    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y149       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714     8.192    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.356     8.548    
                         clock uncertainty           -0.053     8.495    
    SLICE_X162Y149       FDPE (Setup_fdpe_C_D)       -0.016     8.479    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.773ns (37.133%)  route 1.309ns (62.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.478     7.026 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.769     7.795    videosoc_reset_counter[1]
    SLICE_X162Y148       LUT6 (Prop_lut6_I0_O)        0.295     8.090 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.539     8.630    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y147       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y147       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.331    11.523    
                         clock uncertainty           -0.053    11.470    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)       -0.031    11.439    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.895    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.124     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.895    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.124     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.895    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.124     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.895    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.124     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_CE)      -0.169    11.326    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.278%)  route 1.411ns (68.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411     8.477    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.601    videosoc_reset_counter0[0]
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_D)        0.077    11.572    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.309%)  route 1.409ns (68.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.409     8.475    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT3 (Prop_lut3_I1_O)        0.124     8.599 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.599    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_D)        0.081    11.576    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.666ns (32.073%)  route 1.411ns (67.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411     8.477    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT2 (Prop_lut2_I0_O)        0.148     8.625 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.625    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_D)        0.118    11.613    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.668ns (32.169%)  route 1.409ns (67.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 11.192 - 5.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.833     6.548    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.518     7.066 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.409     8.475    videosoc_reset_counter[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.150     8.625 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.625    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.714    11.192    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.356    11.548    
                         clock uncertainty           -0.053    11.495    
    SLICE_X162Y148       FDSE (Setup_fdse_C_D)        0.118    11.613    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  2.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.164     2.118 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.174    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y149       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y149       FDPE (Hold_fdpe_C_D)         0.060     2.014    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.642%)  route 0.162ns (43.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.164     2.118 r  videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.162     2.280    videosoc_reset_counter[2]
    SLICE_X162Y148       LUT4 (Prop_lut4_I0_O)        0.048     2.328 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.328    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y148       FDSE (Hold_fdse_C_D)         0.131     2.085    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.292%)  route 0.162ns (43.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.164     2.118 r  videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.162     2.280    videosoc_reset_counter[2]
    SLICE_X162Y148       LUT3 (Prop_lut3_I2_O)        0.045     2.325 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.325    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y148       FDSE (Hold_fdse_C_D)         0.121     2.075    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.148     2.102 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.289    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y148       FDSE (Hold_fdse_C_S)        -0.044     1.926    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.148     2.102 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.289    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y148       FDSE (Hold_fdse_C_S)        -0.044     1.926    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.148     2.102 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.289    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y148       FDSE (Hold_fdse_C_S)        -0.044     1.926    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y149       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDPE (Prop_fdpe_C_Q)         0.148     2.102 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.289    clk200_rst
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y148       FDSE (Hold_fdse_C_S)        -0.044     1.926    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.247ns (44.686%)  route 0.306ns (55.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.224    videosoc_reset_counter[3]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.099     2.323 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.183     2.506    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y147       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y147       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.540     1.970    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     2.029    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.245ns (39.691%)  route 0.372ns (60.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.372     2.474    videosoc_reset_counter[1]
    SLICE_X162Y148       LUT2 (Prop_lut2_I1_O)        0.097     2.571 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.571    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y148       FDSE (Hold_fdse_C_D)         0.131     2.085    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.649     1.954    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDSE (Prop_fdse_C_Q)         0.148     2.102 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.215    videosoc_reset_counter[3]
    SLICE_X162Y148       LUT4 (Prop_lut4_I3_O)        0.099     2.314 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.430    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.922     2.510    clk200_clk
    SLICE_X162Y148       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.954    
    SLICE_X162Y148       FDSE (Hold_fdse_C_CE)       -0.016     1.938    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y6    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y149   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y149   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y148   videosoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y148   videosoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y147   videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y147   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y149   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y148   videosoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         1.818     1.818    eth_rx_clk
    SLICE_X79Y97         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDPE (Prop_fdpe_C_Q)         0.456     2.274 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.464    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X79Y97         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=161, routed)         1.690     3.690    eth_rx_clk
    SLICE_X79Y97         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.128     3.818    
                         clock uncertainty           -0.035     3.783    
    SLICE_X79Y97         FDPE (Setup_fdpe_C_D)       -0.047     3.736    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.736    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.821ns (12.780%)  route 5.603ns (87.220%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 9.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.613     7.148    ethphy_rx_ctl
    SLICE_X81Y98         LUT5 (Prop_lut5_I4_O)        0.180     7.328 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.990     8.318    ethmac_preamble_checker_source_last
    SLICE_X84Y97         LUT6 (Prop_lut6_I1_O)        0.124     8.442 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.442    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X84Y97         FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.693     9.693    eth_rx_clk
    SLICE_X84Y97         FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.016     9.709    
                         clock uncertainty           -0.035     9.674    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.077     9.751    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.751    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.697ns (11.197%)  route 5.528ns (88.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 9.705 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.613     7.148    ethphy_rx_ctl
    SLICE_X81Y98         LUT5 (Prop_lut5_I4_O)        0.180     7.328 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.915     8.243    ethmac_preamble_checker_source_last
    SLICE_X88Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.705     9.705    eth_rx_clk
    SLICE_X88Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.016     9.721    
                         clock uncertainty           -0.035     9.686    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)       -0.028     9.658    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.697ns (11.197%)  route 5.528ns (88.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.613     7.148    ethphy_rx_ctl
    SLICE_X81Y98         LUT5 (Prop_lut5_I4_O)        0.180     7.328 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.915     8.243    ethmac_preamble_checker_source_last
    SLICE_X88Y98         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.706     9.706    eth_rx_clk
    SLICE_X88Y98         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.016     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)       -0.028     9.659    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.697ns (11.454%)  route 5.388ns (88.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.613     7.148    ethphy_rx_ctl
    SLICE_X81Y98         LUT5 (Prop_lut5_I4_O)        0.180     7.328 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.775     8.103    ethmac_preamble_checker_source_last
    SLICE_X88Y97         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.706     9.706    eth_rx_clk
    SLICE_X88Y97         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.016     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)       -0.028     9.659    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.697ns (11.663%)  route 5.279ns (88.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 9.692 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.613     7.148    ethphy_rx_ctl
    SLICE_X81Y98         LUT5 (Prop_lut5_I4_O)        0.180     7.328 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.666     7.994    ethmac_preamble_checker_source_last
    SLICE_X87Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.692     9.692    eth_rx_clk
    SLICE_X87Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.016     9.708    
                         clock uncertainty           -0.035     9.673    
    SLICE_X87Y96         FDRE (Setup_fdre_C_D)       -0.062     9.611    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clockdomainsrenamer1_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.821ns (13.526%)  route 5.249ns (86.474%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 9.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.962     7.497    ethphy_rx_ctl
    SLICE_X80Y99         LUT6 (Prop_lut6_I5_O)        0.180     7.677 r  clockdomainsrenamer1_state_i_2/O
                         net (fo=1, routed)           0.287     7.964    clockdomainsrenamer1_next_state
    SLICE_X79Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  clockdomainsrenamer1_state_i_1/O
                         net (fo=1, routed)           0.000     8.088    clockdomainsrenamer1_state_i_1_n_0
    SLICE_X79Y99         FDRE                                         r  clockdomainsrenamer1_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.690     9.690    eth_rx_clk
    SLICE_X79Y99         FDRE                                         r  clockdomainsrenamer1_state_reg/C
                         clock pessimism              0.088     9.778    
                         clock uncertainty           -0.035     9.743    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)        0.029     9.772    clockdomainsrenamer1_state_reg
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 1.368ns (22.788%)  route 4.635ns (77.212%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         1.817     1.817    eth_rx_clk
    SLICE_X80Y95         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDSE (Prop_fdse_C_Q)         0.518     2.335 r  ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=4, routed)           0.838     3.174    ethmac_crc32_checker_crc_reg_reg_n_0_[29]
    SLICE_X81Y94         LUT3 (Prop_lut3_I2_O)        0.152     3.326 r  ethmac_crc32_checker_crc_reg[28]_i_3/O
                         net (fo=12, routed)          0.913     4.239    ethmac_crc32_checker_crc_reg[28]_i_3_n_0
    SLICE_X78Y94         LUT6 (Prop_lut6_I0_O)        0.326     4.565 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.455     5.020    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X78Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.144 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.794     5.937    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X79Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.061 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.558     6.619    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X80Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.743 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.077     7.821    ethmac_crc32_checker_source_source_payload_error
    SLICE_X88Y98         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.706     9.706    eth_rx_clk
    SLICE_X88Y98         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.016     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)       -0.028     9.659    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 1.368ns (23.331%)  route 4.495ns (76.669%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         1.817     1.817    eth_rx_clk
    SLICE_X80Y95         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDSE (Prop_fdse_C_Q)         0.518     2.335 r  ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=4, routed)           0.838     3.174    ethmac_crc32_checker_crc_reg_reg_n_0_[29]
    SLICE_X81Y94         LUT3 (Prop_lut3_I2_O)        0.152     3.326 r  ethmac_crc32_checker_crc_reg[28]_i_3/O
                         net (fo=12, routed)          0.913     4.239    ethmac_crc32_checker_crc_reg[28]_i_3_n_0
    SLICE_X78Y94         LUT6 (Prop_lut6_I0_O)        0.326     4.565 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.455     5.020    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X78Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.144 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.794     5.937    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X79Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.061 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.558     6.619    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X80Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.743 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.938     7.681    ethmac_crc32_checker_source_source_payload_error
    SLICE_X88Y97         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.706     9.706    eth_rx_clk
    SLICE_X88Y97         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.016     9.722    
                         clock uncertainty           -0.035     9.687    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)       -0.028     9.659    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 1.368ns (23.380%)  route 4.483ns (76.620%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 9.705 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         1.817     1.817    eth_rx_clk
    SLICE_X80Y95         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDSE (Prop_fdse_C_Q)         0.518     2.335 r  ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=4, routed)           0.838     3.174    ethmac_crc32_checker_crc_reg_reg_n_0_[29]
    SLICE_X81Y94         LUT3 (Prop_lut3_I2_O)        0.152     3.326 r  ethmac_crc32_checker_crc_reg[28]_i_3/O
                         net (fo=12, routed)          0.913     4.239    ethmac_crc32_checker_crc_reg[28]_i_3_n_0
    SLICE_X78Y94         LUT6 (Prop_lut6_I0_O)        0.326     4.565 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.455     5.020    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X78Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.144 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.794     5.937    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X79Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.061 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.558     6.619    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X80Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.743 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.925     7.669    ethmac_crc32_checker_source_source_payload_error
    SLICE_X88Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=161, routed)         1.705     9.705    eth_rx_clk
    SLICE_X88Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.016     9.721    
                         clock uncertainty           -0.035     9.686    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)       -0.028     9.658    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.632     0.632    eth_rx_clk
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  xilinxmultiregimpl6_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.829    xilinxmultiregimpl6_regs0[3]
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.906     0.906    eth_rx_clk
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[3]/C
                         clock pessimism             -0.273     0.632    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.076     0.708    xilinxmultiregimpl6_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.633     0.633    eth_rx_clk
    SLICE_X79Y97         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.774 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     0.830    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X79Y97         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.908     0.908    eth_rx_clk
    SLICE_X79Y97         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.274     0.633    
    SLICE_X79Y97         FDPE (Hold_fdpe_C_D)         0.075     0.708    FDPE_9
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.632     0.632    eth_rx_clk
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  xilinxmultiregimpl6_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.829    xilinxmultiregimpl6_regs0[1]
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.906     0.906    eth_rx_clk
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[1]/C
                         clock pessimism             -0.273     0.632    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.075     0.707    xilinxmultiregimpl6_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.632     0.632    eth_rx_clk
    SLICE_X85Y94         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  xilinxmultiregimpl6_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.829    xilinxmultiregimpl6_regs0[4]
    SLICE_X85Y94         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.906     0.906    eth_rx_clk
    SLICE_X85Y94         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[4]/C
                         clock pessimism             -0.273     0.632    
    SLICE_X85Y94         FDRE (Hold_fdre_C_D)         0.075     0.707    xilinxmultiregimpl6_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.632     0.632    eth_rx_clk
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  xilinxmultiregimpl6_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.829    xilinxmultiregimpl6_regs0[2]
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.906     0.906    eth_rx_clk
    SLICE_X87Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[2]/C
                         clock pessimism             -0.273     0.632    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.071     0.703    xilinxmultiregimpl6_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.632     0.632    eth_rx_clk
    SLICE_X86Y95         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  xilinxmultiregimpl6_regs0_reg[5]/Q
                         net (fo=1, routed)           0.058     0.831    xilinxmultiregimpl6_regs0[5]
    SLICE_X86Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.906     0.906    eth_rx_clk
    SLICE_X86Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[5]/C
                         clock pessimism             -0.273     0.632    
    SLICE_X86Y95         FDRE (Hold_fdre_C_D)         0.071     0.703    xilinxmultiregimpl6_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.632     0.632    eth_rx_clk
    SLICE_X86Y95         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141     0.773 r  xilinxmultiregimpl6_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.839    xilinxmultiregimpl6_regs0[0]
    SLICE_X86Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.906     0.906    eth_rx_clk
    SLICE_X86Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[0]/C
                         clock pessimism             -0.273     0.632    
    SLICE_X86Y95         FDRE (Hold_fdre_C_D)         0.075     0.707    xilinxmultiregimpl6_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.171%)  route 0.225ns (57.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.640     0.640    eth_rx_clk
    SLICE_X88Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.164     0.804 r  ethmac_rx_cdc_graycounter0_q_binary_reg[4]/Q
                         net (fo=7, routed)           0.225     1.029    ethmac_rx_cdc_graycounter0_q_binary[4]
    RAMB36_X5Y19         RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X5Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.257     0.699    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.882    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.371%)  route 0.232ns (58.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.640     0.640    eth_rx_clk
    SLICE_X88Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.164     0.804 r  ethmac_rx_cdc_graycounter0_q_binary_reg[5]/Q
                         net (fo=5, routed)           0.232     1.037    ethmac_rx_cdc_graycounter0_q_binary[5]
    RAMB36_X5Y19         RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.956     0.956    eth_rx_clk
    RAMB36_X5Y19         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.257     0.699    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.882    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.632     0.632    eth_rx_clk
    SLICE_X84Y95         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.164     0.796 r  xilinxmultiregimpl6_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.852    xilinxmultiregimpl6_regs0[6]
    SLICE_X84Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=161, routed)         0.906     0.906    eth_rx_clk
    SLICE_X84Y95         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[6]/C
                         clock pessimism             -0.273     0.632    
    SLICE_X84Y95         FDRE (Hold_fdre_C_D)         0.060     0.692    xilinxmultiregimpl6_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y19    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X79Y97    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X79Y97    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X79Y99    clockdomainsrenamer1_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y97    storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 3.027ns (46.056%)  route 3.545ns (53.944%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.437 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.108     5.544    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X24Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.668 r  ODDR_2_i_8/O
                         net (fo=2, routed)           1.029     6.697    ODDR_2_i_8_n_0
    SLICE_X15Y80         LUT4 (Prop_lut4_I3_O)        0.117     6.814 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.316     7.130    ODDR_2_i_4_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I3_O)        0.332     7.462 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.094     8.555    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 3.025ns (46.284%)  route 3.511ns (53.716%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454     4.437 r  storage_11_reg/DOADO[28]
                         net (fo=1, routed)           1.119     5.555    ethmac_tx_converter_converter_sink_payload_data_reg[34]
    SLICE_X24Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.679 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.886     6.565    ODDR_2_i_9_n_0
    SLICE_X15Y80         LUT4 (Prop_lut4_I3_O)        0.120     6.685 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.410     7.095    ODDR_2_i_7_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I3_O)        0.327     7.422 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.097     8.519    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.826ns (43.989%)  route 3.598ns (56.011%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.437 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.253     5.690    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X24Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.814 r  ODDR_4_i_8/O
                         net (fo=1, routed)           0.719     6.533    ODDR_4_i_8_n_0
    SLICE_X17Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.657 r  ODDR_4_i_6/O
                         net (fo=4, routed)           0.508     7.165    ODDR_4_i_6_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.118     8.407    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 3.043ns (47.959%)  route 3.302ns (52.041%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.437 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           0.941     5.378    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X24Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.502 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.928     6.430    ODDR_4_i_7_n_0
    SLICE_X16Y81         LUT4 (Prop_lut4_I3_O)        0.117     6.547 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.286     6.833    ODDR_4_i_4_n_0
    SLICE_X16Y81         LUT6 (Prop_lut6_I3_O)        0.348     7.181 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.147     8.328    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 1.583ns (23.945%)  route 5.028ns (76.055%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X24Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  xilinxmultiregimpl3_regs1_reg[6]/Q
                         net (fo=1, routed)           1.058     3.410    xilinxmultiregimpl3_regs1[6]
    SLICE_X23Y85         LUT6 (Prop_lut6_I0_O)        0.296     3.706 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.445     4.151    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y83         LUT6 (Prop_lut6_I5_O)        0.124     4.275 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.329     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X19Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     5.185    ethmac_padding_inserter_source_valid
    SLICE_X18Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.309 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.630     5.939    ethmac_crc32_inserter_source_valid
    SLICE_X23Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.063 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.333     6.396    ethmac_preamble_inserter_sink_ready
    SLICE_X20Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.520 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.436     6.955    ethmac_tx_converter_converter_mux0
    SLICE_X21Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.079 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.603     7.682    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y85         LUT2 (Prop_lut2_I1_O)        0.124     7.806 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.738     8.544    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 2.858ns (41.935%)  route 3.957ns (58.065%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 9.810 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     4.437 r  storage_11_reg/DOADO[21]
                         net (fo=1, routed)           1.303     5.740    ethmac_tx_converter_converter_sink_payload_data_reg[25]
    SLICE_X24Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.864 r  ODDR_3_i_8/O
                         net (fo=2, routed)           1.256     7.119    ODDR_3_i_8_n_0
    SLICE_X15Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.243 r  ethmac_crc32_inserter_reg[28]_i_2/O
                         net (fo=12, routed)          0.876     8.119    ethmac_crc32_inserter_reg[28]_i_2_n_0
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.156     8.275 r  ethmac_crc32_inserter_reg[28]_i_1/O
                         net (fo=1, routed)           0.523     8.798    ethmac_crc32_inserter_next_reg[28]
    SLICE_X14Y82         FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.810     9.810    eth_tx_clk
    SLICE_X14Y82         FDSE                                         r  ethmac_crc32_inserter_reg_reg[28]/C
                         clock pessimism              0.088     9.898    
                         clock uncertainty           -0.069     9.829    
    SLICE_X14Y82         FDSE (Setup_fdse_C_D)       -0.262     9.567    ethmac_crc32_inserter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.567    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 3.382ns (47.433%)  route 3.748ns (52.567%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 9.808 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     4.437 r  storage_11_reg/DOADO[31]
                         net (fo=1, routed)           0.993     5.430    ethmac_tx_converter_converter_sink_payload_data_reg[37]
    SLICE_X23Y88         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.941     6.495    ODDR_5_i_7_n_0
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.118     6.613 r  ethmac_crc32_inserter_reg[26]_i_2/O
                         net (fo=14, routed)          1.061     7.674    ethmac_crc32_inserter_reg[26]_i_2_n_0
    SLICE_X15Y81         LUT4 (Prop_lut4_I2_O)        0.354     8.028 r  ethmac_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.753     8.781    ethmac_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.332     9.113 r  ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.113    ethmac_crc32_inserter_next_reg[12]
    SLICE_X14Y81         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.808     9.808    eth_tx_clk
    SLICE_X14Y81         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.088     9.896    
                         clock uncertainty           -0.069     9.827    
    SLICE_X14Y81         FDSE (Setup_fdse_C_D)        0.077     9.904    ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.583ns (24.210%)  route 4.956ns (75.790%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X24Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  xilinxmultiregimpl3_regs1_reg[6]/Q
                         net (fo=1, routed)           1.058     3.410    xilinxmultiregimpl3_regs1[6]
    SLICE_X23Y85         LUT6 (Prop_lut6_I0_O)        0.296     3.706 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.445     4.151    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y83         LUT6 (Prop_lut6_I5_O)        0.124     4.275 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.329     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X19Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     5.185    ethmac_padding_inserter_source_valid
    SLICE_X18Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.309 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.630     5.939    ethmac_crc32_inserter_source_valid
    SLICE_X23Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.063 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.333     6.396    ethmac_preamble_inserter_sink_ready
    SLICE_X20Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.520 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.436     6.955    ethmac_tx_converter_converter_mux0
    SLICE_X21Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.079 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.471     7.551    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.675 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.797     8.472    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 2.950ns (42.591%)  route 3.976ns (57.409%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 9.807 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.437 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.253     5.690    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X24Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.814 r  ODDR_4_i_8/O
                         net (fo=1, routed)           0.719     6.533    ODDR_4_i_8_n_0
    SLICE_X17Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.657 r  ODDR_4_i_6/O
                         net (fo=4, routed)           0.606     7.263    ODDR_4_i_6_n_0
    SLICE_X13Y81         LUT2 (Prop_lut2_I1_O)        0.124     7.387 r  ethmac_crc32_inserter_reg[27]_i_2/O
                         net (fo=12, routed)          0.792     8.179    ethmac_crc32_inserter_reg[27]_i_2_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.124     8.303 r  ethmac_crc32_inserter_reg[1]_i_1/O
                         net (fo=1, routed)           0.606     8.909    ethmac_crc32_inserter_next_reg[1]
    SLICE_X13Y80         FDSE                                         r  ethmac_crc32_inserter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.807     9.807    eth_tx_clk
    SLICE_X13Y80         FDSE                                         r  ethmac_crc32_inserter_reg_reg[1]/C
                         clock pessimism              0.088     9.895    
                         clock uncertainty           -0.069     9.826    
    SLICE_X13Y80         FDSE (Setup_fdse_C_D)       -0.043     9.783    ethmac_crc32_inserter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl3_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 1.583ns (24.401%)  route 4.905ns (75.599%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X24Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  xilinxmultiregimpl3_regs1_reg[6]/Q
                         net (fo=1, routed)           1.058     3.410    xilinxmultiregimpl3_regs1[6]
    SLICE_X23Y85         LUT6 (Prop_lut6_I0_O)        0.296     3.706 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.445     4.151    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y83         LUT6 (Prop_lut6_I5_O)        0.124     4.275 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.329     4.603    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X19Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.727 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.457     5.185    ethmac_padding_inserter_source_valid
    SLICE_X18Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.309 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.630     5.939    ethmac_crc32_inserter_source_valid
    SLICE_X23Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.063 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.333     6.396    ethmac_preamble_inserter_sink_ready
    SLICE_X20Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.520 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.436     6.955    ethmac_tx_converter_converter_mux0
    SLICE_X21Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.079 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.468     7.548    ethmac_tx_converter_converter_mux__0
    SLICE_X23Y84         LUT5 (Prop_lut5_I2_O)        0.124     7.672 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.749     8.421    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  0.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X23Y85         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl3_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.883    xilinxmultiregimpl3_regs0[0]
    SLICE_X23Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X23Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/C
                         clock pessimism             -0.274     0.686    
    SLICE_X23Y85         FDRE (Hold_fdre_C_D)         0.075     0.761    xilinxmultiregimpl3_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  xilinxmultiregimpl3_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.884    xilinxmultiregimpl3_regs0[1]
    SLICE_X21Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X21Y85         FDRE (Hold_fdre_C_D)         0.075     0.762    xilinxmultiregimpl3_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X23Y86         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl3_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.883    xilinxmultiregimpl3_regs0[3]
    SLICE_X23Y86         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X23Y86         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/C
                         clock pessimism             -0.274     0.686    
    SLICE_X23Y86         FDRE (Hold_fdre_C_D)         0.075     0.761    xilinxmultiregimpl3_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X25Y85         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl3_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl3_regs0[5]
    SLICE_X25Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X25Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X25Y85         FDRE (Hold_fdre_C_D)         0.075     0.759    xilinxmultiregimpl3_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  xilinxmultiregimpl3_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.884    xilinxmultiregimpl3_regs0[2]
    SLICE_X21Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X21Y85         FDRE (Hold_fdre_C_D)         0.071     0.758    xilinxmultiregimpl3_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X23Y85         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl3_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.883    xilinxmultiregimpl3_regs0[4]
    SLICE_X23Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X23Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/C
                         clock pessimism             -0.274     0.686    
    SLICE_X23Y85         FDRE (Hold_fdre_C_D)         0.071     0.757    xilinxmultiregimpl3_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.633     0.633    eth_tx_clk
    SLICE_X78Y97         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.774 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.840    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X78Y97         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.908     0.908    eth_tx_clk
    SLICE_X78Y97         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.274     0.633    
    SLICE_X78Y97         FDPE (Hold_fdpe_C_D)         0.075     0.708    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X24Y85         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_fdre_C_Q)         0.128     0.812 r  xilinxmultiregimpl3_regs0_reg[6]/Q
                         net (fo=1, routed)           0.119     0.932    xilinxmultiregimpl3_regs0[6]
    SLICE_X24Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X24Y85         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X24Y85         FDRE (Hold_fdre_C_D)         0.017     0.701    xilinxmultiregimpl3_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.864%)  route 0.135ns (42.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X11Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=5, routed)           0.135     0.963    ethmac_preamble_inserter_cnt[0]
    SLICE_X11Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.008 r  ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.008    ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X11Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.274     0.686    
    SLICE_X11Y81         FDRE (Hold_fdre_C_D)         0.091     0.777    ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clockdomainsrenamer0_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.360%)  route 0.126ns (37.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X16Y84         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y84         FDRE (Prop_fdre_C_Q)         0.164     0.853 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.126     0.979    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X17Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.024 r  clockdomainsrenamer0_state_i_1/O
                         net (fo=1, routed)           0.000     1.024    clockdomainsrenamer0_state_i_1_n_0
    SLICE_X17Y84         FDRE                                         r  clockdomainsrenamer0_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X17Y84         FDRE                                         r  clockdomainsrenamer0_state_reg/C
                         clock pessimism             -0.260     0.702    
    SLICE_X17Y84         FDRE (Hold_fdre_C_D)         0.091     0.793    clockdomainsrenamer0_state_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y17  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X78Y97  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X78Y97  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X17Y84  clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y83  clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y84  clockdomainsrenamer0_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y83  clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y83  clockdomainsrenamer2_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y83  clockdomainsrenamer4_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y83  clockdomainsrenamer4_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y83  ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y83  ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y84  ethmac_tx_gap_inserter_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y84  ethmac_tx_gap_inserter_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y84  ethmac_tx_gap_inserter_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y85  xilinxmultiregimpl3_regs0_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y85  xilinxmultiregimpl3_regs0_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y85  xilinxmultiregimpl3_regs1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X24Y85  xilinxmultiregimpl3_regs1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y87  ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y87  ethmac_padding_inserter_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y87  ethmac_padding_inserter_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y88  ethmac_padding_inserter_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y88  ethmac_padding_inserter_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y88  ethmac_padding_inserter_counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -3.840ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            decoding2_output_d_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.478ns (9.148%)  route 4.747ns (90.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.747     7.044    hdmi_in0_pix_rst
    SLICE_X140Y135       FDRE                                         r  decoding2_output_d_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X140Y135       FDRE                                         r  decoding2_output_d_reg[6]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X140Y135       FDRE (Setup_fdre_C_R)       -0.695     7.691    decoding2_output_d_reg[6]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            decoding2_output_d_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.478ns (9.148%)  route 4.747ns (90.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.747     7.044    hdmi_in0_pix_rst
    SLICE_X140Y135       FDRE                                         r  decoding2_output_d_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X140Y135       FDRE                                         r  decoding2_output_d_reg[7]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X140Y135       FDRE (Setup_fdre_C_R)       -0.695     7.691    decoding2_output_d_reg[7]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.478ns (9.148%)  route 4.747ns (90.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.747     7.044    hdmi_in0_pix_rst
    SLICE_X140Y135       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X140Y135       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[2]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X140Y135       FDRE (Setup_fdre_C_R)       -0.695     7.691    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.478ns (9.148%)  route 4.747ns (90.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.747     7.044    hdmi_in0_pix_rst
    SLICE_X140Y135       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X140Y135       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[3]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X140Y135       FDRE (Setup_fdre_C_R)       -0.695     7.691    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_cb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.478ns (9.218%)  route 4.708ns (90.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 8.363 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.708     7.004    hdmi_in0_pix_rst
    SLICE_X144Y134       FDRE                                         r  frame_rgb2ycbcr_cb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.629     8.363    hdmi_in0_pix_clk
    SLICE_X144Y134       FDRE                                         r  frame_rgb2ycbcr_cb_reg[5]/C
                         clock pessimism              0.080     8.443    
                         clock uncertainty           -0.057     8.387    
    SLICE_X144Y134       FDRE (Setup_fdre_C_R)       -0.695     7.692    frame_rgb2ycbcr_cb_reg[5]
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_cr_sum_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.478ns (9.288%)  route 4.668ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.668     6.965    hdmi_in0_pix_rst
    SLICE_X142Y135       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X142Y135       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[1]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X142Y135       FDRE (Setup_fdre_C_R)       -0.695     7.691    frame_chroma_downsampler_cr_sum_reg[1]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_cr_sum_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.478ns (9.288%)  route 4.668ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.668     6.965    hdmi_in0_pix_rst
    SLICE_X142Y135       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X142Y135       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[2]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X142Y135       FDRE (Setup_fdre_C_R)       -0.695     7.691    frame_chroma_downsampler_cr_sum_reg[2]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_cr_sum_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.478ns (9.288%)  route 4.668ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.668     6.965    hdmi_in0_pix_rst
    SLICE_X142Y135       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X142Y135       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[3]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X142Y135       FDRE (Setup_fdre_C_R)       -0.695     7.691    frame_chroma_downsampler_cr_sum_reg[3]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            decoding2_output_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.478ns (9.148%)  route 4.747ns (90.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.747     7.044    hdmi_in0_pix_rst
    SLICE_X141Y135       FDRE                                         r  decoding2_output_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X141Y135       FDRE                                         r  decoding2_output_d_reg[1]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X141Y135       FDRE (Setup_fdre_C_R)       -0.600     7.786    decoding2_output_d_reg[1]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            decoding2_output_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 0.478ns (9.148%)  route 4.747ns (90.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X162Y121       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.747     7.044    hdmi_in0_pix_rst
    SLICE_X141Y135       FDRE                                         r  decoding2_output_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X141Y135       FDRE                                         r  decoding2_output_d_reg[2]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.057     8.386    
    SLICE_X141Y135       FDRE (Setup_fdre_C_R)       -0.600     7.786    decoding2_output_d_reg[2]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.190%)  route 0.254ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X148Y145       FDRE                                         r  frame_cur_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y145       FDRE (Prop_fdre_C_Q)         0.164     0.784 r  frame_cur_word_reg[5]/Q
                         net (fo=1, routed)           0.254     1.038    frame_cur_word[5]
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.935     0.935    hdmi_in0_pix_clk
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.701    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.296     0.997    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.807%)  route 0.240ns (65.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y148       FDRE                                         r  frame_cur_word_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y148       FDRE (Prop_fdre_C_Q)         0.128     0.749 r  frame_cur_word_reg[58]/Q
                         net (fo=1, routed)           0.240     0.988    frame_cur_word[58]
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_0/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.935     0.935    hdmi_in0_pix_clk
    RAMB36_X8Y29         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.701    
    RAMB36_X8Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.242     0.943    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X149Y126       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.977    storage_15_reg_0_7_0_5/ADDRD0
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.877     0.877    storage_15_reg_0_7_0_5/WCLK
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X148Y126       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_15_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X149Y126       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.977    storage_15_reg_0_7_0_5/ADDRD0
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.877     0.877    storage_15_reg_0_7_0_5/WCLK
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X148Y126       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_15_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X149Y126       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.977    storage_15_reg_0_7_0_5/ADDRD0
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.877     0.877    storage_15_reg_0_7_0_5/WCLK
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X148Y126       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_15_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X149Y126       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.977    storage_15_reg_0_7_0_5/ADDRD0
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.877     0.877    storage_15_reg_0_7_0_5/WCLK
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X148Y126       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_15_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X149Y126       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.977    storage_15_reg_0_7_0_5/ADDRD0
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.877     0.877    storage_15_reg_0_7_0_5/WCLK
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X148Y126       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_15_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X149Y126       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.977    storage_15_reg_0_7_0_5/ADDRD0
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.877     0.877    storage_15_reg_0_7_0_5/WCLK
    SLICE_X148Y126       RAMD32                                       r  storage_15_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X148Y126       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_15_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X149Y126       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.977    storage_15_reg_0_7_0_5/ADDRD0
    SLICE_X148Y126       RAMS32                                       r  storage_15_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.877     0.877    storage_15_reg_0_7_0_5/WCLK
    SLICE_X148Y126       RAMS32                                       r  storage_15_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X148Y126       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.931    storage_15_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X149Y126       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y126       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.977    storage_15_reg_0_7_0_5/ADDRD0
    SLICE_X148Y126       RAMS32                                       r  storage_15_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.877     0.877    storage_15_reg_0_7_0_5/WCLK
    SLICE_X148Y126       RAMS32                                       r  storage_15_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X148Y126       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.931    storage_15_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y53     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y52     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y29    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y30    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X147Y131  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X147Y131  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X147Y131  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X144Y135  frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X144Y136  frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X144Y136  frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y127  storage_15_reg_0_7_6_10/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y127  storage_15_reg_0_7_6_10/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y126  storage_15_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.560ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFG_11/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.729ns (45.324%)  route 3.292ns (54.676%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.191     5.772    storage_24_reg_0_i_16_n_0
    SLICE_X137Y142       LUT3 (Prop_lut3_I0_O)        0.124     5.896 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.390     6.286    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X138Y142       LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.333     6.744    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y140       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.324 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X139Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.775 r  hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.775    hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X139Y143       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.571     8.305    hdmi_out0_pix_clk
    SLICE_X139Y143       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.080     8.385    
                         clock uncertainty           -0.062     8.324    
    SLICE_X139Y143       FDRE (Setup_fdre_C_D)        0.062     8.386    hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.726ns (45.297%)  route 3.292ns (54.703%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 8.304 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.191     5.772    storage_24_reg_0_i_16_n_0
    SLICE_X137Y142       LUT3 (Prop_lut3_I0_O)        0.124     5.896 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.390     6.286    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X138Y142       LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.333     6.744    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y140       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.324 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.772 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.772    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X139Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.570     8.304    hdmi_out0_pix_clk
    SLICE_X139Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.080     8.384    
                         clock uncertainty           -0.062     8.323    
    SLICE_X139Y142       FDRE (Setup_fdre_C_D)        0.062     8.385    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.574ns (28.960%)  route 3.861ns (71.040%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 8.399 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.591     6.172    storage_24_reg_0_i_16_n_0
    SLICE_X141Y142       LUT2 (Prop_lut2_I0_O)        0.124     6.296 r  storage_24_reg_0_i_12/O
                         net (fo=2, routed)           0.893     7.188    hdmi_out0_dram_port_litedramport1_rdata_valid
    RAMB36_X7Y30         RAMB36E1                                     r  storage_24_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.665     8.399    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_24_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.399    
                         clock uncertainty           -0.062     8.337    
    RAMB36_X7Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.805    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 2.705ns (45.105%)  route 3.292ns (54.895%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 8.304 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.191     5.772    storage_24_reg_0_i_16_n_0
    SLICE_X137Y142       LUT3 (Prop_lut3_I0_O)        0.124     5.896 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.390     6.286    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X138Y142       LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.333     6.744    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y140       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.324 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.751 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.751    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X139Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.570     8.304    hdmi_out0_pix_clk
    SLICE_X139Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.080     8.384    
                         clock uncertainty           -0.062     8.323    
    SLICE_X139Y142       FDRE (Setup_fdre_C_D)        0.062     8.385    hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.574ns (28.633%)  route 3.923ns (71.367%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 8.414 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.591     6.172    storage_24_reg_0_i_16_n_0
    SLICE_X141Y142       LUT2 (Prop_lut2_I0_O)        0.124     6.296 r  storage_24_reg_0_i_12/O
                         net (fo=2, routed)           0.955     7.251    hdmi_out0_dram_port_litedramport1_rdata_valid
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.680     8.414    hdmi_out0_pix_clk
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism              0.080     8.494    
                         clock uncertainty           -0.062     8.432    
    RAMB36_X8Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.900    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.698ns (31.134%)  route 3.756ns (68.866%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 8.405 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.393     5.405    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X141Y144       LUT5 (Prop_lut5_I2_O)        0.124     5.529 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.213     5.742    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X141Y144       LUT6 (Prop_lut6_I3_O)        0.124     5.866 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.468     6.334    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X141Y144       LUT5 (Prop_lut5_I3_O)        0.124     6.458 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.749     7.207    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X7Y29         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.671     8.405    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.096     8.501    
                         clock uncertainty           -0.062     8.439    
    RAMB36_X7Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.873    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.574ns (27.387%)  route 4.173ns (72.613%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 8.414 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.740     6.321    storage_24_reg_0_i_16_n_0
    SLICE_X141Y141       LUT4 (Prop_lut4_I0_O)        0.124     6.445 r  storage_24_reg_0_i_5/O
                         net (fo=1, routed)           1.056     7.501    hdmi_out0_dram_port_litedramport1_rdata_payload_data[5]
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.680     8.414    hdmi_out0_pix_clk
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism              0.080     8.494    
                         clock uncertainty           -0.062     8.432    
    RAMB36_X8Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241     8.191    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.574ns (27.407%)  route 4.169ns (72.593%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 8.414 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.765     6.345    storage_24_reg_0_i_16_n_0
    SLICE_X140Y144       LUT4 (Prop_lut4_I0_O)        0.124     6.469 r  storage_24_reg_0_i_9/O
                         net (fo=1, routed)           1.027     7.496    hdmi_out0_dram_port_litedramport1_rdata_payload_data[1]
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.680     8.414    hdmi_out0_pix_clk
    RAMB36_X8Y28         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism              0.080     8.494    
                         clock uncertainty           -0.062     8.432    
    RAMB36_X8Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     8.191    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.631ns (44.419%)  route 3.292ns (55.581%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 8.304 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.191     5.772    storage_24_reg_0_i_16_n_0
    SLICE_X137Y142       LUT3 (Prop_lut3_I0_O)        0.124     5.896 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.390     6.286    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X138Y142       LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.333     6.744    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y140       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.324 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.677 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.677    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_5
    SLICE_X139Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.570     8.304    hdmi_out0_pix_clk
    SLICE_X139Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
                         clock pessimism              0.080     8.384    
                         clock uncertainty           -0.062     8.323    
    SLICE_X139Y142       FDRE (Setup_fdre_C_D)        0.062     8.385    hdmi_out0_core_dmareader_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 2.615ns (44.269%)  route 3.292ns (55.731%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 8.304 - 6.734 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.753     1.753    hdmi_out0_pix_clk
    SLICE_X141Y142       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y142       FDRE (Prop_fdre_C_Q)         0.419     2.172 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.851     3.023    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X140Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.351 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.648     3.999    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X137Y144       LUT4 (Prop_lut4_I2_O)        0.331     4.330 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.613    storage_21_reg_0_i_86_n_0
    SLICE_X139Y144       LUT5 (Prop_lut5_I4_O)        0.124     4.737 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.151     4.888    storage_21_reg_0_i_85_n_0
    SLICE_X139Y144       LUT6 (Prop_lut6_I5_O)        0.124     5.012 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.444     5.456    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X137Y142       LUT6 (Prop_lut6_I5_O)        0.124     5.580 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.191     5.772    storage_24_reg_0_i_16_n_0
    SLICE_X137Y142       LUT3 (Prop_lut3_I0_O)        0.124     5.896 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.390     6.286    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X138Y142       LUT1 (Prop_lut1_I0_O)        0.124     6.410 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.333     6.744    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X139Y140       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.324 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.324    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X139Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X139Y142       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.661 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.661    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_7
    SLICE_X139Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.570     8.304    hdmi_out0_pix_clk
    SLICE_X139Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/C
                         clock pessimism              0.080     8.384    
                         clock uncertainty           -0.062     8.323    
    SLICE_X139Y142       FDRE (Setup_fdre_C_D)        0.062     8.385    hdmi_out0_core_dmareader_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  0.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_produce_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.722%)  route 0.388ns (70.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X140Y142       FDRE                                         r  hdmi_out0_core_dmareader_fifo_produce_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y142       FDRE (Prop_fdre_C_Q)         0.164     0.781 r  hdmi_out0_core_dmareader_fifo_produce_reg[11]/Q
                         net (fo=3, routed)           0.388     1.168    hdmi_out0_core_dmareader_fifo_produce_reg[11]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_24_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.930     0.930    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_24_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.930    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.113    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.257     1.015    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.888     0.888    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.632    
    SLICE_X146Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.941    storage_25_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.257     1.015    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.888     0.888    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.632    
    SLICE_X146Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.941    storage_25_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.257     1.015    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.888     0.888    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.632    
    SLICE_X146Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.941    storage_25_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.257     1.015    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.888     0.888    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.632    
    SLICE_X146Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.941    storage_25_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.257     1.015    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.888     0.888    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.632    
    SLICE_X146Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.941    storage_25_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.257     1.015    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.888     0.888    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y137       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.632    
    SLICE_X146Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.941    storage_25_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.257     1.015    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y137       RAMS32                                       r  storage_25_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.888     0.888    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y137       RAMS32                                       r  storage_25_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.632    
    SLICE_X146Y137       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.941    storage_25_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X145Y137       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.257     1.015    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y137       RAMS32                                       r  storage_25_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.888     0.888    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y137       RAMS32                                       r  storage_25_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.632    
    SLICE_X146Y137       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.941    storage_25_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_consume_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.164ns (28.552%)  route 0.410ns (71.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X140Y138       FDRE                                         r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y138       FDRE (Prop_fdre_C_Q)         0.164     0.780 r  hdmi_out0_core_dmareader_fifo_consume_reg_rep[5]/Q
                         net (fo=2, routed)           0.410     1.190    hdmi_out0_core_dmareader_fifo_consume[5]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_24_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.931     0.931    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_24_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.114    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X8Y28    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y30    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y29    storage_21_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y28    storage_21_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y28    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y30    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y127  storage_20_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y129  storage_20_reg_0_3_18_23/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.025ns (23.682%)  route 3.303ns (76.318%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.299     2.739    p_9_in[1]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.265    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           1.021     4.410    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y128       LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.581     5.115    s7datacapture0_lateness
    SLICE_X163Y128       FDRE                                         r  s7datacapture0_lateness_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  s7datacapture0_lateness_reg[0]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.055     6.082    
    SLICE_X163Y128       FDRE (Setup_fdre_C_CE)      -0.205     5.877    s7datacapture0_lateness_reg[0]
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.025ns (24.765%)  route 3.114ns (75.235%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.299     2.739    p_9_in[1]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.265    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           1.021     4.410    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y128       LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.392     4.926    s7datacapture0_lateness
    SLICE_X162Y128       FDRE                                         r  s7datacapture0_lateness_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X162Y128       FDRE                                         r  s7datacapture0_lateness_reg[1]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.055     6.082    
    SLICE_X162Y128       FDRE (Setup_fdre_C_CE)      -0.169     5.913    s7datacapture0_lateness_reg[1]
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.025ns (24.765%)  route 3.114ns (75.235%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.299     2.739    p_9_in[1]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.265    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           1.021     4.410    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y128       LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.392     4.926    s7datacapture0_lateness
    SLICE_X162Y128       FDRE                                         r  s7datacapture0_lateness_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X162Y128       FDRE                                         r  s7datacapture0_lateness_reg[2]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.055     6.082    
    SLICE_X162Y128       FDRE (Setup_fdre_C_CE)      -0.169     5.913    s7datacapture0_lateness_reg[2]
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.025ns (24.765%)  route 3.114ns (75.235%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.299     2.739    p_9_in[1]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.265    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           1.021     4.410    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y128       LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.392     4.926    s7datacapture0_lateness
    SLICE_X162Y128       FDRE                                         r  s7datacapture0_lateness_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X162Y128       FDRE                                         r  s7datacapture0_lateness_reg[3]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.055     6.082    
    SLICE_X162Y128       FDRE (Setup_fdre_C_CE)      -0.169     5.913    s7datacapture0_lateness_reg[3]
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.025ns (24.765%)  route 3.114ns (75.235%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.299     2.739    p_9_in[1]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.265    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           1.021     4.410    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y128       LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.392     4.926    s7datacapture0_lateness
    SLICE_X162Y128       FDRE                                         r  s7datacapture0_lateness_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X162Y128       FDRE                                         r  s7datacapture0_lateness_reg[4]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.055     6.082    
    SLICE_X162Y128       FDRE (Setup_fdre_C_CE)      -0.169     5.913    s7datacapture0_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.025ns (25.064%)  route 3.064ns (74.936%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.299     2.739    p_9_in[1]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.265    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           1.021     4.410    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y128       LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.342     4.876    s7datacapture0_lateness
    SLICE_X162Y129       FDRE                                         r  s7datacapture0_lateness_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X162Y129       FDRE                                         r  s7datacapture0_lateness_reg[5]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X162Y129       FDRE (Setup_fdre_C_CE)      -0.169     5.914    s7datacapture0_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.025ns (25.064%)  route 3.064ns (74.936%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.299     2.739    p_9_in[1]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.265    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           1.021     4.410    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y128       LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.342     4.876    s7datacapture0_lateness
    SLICE_X162Y129       FDRE                                         r  s7datacapture0_lateness_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X162Y129       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X162Y129       FDRE (Setup_fdre_C_CE)      -0.169     5.914    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.025ns (25.064%)  route 3.064ns (74.936%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.299     2.739    p_9_in[1]
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.863 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.402     3.265    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     3.389 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           1.021     4.410    s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y128       LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.342     4.876    s7datacapture0_lateness
    SLICE_X162Y129       FDSE                                         r  s7datacapture0_lateness_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X162Y129       FDSE                                         r  s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X162Y129       FDSE (Setup_fdse_C_CE)      -0.169     5.914    s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.891ns (44.318%)  route 2.376ns (55.682%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.449 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.262     2.711    s7datacapture2_serdes_m_q[3]
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     2.835 f  s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     3.242    s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     3.366 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.707     4.073    s7datacapture2_lateness[4]_i_7_n_0
    SLICE_X161Y144       LUT3 (Prop_lut3_I1_O)        0.124     4.197 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.197    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.729 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.729    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.063 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.063    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X161Y145       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X161Y145       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X161Y145       FDRE (Setup_fdre_C_D)        0.062     6.156    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.861ns (43.374%)  route 2.430ns (56.626%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.440 r  ISERDESE2_16/Q8
                         net (fo=13, routed)          1.259     2.699    p_9_in[0]
    SLICE_X163Y131       LUT6 (Prop_lut6_I0_O)        0.124     2.823 f  s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     3.256    s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I0_O)        0.124     3.380 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.737     4.118    s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X162Y128       LUT3 (Prop_lut3_I1_O)        0.124     4.242 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.242    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y128       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.755 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.755    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.078 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.078    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X162Y129       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X162Y129       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X162Y129       FDRE (Setup_fdre_C_D)        0.109     6.192    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  1.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl10_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl10_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.288ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X159Y128       FDRE                                         r  xilinxmultiregimpl10_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl10_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl10_regs0
    SLICE_X159Y128       FDRE                                         r  xilinxmultiregimpl10_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.288     0.288    pix1p25x_clk
    SLICE_X159Y128       FDRE                                         r  xilinxmultiregimpl10_regs1_reg/C
                         clock pessimism             -0.035     0.253    
    SLICE_X159Y128       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl10_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl20_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl20_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl20_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl20_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl20_regs0
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl20_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl20_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl20_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl31_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl31_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl31_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl31_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl31_regs0
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl31_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl31_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl31_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y145       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl32_regs0
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y145       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl33_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl33_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl33_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y144       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl33_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl33_regs0
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl33_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl33_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl33_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl11_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl11_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.255     0.255    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl11_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y130       FDRE (Prop_fdre_C_Q)         0.141     0.396 r  xilinxmultiregimpl11_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.452    xilinxmultiregimpl11_regs0
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.289     0.289    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/C
                         clock pessimism             -0.034     0.255    
    SLICE_X163Y130       FDRE (Hold_fdre_C_D)         0.075     0.330    xilinxmultiregimpl11_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl21_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.255     0.255    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y130       FDRE (Prop_fdre_C_Q)         0.141     0.396 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.452    xilinxmultiregimpl12_regs0
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.289     0.289    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.034     0.255    
    SLICE_X163Y130       FDRE (Hold_fdre_C_D)         0.071     0.326    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl22_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.071     0.333    xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y144       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl34_regs0
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.071     0.334    xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y132  s7datacapture0_gearbox_storage_reg[20]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y132  s7datacapture0_gearbox_storage_reg[22]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y132  s7datacapture0_gearbox_storage_reg[23]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y131  s7datacapture0_gearbox_storage_reg[32]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y131  s7datacapture0_gearbox_storage_reg[33]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y131  s7datacapture0_gearbox_storage_reg[34]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y131  s7datacapture0_gearbox_storage_reg[35]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y127  s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_gearbox_storage_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_gearbox_storage_reg[11]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_gearbox_storage_reg[12]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_gearbox_storage_reg[13]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_gearbox_storage_reg[14]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_gearbox_storage_reg[15]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y129  s7datacapture0_gearbox_storage_reg[16]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y129  s7datacapture0_gearbox_storage_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 videosoc_controllerinjector_bankmachine4_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_choose_req_grant_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 3.135ns (32.578%)  route 6.488ns (67.422%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.680     1.680    sys_clk
    SLICE_X111Y137       FDRE                                         r  videosoc_controllerinjector_bankmachine4_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.419     2.099 r  videosoc_controllerinjector_bankmachine4_consume_reg[2]/Q
                         net (fo=25, routed)          0.911     3.010    storage_6_reg_0_7_6_11/ADDRB2
    SLICE_X108Y137       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.332 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.129     4.462    p_0_in2_in[0]
    SLICE_X107Y141       LUT6 (Prop_lut6_I1_O)        0.348     4.810 r  bankmachine4_state[2]_i_15/O
                         net (fo=1, routed)           0.000     4.810    bankmachine4_state[2]_i_15_n_0
    SLICE_X107Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  bankmachine4_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.342    bankmachine4_state_reg[2]_i_10_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.613 f  bankmachine4_state_reg[2]_i_8/CO[0]
                         net (fo=3, routed)           0.688     6.301    videosoc_controllerinjector_bankmachine4_hit
    SLICE_X119Y142       LUT6 (Prop_lut6_I3_O)        0.373     6.674 r  videosoc_controllerinjector_bankmachine4_count[2]_i_5/O
                         net (fo=4, routed)           0.626     7.300    videosoc_controllerinjector_bankmachine4_count[2]_i_5_n_0
    SLICE_X126Y142       LUT6 (Prop_lut6_I3_O)        0.124     7.424 f  videosoc_controllerinjector_bankmachine3_consume[2]_i_7/O
                         net (fo=9, routed)           0.925     8.349    videosoc_controllerinjector_bankmachine3_consume[2]_i_7_n_0
    SLICE_X132Y141       LUT2 (Prop_lut2_I1_O)        0.150     8.499 r  videosoc_controllerinjector_choose_req_grant[2]_i_24/O
                         net (fo=5, routed)           0.729     9.228    videosoc_controllerinjector_choose_req_grant[2]_i_24_n_0
    SLICE_X131Y141       LUT6 (Prop_lut6_I1_O)        0.348     9.576 r  videosoc_controllerinjector_choose_req_grant[2]_i_15/O
                         net (fo=1, routed)           0.816    10.391    videosoc_controllerinjector_choose_req_grant[2]_i_15_n_0
    SLICE_X132Y141       LUT6 (Prop_lut6_I2_O)        0.124    10.515 r  videosoc_controllerinjector_choose_req_grant[2]_i_4/O
                         net (fo=3, routed)           0.664    11.179    videosoc_controllerinjector_choose_req_grant[2]_i_4_n_0
    SLICE_X132Y141       LUT4 (Prop_lut4_I2_O)        0.124    11.303 r  videosoc_controllerinjector_choose_req_grant[2]_i_1/O
                         net (fo=1, routed)           0.000    11.303    videosoc_controllerinjector_choose_req_grant[2]_i_1_n_0
    SLICE_X132Y141       FDRE                                         r  videosoc_controllerinjector_choose_req_grant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.569    11.569    sys_clk
    SLICE_X132Y141       FDRE                                         r  videosoc_controllerinjector_choose_req_grant_reg[2]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X132Y141       FDRE (Setup_fdre_C_D)        0.077    11.670    videosoc_controllerinjector_choose_req_grant_reg[2]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s7datacapture2_do_delay_master_inc_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 0.642ns (6.629%)  route 9.043ns (93.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.674     1.674    sys_clk
    SLICE_X102Y138       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y138       FDRE (Prop_fdre_C_Q)         0.518     2.192 r  videosoc_videosoc_interface_dat_w_reg[1]/Q
                         net (fo=103, routed)         9.043    11.236    p_0_in226_in
    SLICE_X161Y147       LUT3 (Prop_lut3_I1_O)        0.124    11.360 r  s7datacapture2_do_delay_master_inc_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    11.360    s7datacapture2_do_delay_master_inc_toggle_i_i_1_n_0
    SLICE_X161Y147       FDRE                                         r  s7datacapture2_do_delay_master_inc_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.714    11.714    sys_clk
    SLICE_X161Y147       FDRE                                         r  s7datacapture2_do_delay_master_inc_toggle_i_reg/C
                         clock pessimism              0.080    11.794    
                         clock uncertainty           -0.057    11.738    
    SLICE_X161Y147       FDRE (Setup_fdre_C_D)        0.029    11.767    s7datacapture2_do_delay_master_inc_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.901ns  (logic 0.518ns (5.232%)  route 9.383ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.674     1.674    sys_clk
    SLICE_X102Y138       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y138       FDRE (Prop_fdre_C_Q)         0.518     2.192 r  videosoc_videosoc_interface_dat_w_reg[1]/Q
                         net (fo=103, routed)         9.383    11.575    p_0_in226_in
    SLICE_X162Y48        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        2.061    12.061    sys_clk
    SLICE_X162Y48        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[9]/C
                         clock pessimism              0.008    12.069    
                         clock uncertainty           -0.057    12.012    
    SLICE_X162Y48        FDRE (Setup_fdre_C_D)       -0.028    11.984    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[9]
  -------------------------------------------------------------------
                         required time                         11.984    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s7datacapture1_do_delay_master_inc_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 0.642ns (6.641%)  route 9.025ns (93.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.674     1.674    sys_clk
    SLICE_X102Y138       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y138       FDRE (Prop_fdre_C_Q)         0.518     2.192 r  videosoc_videosoc_interface_dat_w_reg[1]/Q
                         net (fo=103, routed)         9.025    11.218    p_0_in226_in
    SLICE_X162Y142       LUT3 (Prop_lut3_I1_O)        0.124    11.342 r  s7datacapture1_do_delay_master_inc_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    11.342    s7datacapture1_do_delay_master_inc_toggle_i_i_1_n_0
    SLICE_X162Y142       FDRE                                         r  s7datacapture1_do_delay_master_inc_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.712    11.712    sys_clk
    SLICE_X162Y142       FDRE                                         r  s7datacapture1_do_delay_master_inc_toggle_i_reg/C
                         clock pessimism              0.080    11.792    
                         clock uncertainty           -0.057    11.736    
    SLICE_X162Y142       FDRE (Setup_fdre_C_D)        0.081    11.817    s7datacapture1_do_delay_master_inc_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         11.817    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 videosoc_controllerinjector_bankmachine4_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_choose_req_grant_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 3.135ns (33.238%)  route 6.297ns (66.762%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.680     1.680    sys_clk
    SLICE_X111Y137       FDRE                                         r  videosoc_controllerinjector_bankmachine4_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.419     2.099 r  videosoc_controllerinjector_bankmachine4_consume_reg[2]/Q
                         net (fo=25, routed)          0.911     3.010    storage_6_reg_0_7_6_11/ADDRB2
    SLICE_X108Y137       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.332 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.129     4.462    p_0_in2_in[0]
    SLICE_X107Y141       LUT6 (Prop_lut6_I1_O)        0.348     4.810 r  bankmachine4_state[2]_i_15/O
                         net (fo=1, routed)           0.000     4.810    bankmachine4_state[2]_i_15_n_0
    SLICE_X107Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  bankmachine4_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.342    bankmachine4_state_reg[2]_i_10_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.613 f  bankmachine4_state_reg[2]_i_8/CO[0]
                         net (fo=3, routed)           0.688     6.301    videosoc_controllerinjector_bankmachine4_hit
    SLICE_X119Y142       LUT6 (Prop_lut6_I3_O)        0.373     6.674 r  videosoc_controllerinjector_bankmachine4_count[2]_i_5/O
                         net (fo=4, routed)           0.626     7.300    videosoc_controllerinjector_bankmachine4_count[2]_i_5_n_0
    SLICE_X126Y142       LUT6 (Prop_lut6_I3_O)        0.124     7.424 f  videosoc_controllerinjector_bankmachine3_consume[2]_i_7/O
                         net (fo=9, routed)           0.925     8.349    videosoc_controllerinjector_bankmachine3_consume[2]_i_7_n_0
    SLICE_X132Y141       LUT2 (Prop_lut2_I1_O)        0.150     8.499 r  videosoc_controllerinjector_choose_req_grant[2]_i_24/O
                         net (fo=5, routed)           0.729     9.228    videosoc_controllerinjector_choose_req_grant[2]_i_24_n_0
    SLICE_X131Y141       LUT6 (Prop_lut6_I1_O)        0.348     9.576 r  videosoc_controllerinjector_choose_req_grant[2]_i_15/O
                         net (fo=1, routed)           0.816    10.391    videosoc_controllerinjector_choose_req_grant[2]_i_15_n_0
    SLICE_X132Y141       LUT6 (Prop_lut6_I2_O)        0.124    10.515 r  videosoc_controllerinjector_choose_req_grant[2]_i_4/O
                         net (fo=3, routed)           0.473    10.988    videosoc_controllerinjector_choose_req_grant[2]_i_4_n_0
    SLICE_X133Y142       LUT6 (Prop_lut6_I4_O)        0.124    11.112 r  videosoc_controllerinjector_choose_req_grant[0]_i_1/O
                         net (fo=1, routed)           0.000    11.112    videosoc_controllerinjector_choose_req_grant[0]_i_1_n_0
    SLICE_X133Y142       FDRE                                         r  videosoc_controllerinjector_choose_req_grant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.569    11.569    sys_clk
    SLICE_X133Y142       FDRE                                         r  videosoc_controllerinjector_choose_req_grant_reg[0]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X133Y142       FDRE (Setup_fdre_C_D)        0.029    11.622    videosoc_controllerinjector_choose_req_grant_reg[0]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 videosoc_controllerinjector_bankmachine4_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 3.135ns (33.295%)  route 6.281ns (66.705%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.680     1.680    sys_clk
    SLICE_X111Y137       FDRE                                         r  videosoc_controllerinjector_bankmachine4_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.419     2.099 r  videosoc_controllerinjector_bankmachine4_consume_reg[2]/Q
                         net (fo=25, routed)          0.911     3.010    storage_6_reg_0_7_6_11/ADDRB2
    SLICE_X108Y137       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.322     3.332 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.129     4.462    p_0_in2_in[0]
    SLICE_X107Y141       LUT6 (Prop_lut6_I1_O)        0.348     4.810 r  bankmachine4_state[2]_i_15/O
                         net (fo=1, routed)           0.000     4.810    bankmachine4_state[2]_i_15_n_0
    SLICE_X107Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.342 r  bankmachine4_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.342    bankmachine4_state_reg[2]_i_10_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.613 f  bankmachine4_state_reg[2]_i_8/CO[0]
                         net (fo=3, routed)           0.688     6.301    videosoc_controllerinjector_bankmachine4_hit
    SLICE_X119Y142       LUT6 (Prop_lut6_I3_O)        0.373     6.674 r  videosoc_controllerinjector_bankmachine4_count[2]_i_5/O
                         net (fo=4, routed)           0.626     7.300    videosoc_controllerinjector_bankmachine4_count[2]_i_5_n_0
    SLICE_X126Y142       LUT6 (Prop_lut6_I3_O)        0.124     7.424 f  videosoc_controllerinjector_bankmachine3_consume[2]_i_7/O
                         net (fo=9, routed)           0.925     8.349    videosoc_controllerinjector_bankmachine3_consume[2]_i_7_n_0
    SLICE_X132Y141       LUT2 (Prop_lut2_I1_O)        0.150     8.499 r  videosoc_controllerinjector_choose_req_grant[2]_i_24/O
                         net (fo=5, routed)           0.729     9.228    videosoc_controllerinjector_choose_req_grant[2]_i_24_n_0
    SLICE_X131Y141       LUT6 (Prop_lut6_I1_O)        0.348     9.576 r  videosoc_controllerinjector_choose_req_grant[2]_i_15/O
                         net (fo=1, routed)           0.816    10.391    videosoc_controllerinjector_choose_req_grant[2]_i_15_n_0
    SLICE_X132Y141       LUT6 (Prop_lut6_I2_O)        0.124    10.515 r  videosoc_controllerinjector_choose_req_grant[2]_i_4/O
                         net (fo=3, routed)           0.457    10.972    videosoc_controllerinjector_choose_req_grant[2]_i_4_n_0
    SLICE_X134Y142       LUT3 (Prop_lut3_I1_O)        0.124    11.096 r  videosoc_controllerinjector_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    11.096    videosoc_controllerinjector_choose_req_grant[1]_i_1_n_0
    SLICE_X134Y142       FDRE                                         r  videosoc_controllerinjector_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.569    11.569    sys_clk
    SLICE_X134Y142       FDRE                                         r  videosoc_controllerinjector_choose_req_grant_reg[1]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X134Y142       FDRE (Setup_fdre_C_D)        0.032    11.625    videosoc_controllerinjector_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_ddrphy_storage_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 0.642ns (6.719%)  route 8.912ns (93.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 11.711 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.674     1.674    sys_clk
    SLICE_X102Y138       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y138       FDRE (Prop_fdre_C_Q)         0.518     2.192 r  videosoc_videosoc_interface_dat_w_reg[1]/Q
                         net (fo=103, routed)         8.912    11.105    p_0_in226_in
    SLICE_X159Y143       LUT5 (Prop_lut5_I0_O)        0.124    11.229 r  videosoc_ddrphy_storage_full[1]_i_1/O
                         net (fo=1, routed)           0.000    11.229    videosoc_ddrphy_storage_full[1]_i_1_n_0
    SLICE_X159Y143       FDRE                                         r  videosoc_ddrphy_storage_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.711    11.711    sys_clk
    SLICE_X159Y143       FDRE                                         r  videosoc_ddrphy_storage_full_reg[1]/C
                         clock pessimism              0.080    11.791    
                         clock uncertainty           -0.057    11.735    
    SLICE_X159Y143       FDRE (Setup_fdre_C_D)        0.031    11.766    videosoc_ddrphy_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_videosoc_value_status_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.478ns (5.591%)  route 8.071ns (94.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.821     1.821    sys_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.478     2.299 r  FDPE_1/Q
                         net (fo=3187, routed)        8.071    10.370    sys_rst
    SLICE_X131Y110       FDRE                                         r  videosoc_videosoc_value_status_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.568    11.568    sys_clk
    SLICE_X131Y110       FDRE                                         r  videosoc_videosoc_value_status_reg[26]/C
                         clock pessimism              0.000    11.568    
                         clock uncertainty           -0.057    11.512    
    SLICE_X131Y110       FDRE (Setup_fdre_C_R)       -0.600    10.912    videosoc_videosoc_value_status_reg[26]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_phaseinjector3_wrdata_storage_full_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 0.456ns (4.941%)  route 8.773ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.683     1.683    sys_clk
    SLICE_X122Y113       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y113       FDRE (Prop_fdre_C_Q)         0.456     2.139 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=90, routed)          8.773    10.912    p_0_in222_in
    SLICE_X153Y155       FDRE                                         r  videosoc_controllerinjector_phaseinjector3_wrdata_storage_full_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.626    11.626    sys_clk
    SLICE_X153Y155       FDRE                                         r  videosoc_controllerinjector_phaseinjector3_wrdata_storage_full_reg[27]/C
                         clock pessimism              0.000    11.626    
                         clock uncertainty           -0.057    11.569    
    SLICE_X153Y155       FDRE (Setup_fdre_C_D)       -0.067    11.502    videosoc_controllerinjector_phaseinjector3_wrdata_storage_full_reg[27]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_controllerinjector_phaseinjector2_wrdata_storage_full_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.456ns (4.953%)  route 8.751ns (95.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.683     1.683    sys_clk
    SLICE_X122Y113       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y113       FDRE (Prop_fdre_C_Q)         0.456     2.139 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=90, routed)          8.751    10.890    p_0_in222_in
    SLICE_X146Y154       FDRE                                         r  videosoc_controllerinjector_phaseinjector2_wrdata_storage_full_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.625    11.625    sys_clk
    SLICE_X146Y154       FDRE                                         r  videosoc_controllerinjector_phaseinjector2_wrdata_storage_full_reg[19]/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.057    11.568    
    SLICE_X146Y154       FDRE (Setup_fdre_C_D)       -0.045    11.523    videosoc_controllerinjector_phaseinjector2_wrdata_storage_full_reg[19]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  0.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.590     0.590    sys_clk
    SLICE_X125Y115       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.949    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.859     0.859    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.590     0.590    sys_clk
    SLICE_X125Y115       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.949    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.859     0.859    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.590     0.590    sys_clk
    SLICE_X125Y115       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.949    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.859     0.859    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.590     0.590    sys_clk
    SLICE_X125Y115       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.949    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.859     0.859    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.590     0.590    sys_clk
    SLICE_X125Y115       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.949    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.859     0.859    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.590     0.590    sys_clk
    SLICE_X125Y115       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.949    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.859     0.859    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y115       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y115       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.590     0.590    sys_clk
    SLICE_X125Y115       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.949    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y115       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.859     0.859    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y115       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y115       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.913    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.590     0.590    sys_clk
    SLICE_X125Y115       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y115       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.949    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y115       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.859     0.859    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y115       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X124Y115       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.913    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 new_master_rdata_valid18_reg_r/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid19_reg_r/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.157%)  route 0.260ns (64.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.592     0.592    sys_clk
    SLICE_X130Y155       FDRE                                         r  new_master_rdata_valid18_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y155       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  new_master_rdata_valid18_reg_r/Q
                         net (fo=2, routed)           0.260     0.993    new_master_rdata_valid18_reg_r_n_0
    SLICE_X129Y148       FDRE                                         r  new_master_rdata_valid19_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.866     0.866    sys_clk
    SLICE_X129Y148       FDRE                                         r  new_master_rdata_valid19_reg_r/C
                         clock pessimism              0.000     0.866    
    SLICE_X129Y148       FDRE (Hold_fdre_C_D)         0.070     0.936    new_master_rdata_valid19_reg_r
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/i_adr_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tag_mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.059%)  route 0.227ns (54.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.573     0.573    lm32_cpu/instruction_unit/out
    SLICE_X103Y125       FDRE                                         r  lm32_cpu/instruction_unit/i_adr_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.141     0.714 r  lm32_cpu/instruction_unit/i_adr_o_reg[15]/Q
                         net (fo=1, routed)           0.054     0.768    lm32_cpu/load_store_unit/i_adr_o_reg[31][11]
    SLICE_X102Y125       LUT5 (Prop_lut5_I4_O)        0.045     0.813 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.173     0.985    videosoc_tag_port_dat_w[2]
    RAMB18_X6Y50         RAMB18E1                                     r  tag_mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.886     0.886    sys_clk
    RAMB18_X6Y50         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.632    
    RAMB18_X6Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.928    tag_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y47      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y48      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y42     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y42     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y22     memdat_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y115   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y115   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y115   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y115   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y115   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y115   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y119   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y119   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y119   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y119   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y119   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y119   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.257 (r) | FAST    |     3.329 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     2.463 (r) | SLOW    |    -0.396 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     5.839 (r) | SLOW    |    -2.397 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.514 (r) | SLOW    |    -0.029 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     2.050 (r) | SLOW    |    -0.200 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     6.622 (r) | SLOW    |    -2.578 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     6.397 (r) | SLOW    |    -2.381 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    11.158 (r) | SLOW    |    -3.157 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                        |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      7.346 (r) | SLOW    |      1.907 (r) | FAST    |                        |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.728 (r) | SLOW    |      1.614 (r) | FAST    |                        |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.894 (r) | SLOW    |      1.693 (r) | FAST    |                        |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      7.508 (r) | SLOW    |      2.002 (r) | FAST    |                        |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.658 (r) | SLOW    |      2.069 (r) | FAST    |                        |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.882 (r) | SLOW    |      1.686 (r) | FAST    |                        |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      7.358 (r) | SLOW    |      1.922 (r) | FAST    |                        |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      7.044 (r) | SLOW    |      1.756 (r) | FAST    |                        |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.808 (r) | SLOW    |      2.121 (r) | FAST    |                        |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      8.705 (r) | SLOW    |      2.525 (r) | FAST    |                        |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.958 (r) | SLOW    |      2.175 (r) | FAST    |                        |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      8.263 (r) | SLOW    |      2.331 (r) | FAST    |                        |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.763 (r) | SLOW    |      2.530 (r) | FAST    |                        |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.475 (r) | SLOW    |      2.439 (r) | FAST    |                        |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      8.413 (r) | SLOW    |      2.389 (r) | FAST    |                        |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.467 (r) | SLOW    |      2.424 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      7.205 (r) | SLOW    |      1.831 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      8.564 (r) | SLOW    |      2.434 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      7.206 (r) | SLOW    |      1.833 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      8.565 (r) | SLOW    |      2.431 (r) | FAST    |                        |
sys_clk             | eth_mdc          | FDRE           | -     |     12.263 (r) | SLOW    |      4.727 (r) | FAST    |                        |
sys_clk             | eth_mdio         | FDRE           | -     |     12.447 (r) | SLOW    |      4.598 (r) | FAST    |                        |
sys_clk             | eth_rst_n        | FDRE           | -     |     12.062 (r) | SLOW    |      3.670 (r) | FAST    |                        |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     11.445 (r) | SLOW    |      4.259 (r) | FAST    |                        |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.112 (r) | SLOW    |      2.343 (r) | FAST    |                        |
sys_clk             | oled_dc          | FDRE           | -     |     12.423 (r) | SLOW    |      4.676 (r) | FAST    |                        |
sys_clk             | oled_res         | FDRE           | -     |     10.693 (r) | SLOW    |      3.750 (r) | FAST    |                        |
sys_clk             | oled_sclk        | FDRE           | -     |     10.426 (r) | SLOW    |      3.523 (r) | FAST    |                        |
sys_clk             | oled_sdin        | FDRE           | -     |     10.320 (r) | SLOW    |      3.497 (r) | FAST    |                        |
sys_clk             | oled_vbat        | FDRE           | -     |     12.517 (r) | SLOW    |      4.711 (r) | FAST    |                        |
sys_clk             | oled_vdd         | FDRE           | -     |     12.586 (r) | SLOW    |      4.755 (r) | FAST    |                        |
sys_clk             | serial_tx        | FDSE           | -     |     10.179 (r) | SLOW    |      3.476 (r) | FAST    |                        |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     13.500 (r) | SLOW    |      4.859 (r) | FAST    |                        |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     12.912 (r) | SLOW    |      4.535 (r) | FAST    |                        |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.190 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.691 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         4.261 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.504 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         4.364 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.087 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         3.064 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         2.224 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.783 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.123 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         3.507 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         6.191 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.625 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.751 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.841 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.851 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.832 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         4.638 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         2.841 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.634 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.034 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.346 (r) | SLOW    |   1.907 (r) | FAST    |    0.618 |
ddram_dq[1]        |   6.728 (r) | SLOW    |   1.614 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.894 (r) | SLOW    |   1.693 (r) | FAST    |    0.166 |
ddram_dq[3]        |   7.508 (r) | SLOW    |   2.002 (r) | FAST    |    0.780 |
ddram_dq[4]        |   7.658 (r) | SLOW    |   2.069 (r) | FAST    |    0.930 |
ddram_dq[5]        |   6.882 (r) | SLOW    |   1.686 (r) | FAST    |    0.153 |
ddram_dq[6]        |   7.358 (r) | SLOW    |   1.922 (r) | FAST    |    0.630 |
ddram_dq[7]        |   7.044 (r) | SLOW    |   1.756 (r) | FAST    |    0.315 |
ddram_dq[8]        |   7.808 (r) | SLOW    |   2.121 (r) | FAST    |    1.080 |
ddram_dq[9]        |   8.705 (r) | SLOW    |   2.525 (r) | FAST    |    1.977 |
ddram_dq[10]       |   7.958 (r) | SLOW    |   2.175 (r) | FAST    |    1.230 |
ddram_dq[11]       |   8.263 (r) | SLOW    |   2.331 (r) | FAST    |    1.535 |
ddram_dq[12]       |   8.763 (r) | SLOW    |   2.530 (r) | FAST    |    2.034 |
ddram_dq[13]       |   8.475 (r) | SLOW    |   2.439 (r) | FAST    |    1.747 |
ddram_dq[14]       |   8.413 (r) | SLOW    |   2.389 (r) | FAST    |    1.685 |
ddram_dq[15]       |   8.467 (r) | SLOW    |   2.424 (r) | FAST    |    1.739 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.763 (r) | SLOW    |   1.614 (r) | FAST    |    2.034 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.360 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.205 (r) | SLOW    |   1.831 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.564 (r) | SLOW    |   2.434 (r) | FAST    |    1.359 |
ddram_dqs_p[0]     |   7.206 (r) | SLOW    |   1.833 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.565 (r) | SLOW    |   2.431 (r) | FAST    |    1.360 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.565 (r) | SLOW    |   1.831 (r) | FAST    |    1.360 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




