
libertyMestre.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008684  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f9c  08008794  08008794  00018794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009730  08009730  00020220  2**0
                  CONTENTS
  4 .ARM          00000000  08009730  08009730  00020220  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009730  08009730  00020220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009730  08009730  00019730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009734  08009734  00019734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08009738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002e1c  20000220  08009958  00020220  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000303c  08009958  0002303c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ccea  00000000  00000000  00020249  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003ad9  00000000  00000000  0003cf33  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018f0  00000000  00000000  00040a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001770  00000000  00000000  00042300  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000047b5  00000000  00000000  00043a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013ade  00000000  00000000  00048225  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009a53f  00000000  00000000  0005bd03  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f6242  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d7c  00000000  00000000  000f62c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000220 	.word	0x20000220
 800012c:	00000000 	.word	0x00000000
 8000130:	0800877c 	.word	0x0800877c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000224 	.word	0x20000224
 800014c:	0800877c 	.word	0x0800877c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000164:	f003 fcb4 	bl	8003ad0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000168:	f000 f854 	bl	8000214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016c:	f000 f8f8 	bl	8000360 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000170:	f000 f8c0 	bl	80002f4 <MX_SPI2_Init>
  MX_I2C2_Init();
 8000174:	f000 f890 	bl	8000298 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  configNetwork();
 8000178:	f001 fcb6 	bl	8001ae8 <configNetwork>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800017c:	f005 fc2c 	bl	80059d8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ethernetTask */
  ethernetTaskHandle = osThreadNew(StartEthernet, NULL, &ethernetTask_attributes);
 8000180:	4a15      	ldr	r2, [pc, #84]	; (80001d8 <main+0x78>)
 8000182:	2100      	movs	r1, #0
 8000184:	4815      	ldr	r0, [pc, #84]	; (80001dc <main+0x7c>)
 8000186:	f005 fc8d 	bl	8005aa4 <osThreadNew>
 800018a:	4602      	mov	r2, r0
 800018c:	4b14      	ldr	r3, [pc, #80]	; (80001e0 <main+0x80>)
 800018e:	601a      	str	r2, [r3, #0]

  /* creation of readInput1Task */
  readInput1TaskHandle = osThreadNew(StartReadInput1, NULL, &readInput1Task_attributes);
 8000190:	4a14      	ldr	r2, [pc, #80]	; (80001e4 <main+0x84>)
 8000192:	2100      	movs	r1, #0
 8000194:	4814      	ldr	r0, [pc, #80]	; (80001e8 <main+0x88>)
 8000196:	f005 fc85 	bl	8005aa4 <osThreadNew>
 800019a:	4602      	mov	r2, r0
 800019c:	4b13      	ldr	r3, [pc, #76]	; (80001ec <main+0x8c>)
 800019e:	601a      	str	r2, [r3, #0]

  /* creation of readInput2Task */
  readInput2TaskHandle = osThreadNew(StartReadInput2, NULL, &readInput2Task_attributes);
 80001a0:	4a13      	ldr	r2, [pc, #76]	; (80001f0 <main+0x90>)
 80001a2:	2100      	movs	r1, #0
 80001a4:	4813      	ldr	r0, [pc, #76]	; (80001f4 <main+0x94>)
 80001a6:	f005 fc7d 	bl	8005aa4 <osThreadNew>
 80001aa:	4602      	mov	r2, r0
 80001ac:	4b12      	ldr	r3, [pc, #72]	; (80001f8 <main+0x98>)
 80001ae:	601a      	str	r2, [r3, #0]

  /* creation of readInput3Task */
  readInput3TaskHandle = osThreadNew(StartReadInput3, NULL, &readInput3Task_attributes);
 80001b0:	4a12      	ldr	r2, [pc, #72]	; (80001fc <main+0x9c>)
 80001b2:	2100      	movs	r1, #0
 80001b4:	4812      	ldr	r0, [pc, #72]	; (8000200 <main+0xa0>)
 80001b6:	f005 fc75 	bl	8005aa4 <osThreadNew>
 80001ba:	4602      	mov	r2, r0
 80001bc:	4b11      	ldr	r3, [pc, #68]	; (8000204 <main+0xa4>)
 80001be:	601a      	str	r2, [r3, #0]

  /* creation of readInput4Task */
  readInput4TaskHandle = osThreadNew(StartReadInput4, NULL, &readInput4Task_attributes);
 80001c0:	4a11      	ldr	r2, [pc, #68]	; (8000208 <main+0xa8>)
 80001c2:	2100      	movs	r1, #0
 80001c4:	4811      	ldr	r0, [pc, #68]	; (800020c <main+0xac>)
 80001c6:	f005 fc6d 	bl	8005aa4 <osThreadNew>
 80001ca:	4602      	mov	r2, r0
 80001cc:	4b10      	ldr	r3, [pc, #64]	; (8000210 <main+0xb0>)
 80001ce:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80001d0:	f005 fc34 	bl	8005a3c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001d4:	e7fe      	b.n	80001d4 <main+0x74>
 80001d6:	bf00      	nop
 80001d8:	08009558 	.word	0x08009558
 80001dc:	08001f21 	.word	0x08001f21
 80001e0:	20002e34 	.word	0x20002e34
 80001e4:	0800957c 	.word	0x0800957c
 80001e8:	08001f75 	.word	0x08001f75
 80001ec:	20001e0c 	.word	0x20001e0c
 80001f0:	080095a0 	.word	0x080095a0
 80001f4:	08001fcd 	.word	0x08001fcd
 80001f8:	20002e30 	.word	0x20002e30
 80001fc:	080095c4 	.word	0x080095c4
 8000200:	08002025 	.word	0x08002025
 8000204:	20002e18 	.word	0x20002e18
 8000208:	080095e8 	.word	0x080095e8
 800020c:	08002089 	.word	0x08002089
 8000210:	20001de8 	.word	0x20001de8

08000214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b090      	sub	sp, #64	; 0x40
 8000218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021a:	f107 0318 	add.w	r3, r7, #24
 800021e:	2228      	movs	r2, #40	; 0x28
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f008 f8d3 	bl	80083ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000228:	1d3b      	adds	r3, r7, #4
 800022a:	2200      	movs	r2, #0
 800022c:	601a      	str	r2, [r3, #0]
 800022e:	605a      	str	r2, [r3, #4]
 8000230:	609a      	str	r2, [r3, #8]
 8000232:	60da      	str	r2, [r3, #12]
 8000234:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000236:	2302      	movs	r3, #2
 8000238:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023a:	2301      	movs	r3, #1
 800023c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023e:	2310      	movs	r3, #16
 8000240:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000242:	2302      	movs	r3, #2
 8000244:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000246:	2300      	movs	r3, #0
 8000248:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800024a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800024e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000250:	f107 0318 	add.w	r3, r7, #24
 8000254:	4618      	mov	r0, r3
 8000256:	f004 fa5d 	bl	8004714 <HAL_RCC_OscConfig>
 800025a:	4603      	mov	r3, r0
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000260:	f001 ff50 	bl	8002104 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000264:	230f      	movs	r3, #15
 8000266:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000268:	2302      	movs	r3, #2
 800026a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000270:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	2102      	movs	r1, #2
 800027e:	4618      	mov	r0, r3
 8000280:	f004 fcc8 	bl	8004c14 <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800028a:	f001 ff3b 	bl	8002104 <Error_Handler>
  }
}
 800028e:	bf00      	nop
 8000290:	3740      	adds	r7, #64	; 0x40
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800029c:	4b12      	ldr	r3, [pc, #72]	; (80002e8 <MX_I2C2_Init+0x50>)
 800029e:	4a13      	ldr	r2, [pc, #76]	; (80002ec <MX_I2C2_Init+0x54>)
 80002a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80002a2:	4b11      	ldr	r3, [pc, #68]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002a4:	4a12      	ldr	r2, [pc, #72]	; (80002f0 <MX_I2C2_Init+0x58>)
 80002a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002a8:	4b0f      	ldr	r3, [pc, #60]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80002ae:	4b0e      	ldr	r3, [pc, #56]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002b4:	4b0c      	ldr	r3, [pc, #48]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80002ba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002bc:	4b0a      	ldr	r3, [pc, #40]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002be:	2200      	movs	r2, #0
 80002c0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80002c2:	4b09      	ldr	r3, [pc, #36]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002c8:	4b07      	ldr	r3, [pc, #28]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002ce:	4b06      	ldr	r3, [pc, #24]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80002d4:	4804      	ldr	r0, [pc, #16]	; (80002e8 <MX_I2C2_Init+0x50>)
 80002d6:	f004 f8e5 	bl	80044a4 <HAL_I2C_Init>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80002e0:	f001 ff10 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80002e4:	bf00      	nop
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	20001d8c 	.word	0x20001d8c
 80002ec:	40005800 	.word	0x40005800
 80002f0:	000186a0 	.word	0x000186a0

080002f4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80002f8:	4b17      	ldr	r3, [pc, #92]	; (8000358 <MX_SPI2_Init+0x64>)
 80002fa:	4a18      	ldr	r2, [pc, #96]	; (800035c <MX_SPI2_Init+0x68>)
 80002fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80002fe:	4b16      	ldr	r3, [pc, #88]	; (8000358 <MX_SPI2_Init+0x64>)
 8000300:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000304:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000306:	4b14      	ldr	r3, [pc, #80]	; (8000358 <MX_SPI2_Init+0x64>)
 8000308:	2200      	movs	r2, #0
 800030a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800030c:	4b12      	ldr	r3, [pc, #72]	; (8000358 <MX_SPI2_Init+0x64>)
 800030e:	2200      	movs	r2, #0
 8000310:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000312:	4b11      	ldr	r3, [pc, #68]	; (8000358 <MX_SPI2_Init+0x64>)
 8000314:	2200      	movs	r2, #0
 8000316:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000318:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <MX_SPI2_Init+0x64>)
 800031a:	2200      	movs	r2, #0
 800031c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800031e:	4b0e      	ldr	r3, [pc, #56]	; (8000358 <MX_SPI2_Init+0x64>)
 8000320:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000324:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000326:	4b0c      	ldr	r3, [pc, #48]	; (8000358 <MX_SPI2_Init+0x64>)
 8000328:	2218      	movs	r2, #24
 800032a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800032c:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <MX_SPI2_Init+0x64>)
 800032e:	2200      	movs	r2, #0
 8000330:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000332:	4b09      	ldr	r3, [pc, #36]	; (8000358 <MX_SPI2_Init+0x64>)
 8000334:	2200      	movs	r2, #0
 8000336:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <MX_SPI2_Init+0x64>)
 800033a:	2200      	movs	r2, #0
 800033c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800033e:	4b06      	ldr	r3, [pc, #24]	; (8000358 <MX_SPI2_Init+0x64>)
 8000340:	220a      	movs	r2, #10
 8000342:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000344:	4804      	ldr	r0, [pc, #16]	; (8000358 <MX_SPI2_Init+0x64>)
 8000346:	f004 fe31 	bl	8004fac <HAL_SPI_Init>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000350:	f001 fed8 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000354:	bf00      	nop
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20001d34 	.word	0x20001d34
 800035c:	40003800 	.word	0x40003800

08000360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b08a      	sub	sp, #40	; 0x28
 8000364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000366:	f107 0314 	add.w	r3, r7, #20
 800036a:	2200      	movs	r2, #0
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	605a      	str	r2, [r3, #4]
 8000370:	609a      	str	r2, [r3, #8]
 8000372:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000374:	4b55      	ldr	r3, [pc, #340]	; (80004cc <MX_GPIO_Init+0x16c>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	4a54      	ldr	r2, [pc, #336]	; (80004cc <MX_GPIO_Init+0x16c>)
 800037a:	f043 0310 	orr.w	r3, r3, #16
 800037e:	6193      	str	r3, [r2, #24]
 8000380:	4b52      	ldr	r3, [pc, #328]	; (80004cc <MX_GPIO_Init+0x16c>)
 8000382:	699b      	ldr	r3, [r3, #24]
 8000384:	f003 0310 	and.w	r3, r3, #16
 8000388:	613b      	str	r3, [r7, #16]
 800038a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800038c:	4b4f      	ldr	r3, [pc, #316]	; (80004cc <MX_GPIO_Init+0x16c>)
 800038e:	699b      	ldr	r3, [r3, #24]
 8000390:	4a4e      	ldr	r2, [pc, #312]	; (80004cc <MX_GPIO_Init+0x16c>)
 8000392:	f043 0320 	orr.w	r3, r3, #32
 8000396:	6193      	str	r3, [r2, #24]
 8000398:	4b4c      	ldr	r3, [pc, #304]	; (80004cc <MX_GPIO_Init+0x16c>)
 800039a:	699b      	ldr	r3, [r3, #24]
 800039c:	f003 0320 	and.w	r3, r3, #32
 80003a0:	60fb      	str	r3, [r7, #12]
 80003a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a4:	4b49      	ldr	r3, [pc, #292]	; (80004cc <MX_GPIO_Init+0x16c>)
 80003a6:	699b      	ldr	r3, [r3, #24]
 80003a8:	4a48      	ldr	r2, [pc, #288]	; (80004cc <MX_GPIO_Init+0x16c>)
 80003aa:	f043 0304 	orr.w	r3, r3, #4
 80003ae:	6193      	str	r3, [r2, #24]
 80003b0:	4b46      	ldr	r3, [pc, #280]	; (80004cc <MX_GPIO_Init+0x16c>)
 80003b2:	699b      	ldr	r3, [r3, #24]
 80003b4:	f003 0304 	and.w	r3, r3, #4
 80003b8:	60bb      	str	r3, [r7, #8]
 80003ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003bc:	4b43      	ldr	r3, [pc, #268]	; (80004cc <MX_GPIO_Init+0x16c>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	4a42      	ldr	r2, [pc, #264]	; (80004cc <MX_GPIO_Init+0x16c>)
 80003c2:	f043 0308 	orr.w	r3, r3, #8
 80003c6:	6193      	str	r3, [r2, #24]
 80003c8:	4b40      	ldr	r3, [pc, #256]	; (80004cc <MX_GPIO_Init+0x16c>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	f003 0308 	and.w	r3, r3, #8
 80003d0:	607b      	str	r3, [r7, #4]
 80003d2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT1_OP9_Pin|OUT1_OP10_Pin, GPIO_PIN_RESET);
 80003d4:	2200      	movs	r2, #0
 80003d6:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80003da:	483d      	ldr	r0, [pc, #244]	; (80004d0 <MX_GPIO_Init+0x170>)
 80003dc:	f004 f849 	bl	8004472 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_LED1_GPIO_Port, ON_LED1_Pin, GPIO_PIN_RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2102      	movs	r1, #2
 80003e4:	483b      	ldr	r0, [pc, #236]	; (80004d4 <MX_GPIO_Init+0x174>)
 80003e6:	f004 f844 	bl	8004472 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ON_BUZZ_Pin|GPIO_W5500_CS_Pin, GPIO_PIN_RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	f241 0101 	movw	r1, #4097	; 0x1001
 80003f0:	4839      	ldr	r0, [pc, #228]	; (80004d8 <MX_GPIO_Init+0x178>)
 80003f2:	f004 f83e 	bl	8004472 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Rst_GPIO_Port, Rst_Pin, GPIO_PIN_SET);
 80003f6:	2201      	movs	r2, #1
 80003f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003fc:	4837      	ldr	r0, [pc, #220]	; (80004dc <MX_GPIO_Init+0x17c>)
 80003fe:	f004 f838 	bl	8004472 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OUT1_OP9_Pin OUT1_OP10_Pin */
  GPIO_InitStruct.Pin = OUT1_OP9_Pin|OUT1_OP10_Pin;
 8000402:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000408:	2301      	movs	r3, #1
 800040a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040c:	2300      	movs	r3, #0
 800040e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000410:	2302      	movs	r3, #2
 8000412:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000414:	f107 0314 	add.w	r3, r7, #20
 8000418:	4619      	mov	r1, r3
 800041a:	482d      	ldr	r0, [pc, #180]	; (80004d0 <MX_GPIO_Init+0x170>)
 800041c:	f003 feb8 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pin : ON_LED1_Pin */
  GPIO_InitStruct.Pin = ON_LED1_Pin;
 8000420:	2302      	movs	r3, #2
 8000422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000424:	2301      	movs	r3, #1
 8000426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000428:	2300      	movs	r3, #0
 800042a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800042c:	2302      	movs	r3, #2
 800042e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ON_LED1_GPIO_Port, &GPIO_InitStruct);
 8000430:	f107 0314 	add.w	r3, r7, #20
 8000434:	4619      	mov	r1, r3
 8000436:	4827      	ldr	r0, [pc, #156]	; (80004d4 <MX_GPIO_Init+0x174>)
 8000438:	f003 feaa 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_OP4_Pin OUT1_OP3_Pin OUT1_OP2_Pin OUT1_OP1_Pin
                           OUT1_OP8_Pin OUT1_OP7_Pin OUT1_OP6_Pin OUT1_OP5_Pin */
  GPIO_InitStruct.Pin = OUT1_OP4_Pin|OUT1_OP3_Pin|OUT1_OP2_Pin|OUT1_OP1_Pin
 800043c:	23ff      	movs	r3, #255	; 0xff
 800043e:	617b      	str	r3, [r7, #20]
                          |OUT1_OP8_Pin|OUT1_OP7_Pin|OUT1_OP6_Pin|OUT1_OP5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000440:	2300      	movs	r3, #0
 8000442:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000444:	2300      	movs	r3, #0
 8000446:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000448:	f107 0314 	add.w	r3, r7, #20
 800044c:	4619      	mov	r1, r3
 800044e:	4823      	ldr	r0, [pc, #140]	; (80004dc <MX_GPIO_Init+0x17c>)
 8000450:	f003 fe9e 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pins : ON_BUZZ_Pin GPIO_W5500_CS_Pin */
  GPIO_InitStruct.Pin = ON_BUZZ_Pin|GPIO_W5500_CS_Pin;
 8000454:	f241 0301 	movw	r3, #4097	; 0x1001
 8000458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045a:	2301      	movs	r3, #1
 800045c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045e:	2300      	movs	r3, #0
 8000460:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000462:	2302      	movs	r3, #2
 8000464:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000466:	f107 0314 	add.w	r3, r7, #20
 800046a:	4619      	mov	r1, r3
 800046c:	481a      	ldr	r0, [pc, #104]	; (80004d8 <MX_GPIO_Init+0x178>)
 800046e:	f003 fe8f 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_OP12_Pin OUT1_OP11_Pin OUT1_OP15_Pin OUT1_OP16_Pin
                           OUT1_OP14_Pin OUT1_OP13_Pin */
  GPIO_InitStruct.Pin = OUT1_OP12_Pin|OUT1_OP11_Pin|OUT1_OP15_Pin|OUT1_OP16_Pin
 8000472:	237e      	movs	r3, #126	; 0x7e
 8000474:	617b      	str	r3, [r7, #20]
                          |OUT1_OP14_Pin|OUT1_OP13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000476:	2300      	movs	r3, #0
 8000478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047a:	2300      	movs	r3, #0
 800047c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800047e:	f107 0314 	add.w	r3, r7, #20
 8000482:	4619      	mov	r1, r3
 8000484:	4814      	ldr	r0, [pc, #80]	; (80004d8 <MX_GPIO_Init+0x178>)
 8000486:	f003 fe83 	bl	8004190 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rst_Pin */
  GPIO_InitStruct.Pin = Rst_Pin;
 800048a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800048e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000490:	2301      	movs	r3, #1
 8000492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000494:	2301      	movs	r3, #1
 8000496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000498:	2302      	movs	r3, #2
 800049a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Rst_GPIO_Port, &GPIO_InitStruct);
 800049c:	f107 0314 	add.w	r3, r7, #20
 80004a0:	4619      	mov	r1, r3
 80004a2:	480e      	ldr	r0, [pc, #56]	; (80004dc <MX_GPIO_Init+0x17c>)
 80004a4:	f003 fe74 	bl	8004190 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 80004a8:	4b0d      	ldr	r3, [pc, #52]	; (80004e0 <MX_GPIO_Init+0x180>)
 80004aa:	685b      	ldr	r3, [r3, #4]
 80004ac:	627b      	str	r3, [r7, #36]	; 0x24
 80004ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004b0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80004b4:	627b      	str	r3, [r7, #36]	; 0x24
 80004b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004bc:	627b      	str	r3, [r7, #36]	; 0x24
 80004be:	4a08      	ldr	r2, [pc, #32]	; (80004e0 <MX_GPIO_Init+0x180>)
 80004c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004c2:	6053      	str	r3, [r2, #4]

}
 80004c4:	bf00      	nop
 80004c6:	3728      	adds	r7, #40	; 0x28
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	40021000 	.word	0x40021000
 80004d0:	40011000 	.word	0x40011000
 80004d4:	40011400 	.word	0x40011400
 80004d8:	40010c00 	.word	0x40010c00
 80004dc:	40010800 	.word	0x40010800
 80004e0:	40010000 	.word	0x40010000

080004e4 <W5500_rxtx>:

/* USER CODE BEGIN 4 */
uint8_t W5500_rxtx(uint8_t data)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b086      	sub	sp, #24
 80004e8:	af02      	add	r7, sp, #8
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
	uint8_t rxdata;

	HAL_SPI_TransmitReceive(&hspi2, &data, &rxdata, 1, 50);
 80004ee:	f107 020f 	add.w	r2, r7, #15
 80004f2:	1df9      	adds	r1, r7, #7
 80004f4:	2332      	movs	r3, #50	; 0x32
 80004f6:	9300      	str	r3, [sp, #0]
 80004f8:	2301      	movs	r3, #1
 80004fa:	4804      	ldr	r0, [pc, #16]	; (800050c <W5500_rxtx+0x28>)
 80004fc:	f004 fdda 	bl	80050b4 <HAL_SPI_TransmitReceive>

	return (rxdata);
 8000500:	7bfb      	ldrb	r3, [r7, #15]
}
 8000502:	4618      	mov	r0, r3
 8000504:	3710      	adds	r7, #16
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20001d34 	.word	0x20001d34

08000510 <wizchip_select>:
/////////////////////////////////////////////////////////////////
// SPI Callback function for accessing WIZCHIP                 //
// WIZCHIP user should implement with your host spi peripheral //
/////////////////////////////////////////////////////////////////
void  wizchip_select(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	W5500_select();
 8000514:	2200      	movs	r2, #0
 8000516:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800051a:	4802      	ldr	r0, [pc, #8]	; (8000524 <wizchip_select+0x14>)
 800051c:	f003 ffa9 	bl	8004472 <HAL_GPIO_WritePin>
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40010c00 	.word	0x40010c00

08000528 <wizchip_deselect>:

void  wizchip_deselect(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
	W5500_release();
 800052c:	2201      	movs	r2, #1
 800052e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000532:	4802      	ldr	r0, [pc, #8]	; (800053c <wizchip_deselect+0x14>)
 8000534:	f003 ff9d 	bl	8004472 <HAL_GPIO_WritePin>
}
 8000538:	bf00      	nop
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40010c00 	.word	0x40010c00

08000540 <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	71fb      	strb	r3, [r7, #7]
	W5500_tx(wb);
 800054a:	79fb      	ldrb	r3, [r7, #7]
 800054c:	4618      	mov	r0, r3
 800054e:	f7ff ffc9 	bl	80004e4 <W5500_rxtx>
}
 8000552:	bf00      	nop
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}

0800055a <wizchip_read>:

uint8_t wizchip_read()
{
 800055a:	b580      	push	{r7, lr}
 800055c:	af00      	add	r7, sp, #0
   return W5500_rx();
 800055e:	20ff      	movs	r0, #255	; 0xff
 8000560:	f7ff ffc0 	bl	80004e4 <W5500_rxtx>
 8000564:	4603      	mov	r3, r0
}
 8000566:	4618      	mov	r0, r3
 8000568:	bd80      	pop	{r7, pc}
	...

0800056c <network_init>:

/////////////////////////////////////////////////////////////
// Intialize the network information to be used in WIZCHIP //
/////////////////////////////////////////////////////////////
void network_init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
   uint8_t tmpstr[6];

	ctlnetwork(CN_SET_NETINFO, (void*)&gWIZNETINFO);
 8000572:	4906      	ldr	r1, [pc, #24]	; (800058c <network_init+0x20>)
 8000574:	2000      	movs	r0, #0
 8000576:	f002 fef9 	bl	800336c <ctlnetwork>

	ctlwizchip(CW_GET_ID,(void*)tmpstr);
 800057a:	463b      	mov	r3, r7
 800057c:	4619      	mov	r1, r3
 800057e:	2008      	movs	r0, #8
 8000580:	f002 fe16 	bl	80031b0 <ctlwizchip>
}
 8000584:	bf00      	nop
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	20000004 	.word	0x20000004

08000590 <HTTP_reset>:
#define len(some) (sizeof(some)/sizeof(some[0]))

//http server

void HTTP_reset(uint8_t sockn)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	71fb      	strb	r3, [r7, #7]
    sentsize[sockn]=0;
 800059a:	79fb      	ldrb	r3, [r7, #7]
 800059c:	4a06      	ldr	r2, [pc, #24]	; (80005b8 <HTTP_reset+0x28>)
 800059e:	2100      	movs	r1, #0
 80005a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	http_state[sockn]=HTTP_IDLE;
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	4a05      	ldr	r2, [pc, #20]	; (80005bc <HTTP_reset+0x2c>)
 80005a8:	2100      	movs	r1, #0
 80005aa:	54d1      	strb	r1, [r2, r3]
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20002e38 	.word	0x20002e38
 80005bc:	20001e10 	.word	0x20001e10

080005c0 <tcp_http_mt>:

int32_t tcp_http_mt(uint8_t sn, uint8_t* buf, uint16_t port)
{
 80005c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c2:	b089      	sub	sp, #36	; 0x24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	6039      	str	r1, [r7, #0]
 80005ca:	71fb      	strb	r3, [r7, #7]
 80005cc:	4613      	mov	r3, r2
 80005ce:	80bb      	strh	r3, [r7, #4]
   int32_t ret;
   uint32_t size = 0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	61fb      	str	r3, [r7, #28]
   uint8_t flagHtmlGen = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	76fb      	strb	r3, [r7, #27]
   char *url,*p;
   uint16_t blocklen=0;
 80005d8:	2300      	movs	r3, #0
 80005da:	833b      	strh	r3, [r7, #24]

   switch(getSn_SR(sn))
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	009b      	lsls	r3, r3, #2
 80005e0:	3301      	adds	r3, #1
 80005e2:	00db      	lsls	r3, r3, #3
 80005e4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80005e8:	4618      	mov	r0, r3
 80005ea:	f002 fb0f 	bl	8002c0c <WIZCHIP_READ>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b1c      	cmp	r3, #28
 80005f2:	f201 8113 	bhi.w	800181c <tcp_http_mt+0x125c>
 80005f6:	a201      	add	r2, pc, #4	; (adr r2, 80005fc <tcp_http_mt+0x3c>)
 80005f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005fc:	080017f9 	.word	0x080017f9
 8000600:	0800181d 	.word	0x0800181d
 8000604:	0800181d 	.word	0x0800181d
 8000608:	0800181d 	.word	0x0800181d
 800060c:	0800181d 	.word	0x0800181d
 8000610:	0800181d 	.word	0x0800181d
 8000614:	0800181d 	.word	0x0800181d
 8000618:	0800181d 	.word	0x0800181d
 800061c:	0800181d 	.word	0x0800181d
 8000620:	0800181d 	.word	0x0800181d
 8000624:	0800181d 	.word	0x0800181d
 8000628:	0800181d 	.word	0x0800181d
 800062c:	0800181d 	.word	0x0800181d
 8000630:	0800181d 	.word	0x0800181d
 8000634:	0800181d 	.word	0x0800181d
 8000638:	0800181d 	.word	0x0800181d
 800063c:	0800181d 	.word	0x0800181d
 8000640:	0800181d 	.word	0x0800181d
 8000644:	0800181d 	.word	0x0800181d
 8000648:	080017db 	.word	0x080017db
 800064c:	0800181d 	.word	0x0800181d
 8000650:	0800181d 	.word	0x0800181d
 8000654:	0800181d 	.word	0x0800181d
 8000658:	08000671 	.word	0x08000671
 800065c:	0800181d 	.word	0x0800181d
 8000660:	0800181d 	.word	0x0800181d
 8000664:	0800181d 	.word	0x0800181d
 8000668:	0800181d 	.word	0x0800181d
 800066c:	080017bd 	.word	0x080017bd
   {
      case SOCK_ESTABLISHED :

         if(getSn_IR(sn) & Sn_IR_CON)
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	3301      	adds	r3, #1
 8000676:	00db      	lsls	r3, r3, #3
 8000678:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800067c:	4618      	mov	r0, r3
 800067e:	f002 fac5 	bl	8002c0c <WIZCHIP_READ>
 8000682:	4603      	mov	r3, r0
 8000684:	f003 0301 	and.w	r3, r3, #1
 8000688:	2b00      	cmp	r3, #0
 800068a:	d009      	beq.n	80006a0 <tcp_http_mt+0xe0>
         {
            setSn_IR(sn,Sn_IR_CON);
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	3301      	adds	r3, #1
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000698:	2101      	movs	r1, #1
 800069a:	4618      	mov	r0, r3
 800069c:	f002 fae6 	bl	8002c6c <WIZCHIP_WRITE>
         }

         if((size = getSn_RX_RSR(sn)) > 0)
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	4618      	mov	r0, r3
 80006a4:	f002 fbef 	bl	8002e86 <getSn_RX_RSR>
 80006a8:	4603      	mov	r3, r0
 80006aa:	61fb      	str	r3, [r7, #28]
 80006ac:	69fb      	ldr	r3, [r7, #28]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	f001 80b9 	beq.w	8001826 <tcp_http_mt+0x1266>
         {
            if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 80006b4:	69fb      	ldr	r3, [r7, #28]
 80006b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80006ba:	d902      	bls.n	80006c2 <tcp_http_mt+0x102>
 80006bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006c0:	61fb      	str	r3, [r7, #28]
            ret = recv(sn,buf,size);
 80006c2:	69fb      	ldr	r3, [r7, #28]
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	79fb      	ldrb	r3, [r7, #7]
 80006c8:	6839      	ldr	r1, [r7, #0]
 80006ca:	4618      	mov	r0, r3
 80006cc:	f002 f9e8 	bl	8002aa0 <recv>
 80006d0:	6178      	str	r0, [r7, #20]

            HTTP_reset(sn);
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff5b 	bl	8000590 <HTTP_reset>

            if(ret <= 0)
 80006da:	697b      	ldr	r3, [r7, #20]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	dc02      	bgt.n	80006e6 <tcp_http_mt+0x126>
            return ret;
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	f001 b8a8 	b.w	8001836 <tcp_http_mt+0x1276>

            url =(char*) buf + 4;
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	3304      	adds	r3, #4
 80006ea:	613b      	str	r3, [r7, #16]

            if((http_state[sn]==HTTP_IDLE)&&(memcmp(buf, "GET ", 4)==0)&&((p = strchr(url, ' '))))// extract URL from request header
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	4acc      	ldr	r2, [pc, #816]	; (8000a20 <tcp_http_mt+0x460>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	f041 8097 	bne.w	8001826 <tcp_http_mt+0x1266>
 80006f8:	2204      	movs	r2, #4
 80006fa:	49ca      	ldr	r1, [pc, #808]	; (8000a24 <tcp_http_mt+0x464>)
 80006fc:	6838      	ldr	r0, [r7, #0]
 80006fe:	f007 fe33 	bl	8008368 <memcmp>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	f041 808e 	bne.w	8001826 <tcp_http_mt+0x1266>
 800070a:	2120      	movs	r1, #32
 800070c:	6938      	ldr	r0, [r7, #16]
 800070e:	f007 fe75 	bl	80083fc <strchr>
 8000712:	60f8      	str	r0, [r7, #12]
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	2b00      	cmp	r3, #0
 8000718:	f001 8085 	beq.w	8001826 <tcp_http_mt+0x1266>
            {
              *(p++) = 0;//making zeroed url string
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	1c5a      	adds	r2, r3, #1
 8000720:	60fa      	str	r2, [r7, #12]
 8000722:	2200      	movs	r2, #0
 8000724:	701a      	strb	r2, [r3, #0]

				if ((url != NULL)&&(strncmp("/favicon.ico",url,12) != 0))
 8000726:	693b      	ldr	r3, [r7, #16]
 8000728:	2b00      	cmp	r3, #0
 800072a:	f001 803d 	beq.w	80017a8 <tcp_http_mt+0x11e8>
 800072e:	220c      	movs	r2, #12
 8000730:	6939      	ldr	r1, [r7, #16]
 8000732:	48bd      	ldr	r0, [pc, #756]	; (8000a28 <tcp_http_mt+0x468>)
 8000734:	f007 fe77 	bl	8008426 <strncmp>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	f001 8034 	beq.w	80017a8 <tcp_http_mt+0x11e8>
				{
					flagHtmlGen = 1;
 8000740:	2301      	movs	r3, #1
 8000742:	76fb      	strb	r3, [r7, #27]
					if (strncmp("/ip:",url,4) == 0)
 8000744:	2204      	movs	r2, #4
 8000746:	6939      	ldr	r1, [r7, #16]
 8000748:	48b8      	ldr	r0, [pc, #736]	; (8000a2c <tcp_http_mt+0x46c>)
 800074a:	f007 fe6c 	bl	8008426 <strncmp>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d10e      	bne.n	8000772 <tcp_http_mt+0x1b2>
					{
						memset(config_data, 0, sizeof(config_data));
 8000754:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000758:	2100      	movs	r1, #0
 800075a:	48b5      	ldr	r0, [pc, #724]	; (8000a30 <tcp_http_mt+0x470>)
 800075c:	f007 fe37 	bl	80083ce <memset>
						strcpy(config_data, url);
 8000760:	6939      	ldr	r1, [r7, #16]
 8000762:	48b3      	ldr	r0, [pc, #716]	; (8000a30 <tcp_http_mt+0x470>)
 8000764:	f007 fe57 	bl	8008416 <strcpy>
						save_to_flash(config_data);
 8000768:	48b1      	ldr	r0, [pc, #708]	; (8000a30 <tcp_http_mt+0x470>)
 800076a:	f001 f885 	bl	8001878 <save_to_flash>
						configNetwork();
 800076e:	f001 f9bb 	bl	8001ae8 <configNetwork>
					}

					//Gera��o da HTML
					if(flagHtmlGen == 1)
 8000772:	7efb      	ldrb	r3, [r7, #27]
 8000774:	2b01      	cmp	r3, #1
 8000776:	f041 8020 	bne.w	80017ba <tcp_http_mt+0x11fa>
					{
						if(strncmp("/rede", url, 4) == 0)
 800077a:	2204      	movs	r2, #4
 800077c:	6939      	ldr	r1, [r7, #16]
 800077e:	48ad      	ldr	r0, [pc, #692]	; (8000a34 <tcp_http_mt+0x474>)
 8000780:	f007 fe51 	bl	8008426 <strncmp>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	f040 81b4 	bne.w	8000af4 <tcp_http_mt+0x534>
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	4aaa      	ldr	r2, [pc, #680]	; (8000a38 <tcp_http_mt+0x478>)
 8000790:	4614      	mov	r4, r2
 8000792:	469c      	mov	ip, r3
 8000794:	f104 0e20 	add.w	lr, r4, #32
 8000798:	4665      	mov	r5, ip
 800079a:	4626      	mov	r6, r4
 800079c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800079e:	6028      	str	r0, [r5, #0]
 80007a0:	6069      	str	r1, [r5, #4]
 80007a2:	60aa      	str	r2, [r5, #8]
 80007a4:	60eb      	str	r3, [r5, #12]
 80007a6:	3410      	adds	r4, #16
 80007a8:	f10c 0c10 	add.w	ip, ip, #16
 80007ac:	4574      	cmp	r4, lr
 80007ae:	d1f3      	bne.n	8000798 <tcp_http_mt+0x1d8>
 80007b0:	4665      	mov	r5, ip
 80007b2:	4623      	mov	r3, r4
 80007b4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80007b6:	6028      	str	r0, [r5, #0]
 80007b8:	6069      	str	r1, [r5, #4]
 80007ba:	60aa      	str	r2, [r5, #8]
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 80007c0:	6838      	ldr	r0, [r7, #0]
 80007c2:	f7ff fcc5 	bl	8000150 <strlen>
 80007c6:	4603      	mov	r3, r0
 80007c8:	461a      	mov	r2, r3
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	4413      	add	r3, r2
 80007ce:	4a9b      	ldr	r2, [pc, #620]	; (8000a3c <tcp_http_mt+0x47c>)
 80007d0:	461c      	mov	r4, r3
 80007d2:	4613      	mov	r3, r2
 80007d4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80007d6:	6020      	str	r0, [r4, #0]
 80007d8:	6061      	str	r1, [r4, #4]
 80007da:	60a2      	str	r2, [r4, #8]
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Mestre Config</title>");
 80007e0:	6838      	ldr	r0, [r7, #0]
 80007e2:	f7ff fcb5 	bl	8000150 <strlen>
 80007e6:	4603      	mov	r3, r0
 80007e8:	461a      	mov	r2, r3
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	4413      	add	r3, r2
 80007ee:	4a94      	ldr	r2, [pc, #592]	; (8000a40 <tcp_http_mt+0x480>)
 80007f0:	461d      	mov	r5, r3
 80007f2:	4614      	mov	r4, r2
 80007f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007f6:	6028      	str	r0, [r5, #0]
 80007f8:	6069      	str	r1, [r5, #4]
 80007fa:	60aa      	str	r2, [r5, #8]
 80007fc:	60eb      	str	r3, [r5, #12]
 80007fe:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000800:	6128      	str	r0, [r5, #16]
 8000802:	6169      	str	r1, [r5, #20]
 8000804:	61aa      	str	r2, [r5, #24]
 8000806:	7823      	ldrb	r3, [r4, #0]
 8000808:	772b      	strb	r3, [r5, #28]
							strcat((char*)buf, "</head>");
 800080a:	6838      	ldr	r0, [r7, #0]
 800080c:	f7ff fca0 	bl	8000150 <strlen>
 8000810:	4603      	mov	r3, r0
 8000812:	461a      	mov	r2, r3
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	4413      	add	r3, r2
 8000818:	498a      	ldr	r1, [pc, #552]	; (8000a44 <tcp_http_mt+0x484>)
 800081a:	461a      	mov	r2, r3
 800081c:	460b      	mov	r3, r1
 800081e:	cb03      	ldmia	r3!, {r0, r1}
 8000820:	6010      	str	r0, [r2, #0]
 8000822:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 8000824:	6838      	ldr	r0, [r7, #0]
 8000826:	f7ff fc93 	bl	8000150 <strlen>
 800082a:	4603      	mov	r3, r0
 800082c:	461a      	mov	r2, r3
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	4413      	add	r3, r2
 8000832:	4a85      	ldr	r2, [pc, #532]	; (8000a48 <tcp_http_mt+0x488>)
 8000834:	6810      	ldr	r0, [r2, #0]
 8000836:	6018      	str	r0, [r3, #0]
 8000838:	8891      	ldrh	r1, [r2, #4]
 800083a:	7992      	ldrb	r2, [r2, #6]
 800083c:	8099      	strh	r1, [r3, #4]
 800083e:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<b><center>Configuracao da Placa de rede</b></center><br>");
 8000840:	6838      	ldr	r0, [r7, #0]
 8000842:	f7ff fc85 	bl	8000150 <strlen>
 8000846:	4603      	mov	r3, r0
 8000848:	461a      	mov	r2, r3
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	4413      	add	r3, r2
 800084e:	4a7f      	ldr	r2, [pc, #508]	; (8000a4c <tcp_http_mt+0x48c>)
 8000850:	4614      	mov	r4, r2
 8000852:	469c      	mov	ip, r3
 8000854:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000858:	4665      	mov	r5, ip
 800085a:	4626      	mov	r6, r4
 800085c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800085e:	6028      	str	r0, [r5, #0]
 8000860:	6069      	str	r1, [r5, #4]
 8000862:	60aa      	str	r2, [r5, #8]
 8000864:	60eb      	str	r3, [r5, #12]
 8000866:	3410      	adds	r4, #16
 8000868:	f10c 0c10 	add.w	ip, ip, #16
 800086c:	4574      	cmp	r4, lr
 800086e:	d1f3      	bne.n	8000858 <tcp_http_mt+0x298>
 8000870:	4662      	mov	r2, ip
 8000872:	4623      	mov	r3, r4
 8000874:	cb03      	ldmia	r3!, {r0, r1}
 8000876:	6010      	str	r0, [r2, #0]
 8000878:	6051      	str	r1, [r2, #4]
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	8113      	strh	r3, [r2, #8]
							strcat((char*)buf, "<center><form action=''>");
 800087e:	6838      	ldr	r0, [r7, #0]
 8000880:	f7ff fc66 	bl	8000150 <strlen>
 8000884:	4603      	mov	r3, r0
 8000886:	461a      	mov	r2, r3
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	4413      	add	r3, r2
 800088c:	4a70      	ldr	r2, [pc, #448]	; (8000a50 <tcp_http_mt+0x490>)
 800088e:	461d      	mov	r5, r3
 8000890:	4614      	mov	r4, r2
 8000892:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000894:	6028      	str	r0, [r5, #0]
 8000896:	6069      	str	r1, [r5, #4]
 8000898:	60aa      	str	r2, [r5, #8]
 800089a:	60eb      	str	r3, [r5, #12]
 800089c:	cc03      	ldmia	r4!, {r0, r1}
 800089e:	6128      	str	r0, [r5, #16]
 80008a0:	6169      	str	r1, [r5, #20]
 80008a2:	7823      	ldrb	r3, [r4, #0]
 80008a4:	762b      	strb	r3, [r5, #24]
							strcat((char*)buf, "IP: <input type='text' id='ip'>		Mascara: <input type='text' id='mascara'><br><br>");
 80008a6:	6838      	ldr	r0, [r7, #0]
 80008a8:	f7ff fc52 	bl	8000150 <strlen>
 80008ac:	4603      	mov	r3, r0
 80008ae:	461a      	mov	r2, r3
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	4413      	add	r3, r2
 80008b4:	4a67      	ldr	r2, [pc, #412]	; (8000a54 <tcp_http_mt+0x494>)
 80008b6:	4618      	mov	r0, r3
 80008b8:	4611      	mov	r1, r2
 80008ba:	2353      	movs	r3, #83	; 0x53
 80008bc:	461a      	mov	r2, r3
 80008be:	f007 fd62 	bl	8008386 <memcpy>
							strcat((char*)buf, "Porta: <input type='text' id='porta'>		Gateway: <input type='text' id='gateway'><br><br>");
 80008c2:	6838      	ldr	r0, [r7, #0]
 80008c4:	f7ff fc44 	bl	8000150 <strlen>
 80008c8:	4603      	mov	r3, r0
 80008ca:	461a      	mov	r2, r3
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	4413      	add	r3, r2
 80008d0:	4a61      	ldr	r2, [pc, #388]	; (8000a58 <tcp_http_mt+0x498>)
 80008d2:	4618      	mov	r0, r3
 80008d4:	4611      	mov	r1, r2
 80008d6:	2359      	movs	r3, #89	; 0x59
 80008d8:	461a      	mov	r2, r3
 80008da:	f007 fd54 	bl	8008386 <memcpy>
							strcat((char*)buf, "DNS 1: <input type='text' id='dns1'>		DNS 2: <input type='text' id='dns2'><br><br>");
 80008de:	6838      	ldr	r0, [r7, #0]
 80008e0:	f7ff fc36 	bl	8000150 <strlen>
 80008e4:	4603      	mov	r3, r0
 80008e6:	461a      	mov	r2, r3
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	4413      	add	r3, r2
 80008ec:	4a5b      	ldr	r2, [pc, #364]	; (8000a5c <tcp_http_mt+0x49c>)
 80008ee:	4618      	mov	r0, r3
 80008f0:	4611      	mov	r1, r2
 80008f2:	2353      	movs	r3, #83	; 0x53
 80008f4:	461a      	mov	r2, r3
 80008f6:	f007 fd46 	bl	8008386 <memcpy>
							strcat((char*)buf, "DHCP: <button>On</button>  <button>Off</button>");
 80008fa:	6838      	ldr	r0, [r7, #0]
 80008fc:	f7ff fc28 	bl	8000150 <strlen>
 8000900:	4603      	mov	r3, r0
 8000902:	461a      	mov	r2, r3
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	4413      	add	r3, r2
 8000908:	4a55      	ldr	r2, [pc, #340]	; (8000a60 <tcp_http_mt+0x4a0>)
 800090a:	4614      	mov	r4, r2
 800090c:	469c      	mov	ip, r3
 800090e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000912:	4665      	mov	r5, ip
 8000914:	4626      	mov	r6, r4
 8000916:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000918:	6028      	str	r0, [r5, #0]
 800091a:	6069      	str	r1, [r5, #4]
 800091c:	60aa      	str	r2, [r5, #8]
 800091e:	60eb      	str	r3, [r5, #12]
 8000920:	3410      	adds	r4, #16
 8000922:	f10c 0c10 	add.w	ip, ip, #16
 8000926:	4574      	cmp	r4, lr
 8000928:	d1f3      	bne.n	8000912 <tcp_http_mt+0x352>
							strcat((char*)buf, "</center></form>");
 800092a:	6838      	ldr	r0, [r7, #0]
 800092c:	f7ff fc10 	bl	8000150 <strlen>
 8000930:	4603      	mov	r3, r0
 8000932:	461a      	mov	r2, r3
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	4413      	add	r3, r2
 8000938:	4a4a      	ldr	r2, [pc, #296]	; (8000a64 <tcp_http_mt+0x4a4>)
 800093a:	461d      	mov	r5, r3
 800093c:	4614      	mov	r4, r2
 800093e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000940:	6028      	str	r0, [r5, #0]
 8000942:	6069      	str	r1, [r5, #4]
 8000944:	60aa      	str	r2, [r5, #8]
 8000946:	60eb      	str	r3, [r5, #12]
 8000948:	7823      	ldrb	r3, [r4, #0]
 800094a:	742b      	strb	r3, [r5, #16]

							strcat((char*)buf, "<script>function configNet() {");
 800094c:	6838      	ldr	r0, [r7, #0]
 800094e:	f7ff fbff 	bl	8000150 <strlen>
 8000952:	4603      	mov	r3, r0
 8000954:	461a      	mov	r2, r3
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	4413      	add	r3, r2
 800095a:	4a43      	ldr	r2, [pc, #268]	; (8000a68 <tcp_http_mt+0x4a8>)
 800095c:	461d      	mov	r5, r3
 800095e:	4614      	mov	r4, r2
 8000960:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000962:	6028      	str	r0, [r5, #0]
 8000964:	6069      	str	r1, [r5, #4]
 8000966:	60aa      	str	r2, [r5, #8]
 8000968:	60eb      	str	r3, [r5, #12]
 800096a:	cc07      	ldmia	r4!, {r0, r1, r2}
 800096c:	6128      	str	r0, [r5, #16]
 800096e:	6169      	str	r1, [r5, #20]
 8000970:	61aa      	str	r2, [r5, #24]
 8000972:	8823      	ldrh	r3, [r4, #0]
 8000974:	78a2      	ldrb	r2, [r4, #2]
 8000976:	83ab      	strh	r3, [r5, #28]
 8000978:	4613      	mov	r3, r2
 800097a:	77ab      	strb	r3, [r5, #30]
							strcat((char*)buf, "window.open('http://");
 800097c:	6838      	ldr	r0, [r7, #0]
 800097e:	f7ff fbe7 	bl	8000150 <strlen>
 8000982:	4603      	mov	r3, r0
 8000984:	461a      	mov	r2, r3
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	4413      	add	r3, r2
 800098a:	4a38      	ldr	r2, [pc, #224]	; (8000a6c <tcp_http_mt+0x4ac>)
 800098c:	461d      	mov	r5, r3
 800098e:	4614      	mov	r4, r2
 8000990:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000992:	6028      	str	r0, [r5, #0]
 8000994:	6069      	str	r1, [r5, #4]
 8000996:	60aa      	str	r2, [r5, #8]
 8000998:	60eb      	str	r3, [r5, #12]
 800099a:	6820      	ldr	r0, [r4, #0]
 800099c:	6128      	str	r0, [r5, #16]
 800099e:	7923      	ldrb	r3, [r4, #4]
 80009a0:	752b      	strb	r3, [r5, #20]
							strcat((char*)buf, &ipStr);
 80009a2:	4933      	ldr	r1, [pc, #204]	; (8000a70 <tcp_http_mt+0x4b0>)
 80009a4:	6838      	ldr	r0, [r7, #0]
 80009a6:	f007 fd1a 	bl	80083de <strcat>
							strcat((char*)buf, "/ip:' + document.getElementById('ip').value + ',mask:' + document.getElementById('mascara').value + ',port:' +");
 80009aa:	6838      	ldr	r0, [r7, #0]
 80009ac:	f7ff fbd0 	bl	8000150 <strlen>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	4413      	add	r3, r2
 80009b8:	4a2e      	ldr	r2, [pc, #184]	; (8000a74 <tcp_http_mt+0x4b4>)
 80009ba:	4618      	mov	r0, r3
 80009bc:	4611      	mov	r1, r2
 80009be:	236f      	movs	r3, #111	; 0x6f
 80009c0:	461a      	mov	r2, r3
 80009c2:	f007 fce0 	bl	8008386 <memcpy>
							strcat((char*)buf, "document.getElementById('porta').value + ',gateway:' + document.getElementById('gateway').value + ',dns1:' + document.getElementById('dns1').value +");
 80009c6:	6838      	ldr	r0, [r7, #0]
 80009c8:	f7ff fbc2 	bl	8000150 <strlen>
 80009cc:	4603      	mov	r3, r0
 80009ce:	461a      	mov	r2, r3
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	4413      	add	r3, r2
 80009d4:	4a28      	ldr	r2, [pc, #160]	; (8000a78 <tcp_http_mt+0x4b8>)
 80009d6:	4618      	mov	r0, r3
 80009d8:	4611      	mov	r1, r2
 80009da:	2395      	movs	r3, #149	; 0x95
 80009dc:	461a      	mov	r2, r3
 80009de:	f007 fcd2 	bl	8008386 <memcpy>
							strcat((char*)buf, "',dns2:' + document.getElementById('dns2').value, '_self');}</script>");
 80009e2:	6838      	ldr	r0, [r7, #0]
 80009e4:	f7ff fbb4 	bl	8000150 <strlen>
 80009e8:	4603      	mov	r3, r0
 80009ea:	461a      	mov	r2, r3
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	4413      	add	r3, r2
 80009f0:	4a22      	ldr	r2, [pc, #136]	; (8000a7c <tcp_http_mt+0x4bc>)
 80009f2:	4618      	mov	r0, r3
 80009f4:	4611      	mov	r1, r2
 80009f6:	2346      	movs	r3, #70	; 0x46
 80009f8:	461a      	mov	r2, r3
 80009fa:	f007 fcc4 	bl	8008386 <memcpy>

							strcat((char*)buf, "<center><button onClick = 'configNet()'>Salvar</button><br><br><a href='http://");
 80009fe:	6838      	ldr	r0, [r7, #0]
 8000a00:	f7ff fba6 	bl	8000150 <strlen>
 8000a04:	4603      	mov	r3, r0
 8000a06:	461a      	mov	r2, r3
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	4a1c      	ldr	r2, [pc, #112]	; (8000a80 <tcp_http_mt+0x4c0>)
 8000a0e:	4618      	mov	r0, r3
 8000a10:	4611      	mov	r1, r2
 8000a12:	2350      	movs	r3, #80	; 0x50
 8000a14:	461a      	mov	r2, r3
 8000a16:	f007 fcb6 	bl	8008386 <memcpy>
							strcat((char*)buf, &ipStr);
 8000a1a:	4915      	ldr	r1, [pc, #84]	; (8000a70 <tcp_http_mt+0x4b0>)
 8000a1c:	6838      	ldr	r0, [r7, #0]
 8000a1e:	e031      	b.n	8000a84 <tcp_http_mt+0x4c4>
 8000a20:	20001e10 	.word	0x20001e10
 8000a24:	080087e4 	.word	0x080087e4
 8000a28:	080087ec 	.word	0x080087ec
 8000a2c:	080087fc 	.word	0x080087fc
 8000a30:	20002e5c 	.word	0x20002e5c
 8000a34:	08008804 	.word	0x08008804
 8000a38:	0800880c 	.word	0x0800880c
 8000a3c:	0800883c 	.word	0x0800883c
 8000a40:	0800884c 	.word	0x0800884c
 8000a44:	0800886c 	.word	0x0800886c
 8000a48:	08008874 	.word	0x08008874
 8000a4c:	0800887c 	.word	0x0800887c
 8000a50:	080088b8 	.word	0x080088b8
 8000a54:	080088d4 	.word	0x080088d4
 8000a58:	08008928 	.word	0x08008928
 8000a5c:	08008984 	.word	0x08008984
 8000a60:	080089d8 	.word	0x080089d8
 8000a64:	08008a08 	.word	0x08008a08
 8000a68:	08008a1c 	.word	0x08008a1c
 8000a6c:	08008a3c 	.word	0x08008a3c
 8000a70:	20002e20 	.word	0x20002e20
 8000a74:	08008a54 	.word	0x08008a54
 8000a78:	08008ac4 	.word	0x08008ac4
 8000a7c:	08008b5c 	.word	0x08008b5c
 8000a80:	08008ba4 	.word	0x08008ba4
 8000a84:	f007 fcab 	bl	80083de <strcat>
							strcat((char*)buf, "'>Voltar</a><br></center>");
 8000a88:	6838      	ldr	r0, [r7, #0]
 8000a8a:	f7ff fb61 	bl	8000150 <strlen>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	461a      	mov	r2, r3
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	4413      	add	r3, r2
 8000a96:	4a14      	ldr	r2, [pc, #80]	; (8000ae8 <tcp_http_mt+0x528>)
 8000a98:	461d      	mov	r5, r3
 8000a9a:	4614      	mov	r4, r2
 8000a9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a9e:	6028      	str	r0, [r5, #0]
 8000aa0:	6069      	str	r1, [r5, #4]
 8000aa2:	60aa      	str	r2, [r5, #8]
 8000aa4:	60eb      	str	r3, [r5, #12]
 8000aa6:	cc03      	ldmia	r4!, {r0, r1}
 8000aa8:	6128      	str	r0, [r5, #16]
 8000aaa:	6169      	str	r1, [r5, #20]
 8000aac:	8823      	ldrh	r3, [r4, #0]
 8000aae:	832b      	strh	r3, [r5, #24]

							strcat((char*)buf, "</body>");
 8000ab0:	6838      	ldr	r0, [r7, #0]
 8000ab2:	f7ff fb4d 	bl	8000150 <strlen>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	461a      	mov	r2, r3
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	4413      	add	r3, r2
 8000abe:	490b      	ldr	r1, [pc, #44]	; (8000aec <tcp_http_mt+0x52c>)
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	460b      	mov	r3, r1
 8000ac4:	cb03      	ldmia	r3!, {r0, r1}
 8000ac6:	6010      	str	r0, [r2, #0]
 8000ac8:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 8000aca:	6838      	ldr	r0, [r7, #0]
 8000acc:	f7ff fb40 	bl	8000150 <strlen>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	4905      	ldr	r1, [pc, #20]	; (8000af0 <tcp_http_mt+0x530>)
 8000ada:	461a      	mov	r2, r3
 8000adc:	460b      	mov	r3, r1
 8000ade:	cb03      	ldmia	r3!, {r0, r1}
 8000ae0:	6010      	str	r0, [r2, #0]
 8000ae2:	6051      	str	r1, [r2, #4]
 8000ae4:	f000 be42 	b.w	800176c <tcp_http_mt+0x11ac>
 8000ae8:	08008bf4 	.word	0x08008bf4
 8000aec:	08008c10 	.word	0x08008c10
 8000af0:	08008c18 	.word	0x08008c18
						}
						else if(strncmp("/interfaces", url, 6) == 0)
 8000af4:	2206      	movs	r2, #6
 8000af6:	6939      	ldr	r1, [r7, #16]
 8000af8:	48ce      	ldr	r0, [pc, #824]	; (8000e34 <tcp_http_mt+0x874>)
 8000afa:	f007 fc94 	bl	8008426 <strncmp>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	f040 8515 	bne.w	8001530 <tcp_http_mt+0xf70>
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	4acb      	ldr	r2, [pc, #812]	; (8000e38 <tcp_http_mt+0x878>)
 8000b0a:	4614      	mov	r4, r2
 8000b0c:	469c      	mov	ip, r3
 8000b0e:	f104 0e20 	add.w	lr, r4, #32
 8000b12:	4665      	mov	r5, ip
 8000b14:	4626      	mov	r6, r4
 8000b16:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b18:	6028      	str	r0, [r5, #0]
 8000b1a:	6069      	str	r1, [r5, #4]
 8000b1c:	60aa      	str	r2, [r5, #8]
 8000b1e:	60eb      	str	r3, [r5, #12]
 8000b20:	3410      	adds	r4, #16
 8000b22:	f10c 0c10 	add.w	ip, ip, #16
 8000b26:	4574      	cmp	r4, lr
 8000b28:	d1f3      	bne.n	8000b12 <tcp_http_mt+0x552>
 8000b2a:	4665      	mov	r5, ip
 8000b2c:	4623      	mov	r3, r4
 8000b2e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b30:	6028      	str	r0, [r5, #0]
 8000b32:	6069      	str	r1, [r5, #4]
 8000b34:	60aa      	str	r2, [r5, #8]
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head><title>Escrava Config</title>");
 8000b3a:	6838      	ldr	r0, [r7, #0]
 8000b3c:	f7ff fb08 	bl	8000150 <strlen>
 8000b40:	4603      	mov	r3, r0
 8000b42:	461a      	mov	r2, r3
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	4413      	add	r3, r2
 8000b48:	4abc      	ldr	r2, [pc, #752]	; (8000e3c <tcp_http_mt+0x87c>)
 8000b4a:	4614      	mov	r4, r2
 8000b4c:	469c      	mov	ip, r3
 8000b4e:	f104 0e20 	add.w	lr, r4, #32
 8000b52:	4665      	mov	r5, ip
 8000b54:	4626      	mov	r6, r4
 8000b56:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b58:	6028      	str	r0, [r5, #0]
 8000b5a:	6069      	str	r1, [r5, #4]
 8000b5c:	60aa      	str	r2, [r5, #8]
 8000b5e:	60eb      	str	r3, [r5, #12]
 8000b60:	3410      	adds	r4, #16
 8000b62:	f10c 0c10 	add.w	ip, ip, #16
 8000b66:	4574      	cmp	r4, lr
 8000b68:	d1f3      	bne.n	8000b52 <tcp_http_mt+0x592>
 8000b6a:	4662      	mov	r2, ip
 8000b6c:	4623      	mov	r3, r4
 8000b6e:	cb03      	ldmia	r3!, {r0, r1}
 8000b70:	6010      	str	r0, [r2, #0]
 8000b72:	6051      	str	r1, [r2, #4]
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	8113      	strh	r3, [r2, #8]
							strcat((char*)buf, "<center><table border='1'><tr>");
 8000b78:	6838      	ldr	r0, [r7, #0]
 8000b7a:	f7ff fae9 	bl	8000150 <strlen>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	461a      	mov	r2, r3
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	4413      	add	r3, r2
 8000b86:	4aae      	ldr	r2, [pc, #696]	; (8000e40 <tcp_http_mt+0x880>)
 8000b88:	461d      	mov	r5, r3
 8000b8a:	4614      	mov	r4, r2
 8000b8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b8e:	6028      	str	r0, [r5, #0]
 8000b90:	6069      	str	r1, [r5, #4]
 8000b92:	60aa      	str	r2, [r5, #8]
 8000b94:	60eb      	str	r3, [r5, #12]
 8000b96:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000b98:	6128      	str	r0, [r5, #16]
 8000b9a:	6169      	str	r1, [r5, #20]
 8000b9c:	61aa      	str	r2, [r5, #24]
 8000b9e:	8823      	ldrh	r3, [r4, #0]
 8000ba0:	78a2      	ldrb	r2, [r4, #2]
 8000ba2:	83ab      	strh	r3, [r5, #28]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	77ab      	strb	r3, [r5, #30]
							strcat((char*)buf, "<td><b>Entrada / IP da placa destino</b></td>");
 8000ba8:	6838      	ldr	r0, [r7, #0]
 8000baa:	f7ff fad1 	bl	8000150 <strlen>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4aa3      	ldr	r2, [pc, #652]	; (8000e44 <tcp_http_mt+0x884>)
 8000bb8:	4614      	mov	r4, r2
 8000bba:	469c      	mov	ip, r3
 8000bbc:	f104 0e20 	add.w	lr, r4, #32
 8000bc0:	4665      	mov	r5, ip
 8000bc2:	4626      	mov	r6, r4
 8000bc4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000bc6:	6028      	str	r0, [r5, #0]
 8000bc8:	6069      	str	r1, [r5, #4]
 8000bca:	60aa      	str	r2, [r5, #8]
 8000bcc:	60eb      	str	r3, [r5, #12]
 8000bce:	3410      	adds	r4, #16
 8000bd0:	f10c 0c10 	add.w	ip, ip, #16
 8000bd4:	4574      	cmp	r4, lr
 8000bd6:	d1f3      	bne.n	8000bc0 <tcp_http_mt+0x600>
 8000bd8:	4665      	mov	r5, ip
 8000bda:	4623      	mov	r3, r4
 8000bdc:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000bde:	6028      	str	r0, [r5, #0]
 8000be0:	6069      	str	r1, [r5, #4]
 8000be2:	60aa      	str	r2, [r5, #8]
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	81ab      	strh	r3, [r5, #12]
							strcat((char*)buf, "<td><b>Rele da placa destino</b></td></tr>");
 8000be8:	6838      	ldr	r0, [r7, #0]
 8000bea:	f7ff fab1 	bl	8000150 <strlen>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	4413      	add	r3, r2
 8000bf6:	4a94      	ldr	r2, [pc, #592]	; (8000e48 <tcp_http_mt+0x888>)
 8000bf8:	4614      	mov	r4, r2
 8000bfa:	469c      	mov	ip, r3
 8000bfc:	f104 0e20 	add.w	lr, r4, #32
 8000c00:	4665      	mov	r5, ip
 8000c02:	4626      	mov	r6, r4
 8000c04:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c06:	6028      	str	r0, [r5, #0]
 8000c08:	6069      	str	r1, [r5, #4]
 8000c0a:	60aa      	str	r2, [r5, #8]
 8000c0c:	60eb      	str	r3, [r5, #12]
 8000c0e:	3410      	adds	r4, #16
 8000c10:	f10c 0c10 	add.w	ip, ip, #16
 8000c14:	4574      	cmp	r4, lr
 8000c16:	d1f3      	bne.n	8000c00 <tcp_http_mt+0x640>
 8000c18:	4662      	mov	r2, ip
 8000c1a:	4623      	mov	r3, r4
 8000c1c:	cb03      	ldmia	r3!, {r0, r1}
 8000c1e:	6010      	str	r0, [r2, #0]
 8000c20:	6051      	str	r1, [r2, #4]
 8000c22:	8819      	ldrh	r1, [r3, #0]
 8000c24:	789b      	ldrb	r3, [r3, #2]
 8000c26:	8111      	strh	r1, [r2, #8]
 8000c28:	7293      	strb	r3, [r2, #10]

							strcat((char*)buf, "<tr><td>1:  <input type='text' name='ipDestino1'></td>");
 8000c2a:	6838      	ldr	r0, [r7, #0]
 8000c2c:	f7ff fa90 	bl	8000150 <strlen>
 8000c30:	4603      	mov	r3, r0
 8000c32:	461a      	mov	r2, r3
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	4413      	add	r3, r2
 8000c38:	4a84      	ldr	r2, [pc, #528]	; (8000e4c <tcp_http_mt+0x88c>)
 8000c3a:	4614      	mov	r4, r2
 8000c3c:	469c      	mov	ip, r3
 8000c3e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000c42:	4665      	mov	r5, ip
 8000c44:	4626      	mov	r6, r4
 8000c46:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c48:	6028      	str	r0, [r5, #0]
 8000c4a:	6069      	str	r1, [r5, #4]
 8000c4c:	60aa      	str	r2, [r5, #8]
 8000c4e:	60eb      	str	r3, [r5, #12]
 8000c50:	3410      	adds	r4, #16
 8000c52:	f10c 0c10 	add.w	ip, ip, #16
 8000c56:	4574      	cmp	r4, lr
 8000c58:	d1f3      	bne.n	8000c42 <tcp_http_mt+0x682>
 8000c5a:	4663      	mov	r3, ip
 8000c5c:	4622      	mov	r2, r4
 8000c5e:	6810      	ldr	r0, [r2, #0]
 8000c60:	6018      	str	r0, [r3, #0]
 8000c62:	8891      	ldrh	r1, [r2, #4]
 8000c64:	7992      	ldrb	r2, [r2, #6]
 8000c66:	8099      	strh	r1, [r3, #4]
 8000c68:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino1'></td></tr>");
 8000c6a:	6838      	ldr	r0, [r7, #0]
 8000c6c:	f7ff fa70 	bl	8000150 <strlen>
 8000c70:	4603      	mov	r3, r0
 8000c72:	461a      	mov	r2, r3
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	4413      	add	r3, r2
 8000c78:	4a75      	ldr	r2, [pc, #468]	; (8000e50 <tcp_http_mt+0x890>)
 8000c7a:	4614      	mov	r4, r2
 8000c7c:	469c      	mov	ip, r3
 8000c7e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000c82:	4665      	mov	r5, ip
 8000c84:	4626      	mov	r6, r4
 8000c86:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c88:	6028      	str	r0, [r5, #0]
 8000c8a:	6069      	str	r1, [r5, #4]
 8000c8c:	60aa      	str	r2, [r5, #8]
 8000c8e:	60eb      	str	r3, [r5, #12]
 8000c90:	3410      	adds	r4, #16
 8000c92:	f10c 0c10 	add.w	ip, ip, #16
 8000c96:	4574      	cmp	r4, lr
 8000c98:	d1f3      	bne.n	8000c82 <tcp_http_mt+0x6c2>
 8000c9a:	4663      	mov	r3, ip
 8000c9c:	4622      	mov	r2, r4
 8000c9e:	6810      	ldr	r0, [r2, #0]
 8000ca0:	6018      	str	r0, [r3, #0]
 8000ca2:	8892      	ldrh	r2, [r2, #4]
 8000ca4:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>2:  <input type='text' name='ipDestino2'></td>");
 8000ca6:	6838      	ldr	r0, [r7, #0]
 8000ca8:	f7ff fa52 	bl	8000150 <strlen>
 8000cac:	4603      	mov	r3, r0
 8000cae:	461a      	mov	r2, r3
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	4a67      	ldr	r2, [pc, #412]	; (8000e54 <tcp_http_mt+0x894>)
 8000cb6:	4614      	mov	r4, r2
 8000cb8:	469c      	mov	ip, r3
 8000cba:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000cbe:	4665      	mov	r5, ip
 8000cc0:	4626      	mov	r6, r4
 8000cc2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000cc4:	6028      	str	r0, [r5, #0]
 8000cc6:	6069      	str	r1, [r5, #4]
 8000cc8:	60aa      	str	r2, [r5, #8]
 8000cca:	60eb      	str	r3, [r5, #12]
 8000ccc:	3410      	adds	r4, #16
 8000cce:	f10c 0c10 	add.w	ip, ip, #16
 8000cd2:	4574      	cmp	r4, lr
 8000cd4:	d1f3      	bne.n	8000cbe <tcp_http_mt+0x6fe>
 8000cd6:	4663      	mov	r3, ip
 8000cd8:	4622      	mov	r2, r4
 8000cda:	6810      	ldr	r0, [r2, #0]
 8000cdc:	6018      	str	r0, [r3, #0]
 8000cde:	8891      	ldrh	r1, [r2, #4]
 8000ce0:	7992      	ldrb	r2, [r2, #6]
 8000ce2:	8099      	strh	r1, [r3, #4]
 8000ce4:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino2'></td></tr>");
 8000ce6:	6838      	ldr	r0, [r7, #0]
 8000ce8:	f7ff fa32 	bl	8000150 <strlen>
 8000cec:	4603      	mov	r3, r0
 8000cee:	461a      	mov	r2, r3
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a58      	ldr	r2, [pc, #352]	; (8000e58 <tcp_http_mt+0x898>)
 8000cf6:	4614      	mov	r4, r2
 8000cf8:	469c      	mov	ip, r3
 8000cfa:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000cfe:	4665      	mov	r5, ip
 8000d00:	4626      	mov	r6, r4
 8000d02:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d04:	6028      	str	r0, [r5, #0]
 8000d06:	6069      	str	r1, [r5, #4]
 8000d08:	60aa      	str	r2, [r5, #8]
 8000d0a:	60eb      	str	r3, [r5, #12]
 8000d0c:	3410      	adds	r4, #16
 8000d0e:	f10c 0c10 	add.w	ip, ip, #16
 8000d12:	4574      	cmp	r4, lr
 8000d14:	d1f3      	bne.n	8000cfe <tcp_http_mt+0x73e>
 8000d16:	4663      	mov	r3, ip
 8000d18:	4622      	mov	r2, r4
 8000d1a:	6810      	ldr	r0, [r2, #0]
 8000d1c:	6018      	str	r0, [r3, #0]
 8000d1e:	8892      	ldrh	r2, [r2, #4]
 8000d20:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>3:  <input type='text' name='ipDestino3'></td>");
 8000d22:	6838      	ldr	r0, [r7, #0]
 8000d24:	f7ff fa14 	bl	8000150 <strlen>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	4413      	add	r3, r2
 8000d30:	4a4a      	ldr	r2, [pc, #296]	; (8000e5c <tcp_http_mt+0x89c>)
 8000d32:	4614      	mov	r4, r2
 8000d34:	469c      	mov	ip, r3
 8000d36:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000d3a:	4665      	mov	r5, ip
 8000d3c:	4626      	mov	r6, r4
 8000d3e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d40:	6028      	str	r0, [r5, #0]
 8000d42:	6069      	str	r1, [r5, #4]
 8000d44:	60aa      	str	r2, [r5, #8]
 8000d46:	60eb      	str	r3, [r5, #12]
 8000d48:	3410      	adds	r4, #16
 8000d4a:	f10c 0c10 	add.w	ip, ip, #16
 8000d4e:	4574      	cmp	r4, lr
 8000d50:	d1f3      	bne.n	8000d3a <tcp_http_mt+0x77a>
 8000d52:	4663      	mov	r3, ip
 8000d54:	4622      	mov	r2, r4
 8000d56:	6810      	ldr	r0, [r2, #0]
 8000d58:	6018      	str	r0, [r3, #0]
 8000d5a:	8891      	ldrh	r1, [r2, #4]
 8000d5c:	7992      	ldrb	r2, [r2, #6]
 8000d5e:	8099      	strh	r1, [r3, #4]
 8000d60:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino3'></td></tr>");
 8000d62:	6838      	ldr	r0, [r7, #0]
 8000d64:	f7ff f9f4 	bl	8000150 <strlen>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	4413      	add	r3, r2
 8000d70:	4a3b      	ldr	r2, [pc, #236]	; (8000e60 <tcp_http_mt+0x8a0>)
 8000d72:	4614      	mov	r4, r2
 8000d74:	469c      	mov	ip, r3
 8000d76:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000d7a:	4665      	mov	r5, ip
 8000d7c:	4626      	mov	r6, r4
 8000d7e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d80:	6028      	str	r0, [r5, #0]
 8000d82:	6069      	str	r1, [r5, #4]
 8000d84:	60aa      	str	r2, [r5, #8]
 8000d86:	60eb      	str	r3, [r5, #12]
 8000d88:	3410      	adds	r4, #16
 8000d8a:	f10c 0c10 	add.w	ip, ip, #16
 8000d8e:	4574      	cmp	r4, lr
 8000d90:	d1f3      	bne.n	8000d7a <tcp_http_mt+0x7ba>
 8000d92:	4663      	mov	r3, ip
 8000d94:	4622      	mov	r2, r4
 8000d96:	6810      	ldr	r0, [r2, #0]
 8000d98:	6018      	str	r0, [r3, #0]
 8000d9a:	8892      	ldrh	r2, [r2, #4]
 8000d9c:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>4:  <input type='text' name='ipDestino4'></td>");
 8000d9e:	6838      	ldr	r0, [r7, #0]
 8000da0:	f7ff f9d6 	bl	8000150 <strlen>
 8000da4:	4603      	mov	r3, r0
 8000da6:	461a      	mov	r2, r3
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	4413      	add	r3, r2
 8000dac:	4a2d      	ldr	r2, [pc, #180]	; (8000e64 <tcp_http_mt+0x8a4>)
 8000dae:	4614      	mov	r4, r2
 8000db0:	469c      	mov	ip, r3
 8000db2:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000db6:	4665      	mov	r5, ip
 8000db8:	4626      	mov	r6, r4
 8000dba:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000dbc:	6028      	str	r0, [r5, #0]
 8000dbe:	6069      	str	r1, [r5, #4]
 8000dc0:	60aa      	str	r2, [r5, #8]
 8000dc2:	60eb      	str	r3, [r5, #12]
 8000dc4:	3410      	adds	r4, #16
 8000dc6:	f10c 0c10 	add.w	ip, ip, #16
 8000dca:	4574      	cmp	r4, lr
 8000dcc:	d1f3      	bne.n	8000db6 <tcp_http_mt+0x7f6>
 8000dce:	4663      	mov	r3, ip
 8000dd0:	4622      	mov	r2, r4
 8000dd2:	6810      	ldr	r0, [r2, #0]
 8000dd4:	6018      	str	r0, [r3, #0]
 8000dd6:	8891      	ldrh	r1, [r2, #4]
 8000dd8:	7992      	ldrb	r2, [r2, #6]
 8000dda:	8099      	strh	r1, [r3, #4]
 8000ddc:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino4'></td></tr>");
 8000dde:	6838      	ldr	r0, [r7, #0]
 8000de0:	f7ff f9b6 	bl	8000150 <strlen>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	4413      	add	r3, r2
 8000dec:	4a1e      	ldr	r2, [pc, #120]	; (8000e68 <tcp_http_mt+0x8a8>)
 8000dee:	4614      	mov	r4, r2
 8000df0:	469c      	mov	ip, r3
 8000df2:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000df6:	4665      	mov	r5, ip
 8000df8:	4626      	mov	r6, r4
 8000dfa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000dfc:	6028      	str	r0, [r5, #0]
 8000dfe:	6069      	str	r1, [r5, #4]
 8000e00:	60aa      	str	r2, [r5, #8]
 8000e02:	60eb      	str	r3, [r5, #12]
 8000e04:	3410      	adds	r4, #16
 8000e06:	f10c 0c10 	add.w	ip, ip, #16
 8000e0a:	4574      	cmp	r4, lr
 8000e0c:	d1f3      	bne.n	8000df6 <tcp_http_mt+0x836>
 8000e0e:	4663      	mov	r3, ip
 8000e10:	4622      	mov	r2, r4
 8000e12:	6810      	ldr	r0, [r2, #0]
 8000e14:	6018      	str	r0, [r3, #0]
 8000e16:	8892      	ldrh	r2, [r2, #4]
 8000e18:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>5:  <input type='text' name='ipDestino5'></td>");
 8000e1a:	6838      	ldr	r0, [r7, #0]
 8000e1c:	f7ff f998 	bl	8000150 <strlen>
 8000e20:	4603      	mov	r3, r0
 8000e22:	461a      	mov	r2, r3
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	4a10      	ldr	r2, [pc, #64]	; (8000e6c <tcp_http_mt+0x8ac>)
 8000e2a:	4614      	mov	r4, r2
 8000e2c:	469c      	mov	ip, r3
 8000e2e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000e32:	e01d      	b.n	8000e70 <tcp_http_mt+0x8b0>
 8000e34:	08008c20 	.word	0x08008c20
 8000e38:	0800880c 	.word	0x0800880c
 8000e3c:	08008c2c 	.word	0x08008c2c
 8000e40:	08008c58 	.word	0x08008c58
 8000e44:	08008c78 	.word	0x08008c78
 8000e48:	08008ca8 	.word	0x08008ca8
 8000e4c:	08008cd4 	.word	0x08008cd4
 8000e50:	08008d0c 	.word	0x08008d0c
 8000e54:	08008d44 	.word	0x08008d44
 8000e58:	08008d7c 	.word	0x08008d7c
 8000e5c:	08008db4 	.word	0x08008db4
 8000e60:	08008dec 	.word	0x08008dec
 8000e64:	08008e24 	.word	0x08008e24
 8000e68:	08008e5c 	.word	0x08008e5c
 8000e6c:	08008e94 	.word	0x08008e94
 8000e70:	4665      	mov	r5, ip
 8000e72:	4626      	mov	r6, r4
 8000e74:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000e76:	6028      	str	r0, [r5, #0]
 8000e78:	6069      	str	r1, [r5, #4]
 8000e7a:	60aa      	str	r2, [r5, #8]
 8000e7c:	60eb      	str	r3, [r5, #12]
 8000e7e:	3410      	adds	r4, #16
 8000e80:	f10c 0c10 	add.w	ip, ip, #16
 8000e84:	4574      	cmp	r4, lr
 8000e86:	d1f3      	bne.n	8000e70 <tcp_http_mt+0x8b0>
 8000e88:	4663      	mov	r3, ip
 8000e8a:	4622      	mov	r2, r4
 8000e8c:	6810      	ldr	r0, [r2, #0]
 8000e8e:	6018      	str	r0, [r3, #0]
 8000e90:	8891      	ldrh	r1, [r2, #4]
 8000e92:	7992      	ldrb	r2, [r2, #6]
 8000e94:	8099      	strh	r1, [r3, #4]
 8000e96:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino5'></td></tr>");
 8000e98:	6838      	ldr	r0, [r7, #0]
 8000e9a:	f7ff f959 	bl	8000150 <strlen>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	4acb      	ldr	r2, [pc, #812]	; (80011d4 <tcp_http_mt+0xc14>)
 8000ea8:	4614      	mov	r4, r2
 8000eaa:	469c      	mov	ip, r3
 8000eac:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000eb0:	4665      	mov	r5, ip
 8000eb2:	4626      	mov	r6, r4
 8000eb4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000eb6:	6028      	str	r0, [r5, #0]
 8000eb8:	6069      	str	r1, [r5, #4]
 8000eba:	60aa      	str	r2, [r5, #8]
 8000ebc:	60eb      	str	r3, [r5, #12]
 8000ebe:	3410      	adds	r4, #16
 8000ec0:	f10c 0c10 	add.w	ip, ip, #16
 8000ec4:	4574      	cmp	r4, lr
 8000ec6:	d1f3      	bne.n	8000eb0 <tcp_http_mt+0x8f0>
 8000ec8:	4663      	mov	r3, ip
 8000eca:	4622      	mov	r2, r4
 8000ecc:	6810      	ldr	r0, [r2, #0]
 8000ece:	6018      	str	r0, [r3, #0]
 8000ed0:	8892      	ldrh	r2, [r2, #4]
 8000ed2:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>6:  <input type='text' name='ipDestino6'></td>");
 8000ed4:	6838      	ldr	r0, [r7, #0]
 8000ed6:	f7ff f93b 	bl	8000150 <strlen>
 8000eda:	4603      	mov	r3, r0
 8000edc:	461a      	mov	r2, r3
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	4abd      	ldr	r2, [pc, #756]	; (80011d8 <tcp_http_mt+0xc18>)
 8000ee4:	4614      	mov	r4, r2
 8000ee6:	469c      	mov	ip, r3
 8000ee8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000eec:	4665      	mov	r5, ip
 8000eee:	4626      	mov	r6, r4
 8000ef0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000ef2:	6028      	str	r0, [r5, #0]
 8000ef4:	6069      	str	r1, [r5, #4]
 8000ef6:	60aa      	str	r2, [r5, #8]
 8000ef8:	60eb      	str	r3, [r5, #12]
 8000efa:	3410      	adds	r4, #16
 8000efc:	f10c 0c10 	add.w	ip, ip, #16
 8000f00:	4574      	cmp	r4, lr
 8000f02:	d1f3      	bne.n	8000eec <tcp_http_mt+0x92c>
 8000f04:	4663      	mov	r3, ip
 8000f06:	4622      	mov	r2, r4
 8000f08:	6810      	ldr	r0, [r2, #0]
 8000f0a:	6018      	str	r0, [r3, #0]
 8000f0c:	8891      	ldrh	r1, [r2, #4]
 8000f0e:	7992      	ldrb	r2, [r2, #6]
 8000f10:	8099      	strh	r1, [r3, #4]
 8000f12:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino6'></td></tr>");
 8000f14:	6838      	ldr	r0, [r7, #0]
 8000f16:	f7ff f91b 	bl	8000150 <strlen>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	4413      	add	r3, r2
 8000f22:	4aae      	ldr	r2, [pc, #696]	; (80011dc <tcp_http_mt+0xc1c>)
 8000f24:	4614      	mov	r4, r2
 8000f26:	469c      	mov	ip, r3
 8000f28:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000f2c:	4665      	mov	r5, ip
 8000f2e:	4626      	mov	r6, r4
 8000f30:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f32:	6028      	str	r0, [r5, #0]
 8000f34:	6069      	str	r1, [r5, #4]
 8000f36:	60aa      	str	r2, [r5, #8]
 8000f38:	60eb      	str	r3, [r5, #12]
 8000f3a:	3410      	adds	r4, #16
 8000f3c:	f10c 0c10 	add.w	ip, ip, #16
 8000f40:	4574      	cmp	r4, lr
 8000f42:	d1f3      	bne.n	8000f2c <tcp_http_mt+0x96c>
 8000f44:	4663      	mov	r3, ip
 8000f46:	4622      	mov	r2, r4
 8000f48:	6810      	ldr	r0, [r2, #0]
 8000f4a:	6018      	str	r0, [r3, #0]
 8000f4c:	8892      	ldrh	r2, [r2, #4]
 8000f4e:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>7:  <input type='text' name='ipDestino7'></td>");
 8000f50:	6838      	ldr	r0, [r7, #0]
 8000f52:	f7ff f8fd 	bl	8000150 <strlen>
 8000f56:	4603      	mov	r3, r0
 8000f58:	461a      	mov	r2, r3
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	4aa0      	ldr	r2, [pc, #640]	; (80011e0 <tcp_http_mt+0xc20>)
 8000f60:	4614      	mov	r4, r2
 8000f62:	469c      	mov	ip, r3
 8000f64:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000f68:	4665      	mov	r5, ip
 8000f6a:	4626      	mov	r6, r4
 8000f6c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f6e:	6028      	str	r0, [r5, #0]
 8000f70:	6069      	str	r1, [r5, #4]
 8000f72:	60aa      	str	r2, [r5, #8]
 8000f74:	60eb      	str	r3, [r5, #12]
 8000f76:	3410      	adds	r4, #16
 8000f78:	f10c 0c10 	add.w	ip, ip, #16
 8000f7c:	4574      	cmp	r4, lr
 8000f7e:	d1f3      	bne.n	8000f68 <tcp_http_mt+0x9a8>
 8000f80:	4663      	mov	r3, ip
 8000f82:	4622      	mov	r2, r4
 8000f84:	6810      	ldr	r0, [r2, #0]
 8000f86:	6018      	str	r0, [r3, #0]
 8000f88:	8891      	ldrh	r1, [r2, #4]
 8000f8a:	7992      	ldrb	r2, [r2, #6]
 8000f8c:	8099      	strh	r1, [r3, #4]
 8000f8e:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino7'></td></tr>");
 8000f90:	6838      	ldr	r0, [r7, #0]
 8000f92:	f7ff f8dd 	bl	8000150 <strlen>
 8000f96:	4603      	mov	r3, r0
 8000f98:	461a      	mov	r2, r3
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4a91      	ldr	r2, [pc, #580]	; (80011e4 <tcp_http_mt+0xc24>)
 8000fa0:	4614      	mov	r4, r2
 8000fa2:	469c      	mov	ip, r3
 8000fa4:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000fa8:	4665      	mov	r5, ip
 8000faa:	4626      	mov	r6, r4
 8000fac:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000fae:	6028      	str	r0, [r5, #0]
 8000fb0:	6069      	str	r1, [r5, #4]
 8000fb2:	60aa      	str	r2, [r5, #8]
 8000fb4:	60eb      	str	r3, [r5, #12]
 8000fb6:	3410      	adds	r4, #16
 8000fb8:	f10c 0c10 	add.w	ip, ip, #16
 8000fbc:	4574      	cmp	r4, lr
 8000fbe:	d1f3      	bne.n	8000fa8 <tcp_http_mt+0x9e8>
 8000fc0:	4663      	mov	r3, ip
 8000fc2:	4622      	mov	r2, r4
 8000fc4:	6810      	ldr	r0, [r2, #0]
 8000fc6:	6018      	str	r0, [r3, #0]
 8000fc8:	8892      	ldrh	r2, [r2, #4]
 8000fca:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>8:  <input type='text' name='ipDestino8'></td>");
 8000fcc:	6838      	ldr	r0, [r7, #0]
 8000fce:	f7ff f8bf 	bl	8000150 <strlen>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	4413      	add	r3, r2
 8000fda:	4a83      	ldr	r2, [pc, #524]	; (80011e8 <tcp_http_mt+0xc28>)
 8000fdc:	4614      	mov	r4, r2
 8000fde:	469c      	mov	ip, r3
 8000fe0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000fe4:	4665      	mov	r5, ip
 8000fe6:	4626      	mov	r6, r4
 8000fe8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000fea:	6028      	str	r0, [r5, #0]
 8000fec:	6069      	str	r1, [r5, #4]
 8000fee:	60aa      	str	r2, [r5, #8]
 8000ff0:	60eb      	str	r3, [r5, #12]
 8000ff2:	3410      	adds	r4, #16
 8000ff4:	f10c 0c10 	add.w	ip, ip, #16
 8000ff8:	4574      	cmp	r4, lr
 8000ffa:	d1f3      	bne.n	8000fe4 <tcp_http_mt+0xa24>
 8000ffc:	4663      	mov	r3, ip
 8000ffe:	4622      	mov	r2, r4
 8001000:	6810      	ldr	r0, [r2, #0]
 8001002:	6018      	str	r0, [r3, #0]
 8001004:	8891      	ldrh	r1, [r2, #4]
 8001006:	7992      	ldrb	r2, [r2, #6]
 8001008:	8099      	strh	r1, [r3, #4]
 800100a:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino8'></td></tr>");
 800100c:	6838      	ldr	r0, [r7, #0]
 800100e:	f7ff f89f 	bl	8000150 <strlen>
 8001012:	4603      	mov	r3, r0
 8001014:	461a      	mov	r2, r3
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	4413      	add	r3, r2
 800101a:	4a74      	ldr	r2, [pc, #464]	; (80011ec <tcp_http_mt+0xc2c>)
 800101c:	4614      	mov	r4, r2
 800101e:	469c      	mov	ip, r3
 8001020:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001024:	4665      	mov	r5, ip
 8001026:	4626      	mov	r6, r4
 8001028:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800102a:	6028      	str	r0, [r5, #0]
 800102c:	6069      	str	r1, [r5, #4]
 800102e:	60aa      	str	r2, [r5, #8]
 8001030:	60eb      	str	r3, [r5, #12]
 8001032:	3410      	adds	r4, #16
 8001034:	f10c 0c10 	add.w	ip, ip, #16
 8001038:	4574      	cmp	r4, lr
 800103a:	d1f3      	bne.n	8001024 <tcp_http_mt+0xa64>
 800103c:	4663      	mov	r3, ip
 800103e:	4622      	mov	r2, r4
 8001040:	6810      	ldr	r0, [r2, #0]
 8001042:	6018      	str	r0, [r3, #0]
 8001044:	8892      	ldrh	r2, [r2, #4]
 8001046:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>9:  <input type='text' name='ipDestino9'></td>");
 8001048:	6838      	ldr	r0, [r7, #0]
 800104a:	f7ff f881 	bl	8000150 <strlen>
 800104e:	4603      	mov	r3, r0
 8001050:	461a      	mov	r2, r3
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	4413      	add	r3, r2
 8001056:	4a66      	ldr	r2, [pc, #408]	; (80011f0 <tcp_http_mt+0xc30>)
 8001058:	4614      	mov	r4, r2
 800105a:	469c      	mov	ip, r3
 800105c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001060:	4665      	mov	r5, ip
 8001062:	4626      	mov	r6, r4
 8001064:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001066:	6028      	str	r0, [r5, #0]
 8001068:	6069      	str	r1, [r5, #4]
 800106a:	60aa      	str	r2, [r5, #8]
 800106c:	60eb      	str	r3, [r5, #12]
 800106e:	3410      	adds	r4, #16
 8001070:	f10c 0c10 	add.w	ip, ip, #16
 8001074:	4574      	cmp	r4, lr
 8001076:	d1f3      	bne.n	8001060 <tcp_http_mt+0xaa0>
 8001078:	4663      	mov	r3, ip
 800107a:	4622      	mov	r2, r4
 800107c:	6810      	ldr	r0, [r2, #0]
 800107e:	6018      	str	r0, [r3, #0]
 8001080:	8891      	ldrh	r1, [r2, #4]
 8001082:	7992      	ldrb	r2, [r2, #6]
 8001084:	8099      	strh	r1, [r3, #4]
 8001086:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino9'></td></tr>");
 8001088:	6838      	ldr	r0, [r7, #0]
 800108a:	f7ff f861 	bl	8000150 <strlen>
 800108e:	4603      	mov	r3, r0
 8001090:	461a      	mov	r2, r3
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	4413      	add	r3, r2
 8001096:	4a57      	ldr	r2, [pc, #348]	; (80011f4 <tcp_http_mt+0xc34>)
 8001098:	4614      	mov	r4, r2
 800109a:	469c      	mov	ip, r3
 800109c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80010a0:	4665      	mov	r5, ip
 80010a2:	4626      	mov	r6, r4
 80010a4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010a6:	6028      	str	r0, [r5, #0]
 80010a8:	6069      	str	r1, [r5, #4]
 80010aa:	60aa      	str	r2, [r5, #8]
 80010ac:	60eb      	str	r3, [r5, #12]
 80010ae:	3410      	adds	r4, #16
 80010b0:	f10c 0c10 	add.w	ip, ip, #16
 80010b4:	4574      	cmp	r4, lr
 80010b6:	d1f3      	bne.n	80010a0 <tcp_http_mt+0xae0>
 80010b8:	4663      	mov	r3, ip
 80010ba:	4622      	mov	r2, r4
 80010bc:	6810      	ldr	r0, [r2, #0]
 80010be:	6018      	str	r0, [r3, #0]
 80010c0:	8892      	ldrh	r2, [r2, #4]
 80010c2:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>10: <input type='text' name='ipDestino10'></td>");
 80010c4:	6838      	ldr	r0, [r7, #0]
 80010c6:	f7ff f843 	bl	8000150 <strlen>
 80010ca:	4603      	mov	r3, r0
 80010cc:	461a      	mov	r2, r3
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	4413      	add	r3, r2
 80010d2:	4a49      	ldr	r2, [pc, #292]	; (80011f8 <tcp_http_mt+0xc38>)
 80010d4:	4614      	mov	r4, r2
 80010d6:	469c      	mov	ip, r3
 80010d8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80010dc:	4665      	mov	r5, ip
 80010de:	4626      	mov	r6, r4
 80010e0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010e2:	6028      	str	r0, [r5, #0]
 80010e4:	6069      	str	r1, [r5, #4]
 80010e6:	60aa      	str	r2, [r5, #8]
 80010e8:	60eb      	str	r3, [r5, #12]
 80010ea:	3410      	adds	r4, #16
 80010ec:	f10c 0c10 	add.w	ip, ip, #16
 80010f0:	4574      	cmp	r4, lr
 80010f2:	d1f3      	bne.n	80010dc <tcp_http_mt+0xb1c>
 80010f4:	4662      	mov	r2, ip
 80010f6:	4623      	mov	r3, r4
 80010f8:	cb03      	ldmia	r3!, {r0, r1}
 80010fa:	6010      	str	r0, [r2, #0]
 80010fc:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino10'></td></tr>");
 80010fe:	6838      	ldr	r0, [r7, #0]
 8001100:	f7ff f826 	bl	8000150 <strlen>
 8001104:	4603      	mov	r3, r0
 8001106:	461a      	mov	r2, r3
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	4413      	add	r3, r2
 800110c:	4a3b      	ldr	r2, [pc, #236]	; (80011fc <tcp_http_mt+0xc3c>)
 800110e:	4614      	mov	r4, r2
 8001110:	469c      	mov	ip, r3
 8001112:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001116:	4665      	mov	r5, ip
 8001118:	4626      	mov	r6, r4
 800111a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800111c:	6028      	str	r0, [r5, #0]
 800111e:	6069      	str	r1, [r5, #4]
 8001120:	60aa      	str	r2, [r5, #8]
 8001122:	60eb      	str	r3, [r5, #12]
 8001124:	3410      	adds	r4, #16
 8001126:	f10c 0c10 	add.w	ip, ip, #16
 800112a:	4574      	cmp	r4, lr
 800112c:	d1f3      	bne.n	8001116 <tcp_http_mt+0xb56>
 800112e:	4663      	mov	r3, ip
 8001130:	4622      	mov	r2, r4
 8001132:	6810      	ldr	r0, [r2, #0]
 8001134:	6018      	str	r0, [r3, #0]
 8001136:	8891      	ldrh	r1, [r2, #4]
 8001138:	7992      	ldrb	r2, [r2, #6]
 800113a:	8099      	strh	r1, [r3, #4]
 800113c:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>11: <input type='text' name='ipDestino11'></td>");
 800113e:	6838      	ldr	r0, [r7, #0]
 8001140:	f7ff f806 	bl	8000150 <strlen>
 8001144:	4603      	mov	r3, r0
 8001146:	461a      	mov	r2, r3
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	4413      	add	r3, r2
 800114c:	4a2c      	ldr	r2, [pc, #176]	; (8001200 <tcp_http_mt+0xc40>)
 800114e:	4614      	mov	r4, r2
 8001150:	469c      	mov	ip, r3
 8001152:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001156:	4665      	mov	r5, ip
 8001158:	4626      	mov	r6, r4
 800115a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800115c:	6028      	str	r0, [r5, #0]
 800115e:	6069      	str	r1, [r5, #4]
 8001160:	60aa      	str	r2, [r5, #8]
 8001162:	60eb      	str	r3, [r5, #12]
 8001164:	3410      	adds	r4, #16
 8001166:	f10c 0c10 	add.w	ip, ip, #16
 800116a:	4574      	cmp	r4, lr
 800116c:	d1f3      	bne.n	8001156 <tcp_http_mt+0xb96>
 800116e:	4662      	mov	r2, ip
 8001170:	4623      	mov	r3, r4
 8001172:	cb03      	ldmia	r3!, {r0, r1}
 8001174:	6010      	str	r0, [r2, #0]
 8001176:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino11'></td></tr>");
 8001178:	6838      	ldr	r0, [r7, #0]
 800117a:	f7fe ffe9 	bl	8000150 <strlen>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	4413      	add	r3, r2
 8001186:	4a1f      	ldr	r2, [pc, #124]	; (8001204 <tcp_http_mt+0xc44>)
 8001188:	4614      	mov	r4, r2
 800118a:	469c      	mov	ip, r3
 800118c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001190:	4665      	mov	r5, ip
 8001192:	4626      	mov	r6, r4
 8001194:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001196:	6028      	str	r0, [r5, #0]
 8001198:	6069      	str	r1, [r5, #4]
 800119a:	60aa      	str	r2, [r5, #8]
 800119c:	60eb      	str	r3, [r5, #12]
 800119e:	3410      	adds	r4, #16
 80011a0:	f10c 0c10 	add.w	ip, ip, #16
 80011a4:	4574      	cmp	r4, lr
 80011a6:	d1f3      	bne.n	8001190 <tcp_http_mt+0xbd0>
 80011a8:	4663      	mov	r3, ip
 80011aa:	4622      	mov	r2, r4
 80011ac:	6810      	ldr	r0, [r2, #0]
 80011ae:	6018      	str	r0, [r3, #0]
 80011b0:	8891      	ldrh	r1, [r2, #4]
 80011b2:	7992      	ldrb	r2, [r2, #6]
 80011b4:	8099      	strh	r1, [r3, #4]
 80011b6:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>12: <input type='text' name='ipDestino12'></td>");
 80011b8:	6838      	ldr	r0, [r7, #0]
 80011ba:	f7fe ffc9 	bl	8000150 <strlen>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	4413      	add	r3, r2
 80011c6:	4a10      	ldr	r2, [pc, #64]	; (8001208 <tcp_http_mt+0xc48>)
 80011c8:	4614      	mov	r4, r2
 80011ca:	469c      	mov	ip, r3
 80011cc:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80011d0:	e01c      	b.n	800120c <tcp_http_mt+0xc4c>
 80011d2:	bf00      	nop
 80011d4:	08008ecc 	.word	0x08008ecc
 80011d8:	08008f04 	.word	0x08008f04
 80011dc:	08008f3c 	.word	0x08008f3c
 80011e0:	08008f74 	.word	0x08008f74
 80011e4:	08008fac 	.word	0x08008fac
 80011e8:	08008fe4 	.word	0x08008fe4
 80011ec:	0800901c 	.word	0x0800901c
 80011f0:	08009054 	.word	0x08009054
 80011f4:	0800908c 	.word	0x0800908c
 80011f8:	080090c4 	.word	0x080090c4
 80011fc:	080090fc 	.word	0x080090fc
 8001200:	08009134 	.word	0x08009134
 8001204:	0800916c 	.word	0x0800916c
 8001208:	080091a4 	.word	0x080091a4
 800120c:	4665      	mov	r5, ip
 800120e:	4626      	mov	r6, r4
 8001210:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001212:	6028      	str	r0, [r5, #0]
 8001214:	6069      	str	r1, [r5, #4]
 8001216:	60aa      	str	r2, [r5, #8]
 8001218:	60eb      	str	r3, [r5, #12]
 800121a:	3410      	adds	r4, #16
 800121c:	f10c 0c10 	add.w	ip, ip, #16
 8001220:	4574      	cmp	r4, lr
 8001222:	d1f3      	bne.n	800120c <tcp_http_mt+0xc4c>
 8001224:	4662      	mov	r2, ip
 8001226:	4623      	mov	r3, r4
 8001228:	cb03      	ldmia	r3!, {r0, r1}
 800122a:	6010      	str	r0, [r2, #0]
 800122c:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino12'></td></tr>");
 800122e:	6838      	ldr	r0, [r7, #0]
 8001230:	f7fe ff8e 	bl	8000150 <strlen>
 8001234:	4603      	mov	r3, r0
 8001236:	461a      	mov	r2, r3
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4aae      	ldr	r2, [pc, #696]	; (80014f8 <tcp_http_mt+0xf38>)
 800123e:	4614      	mov	r4, r2
 8001240:	469c      	mov	ip, r3
 8001242:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001246:	4665      	mov	r5, ip
 8001248:	4626      	mov	r6, r4
 800124a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800124c:	6028      	str	r0, [r5, #0]
 800124e:	6069      	str	r1, [r5, #4]
 8001250:	60aa      	str	r2, [r5, #8]
 8001252:	60eb      	str	r3, [r5, #12]
 8001254:	3410      	adds	r4, #16
 8001256:	f10c 0c10 	add.w	ip, ip, #16
 800125a:	4574      	cmp	r4, lr
 800125c:	d1f3      	bne.n	8001246 <tcp_http_mt+0xc86>
 800125e:	4663      	mov	r3, ip
 8001260:	4622      	mov	r2, r4
 8001262:	6810      	ldr	r0, [r2, #0]
 8001264:	6018      	str	r0, [r3, #0]
 8001266:	8891      	ldrh	r1, [r2, #4]
 8001268:	7992      	ldrb	r2, [r2, #6]
 800126a:	8099      	strh	r1, [r3, #4]
 800126c:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>13: <input type='text' name='ipDestino13'></td>");
 800126e:	6838      	ldr	r0, [r7, #0]
 8001270:	f7fe ff6e 	bl	8000150 <strlen>
 8001274:	4603      	mov	r3, r0
 8001276:	461a      	mov	r2, r3
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	4413      	add	r3, r2
 800127c:	4a9f      	ldr	r2, [pc, #636]	; (80014fc <tcp_http_mt+0xf3c>)
 800127e:	4614      	mov	r4, r2
 8001280:	469c      	mov	ip, r3
 8001282:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001286:	4665      	mov	r5, ip
 8001288:	4626      	mov	r6, r4
 800128a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800128c:	6028      	str	r0, [r5, #0]
 800128e:	6069      	str	r1, [r5, #4]
 8001290:	60aa      	str	r2, [r5, #8]
 8001292:	60eb      	str	r3, [r5, #12]
 8001294:	3410      	adds	r4, #16
 8001296:	f10c 0c10 	add.w	ip, ip, #16
 800129a:	4574      	cmp	r4, lr
 800129c:	d1f3      	bne.n	8001286 <tcp_http_mt+0xcc6>
 800129e:	4662      	mov	r2, ip
 80012a0:	4623      	mov	r3, r4
 80012a2:	cb03      	ldmia	r3!, {r0, r1}
 80012a4:	6010      	str	r0, [r2, #0]
 80012a6:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino13'></td></tr>");
 80012a8:	6838      	ldr	r0, [r7, #0]
 80012aa:	f7fe ff51 	bl	8000150 <strlen>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461a      	mov	r2, r3
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	4413      	add	r3, r2
 80012b6:	4a92      	ldr	r2, [pc, #584]	; (8001500 <tcp_http_mt+0xf40>)
 80012b8:	4614      	mov	r4, r2
 80012ba:	469c      	mov	ip, r3
 80012bc:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80012c0:	4665      	mov	r5, ip
 80012c2:	4626      	mov	r6, r4
 80012c4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012c6:	6028      	str	r0, [r5, #0]
 80012c8:	6069      	str	r1, [r5, #4]
 80012ca:	60aa      	str	r2, [r5, #8]
 80012cc:	60eb      	str	r3, [r5, #12]
 80012ce:	3410      	adds	r4, #16
 80012d0:	f10c 0c10 	add.w	ip, ip, #16
 80012d4:	4574      	cmp	r4, lr
 80012d6:	d1f3      	bne.n	80012c0 <tcp_http_mt+0xd00>
 80012d8:	4663      	mov	r3, ip
 80012da:	4622      	mov	r2, r4
 80012dc:	6810      	ldr	r0, [r2, #0]
 80012de:	6018      	str	r0, [r3, #0]
 80012e0:	8891      	ldrh	r1, [r2, #4]
 80012e2:	7992      	ldrb	r2, [r2, #6]
 80012e4:	8099      	strh	r1, [r3, #4]
 80012e6:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>14: <input type='text' name='ipDestino14'></td>");
 80012e8:	6838      	ldr	r0, [r7, #0]
 80012ea:	f7fe ff31 	bl	8000150 <strlen>
 80012ee:	4603      	mov	r3, r0
 80012f0:	461a      	mov	r2, r3
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	4413      	add	r3, r2
 80012f6:	4a83      	ldr	r2, [pc, #524]	; (8001504 <tcp_http_mt+0xf44>)
 80012f8:	4614      	mov	r4, r2
 80012fa:	469c      	mov	ip, r3
 80012fc:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001300:	4665      	mov	r5, ip
 8001302:	4626      	mov	r6, r4
 8001304:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001306:	6028      	str	r0, [r5, #0]
 8001308:	6069      	str	r1, [r5, #4]
 800130a:	60aa      	str	r2, [r5, #8]
 800130c:	60eb      	str	r3, [r5, #12]
 800130e:	3410      	adds	r4, #16
 8001310:	f10c 0c10 	add.w	ip, ip, #16
 8001314:	4574      	cmp	r4, lr
 8001316:	d1f3      	bne.n	8001300 <tcp_http_mt+0xd40>
 8001318:	4662      	mov	r2, ip
 800131a:	4623      	mov	r3, r4
 800131c:	cb03      	ldmia	r3!, {r0, r1}
 800131e:	6010      	str	r0, [r2, #0]
 8001320:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino14'></td></tr>");
 8001322:	6838      	ldr	r0, [r7, #0]
 8001324:	f7fe ff14 	bl	8000150 <strlen>
 8001328:	4603      	mov	r3, r0
 800132a:	461a      	mov	r2, r3
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	4413      	add	r3, r2
 8001330:	4a75      	ldr	r2, [pc, #468]	; (8001508 <tcp_http_mt+0xf48>)
 8001332:	4614      	mov	r4, r2
 8001334:	469c      	mov	ip, r3
 8001336:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800133a:	4665      	mov	r5, ip
 800133c:	4626      	mov	r6, r4
 800133e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001340:	6028      	str	r0, [r5, #0]
 8001342:	6069      	str	r1, [r5, #4]
 8001344:	60aa      	str	r2, [r5, #8]
 8001346:	60eb      	str	r3, [r5, #12]
 8001348:	3410      	adds	r4, #16
 800134a:	f10c 0c10 	add.w	ip, ip, #16
 800134e:	4574      	cmp	r4, lr
 8001350:	d1f3      	bne.n	800133a <tcp_http_mt+0xd7a>
 8001352:	4663      	mov	r3, ip
 8001354:	4622      	mov	r2, r4
 8001356:	6810      	ldr	r0, [r2, #0]
 8001358:	6018      	str	r0, [r3, #0]
 800135a:	8891      	ldrh	r1, [r2, #4]
 800135c:	7992      	ldrb	r2, [r2, #6]
 800135e:	8099      	strh	r1, [r3, #4]
 8001360:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>15: <input type='text' name='ipDestino15'></td>");
 8001362:	6838      	ldr	r0, [r7, #0]
 8001364:	f7fe fef4 	bl	8000150 <strlen>
 8001368:	4603      	mov	r3, r0
 800136a:	461a      	mov	r2, r3
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	4413      	add	r3, r2
 8001370:	4a66      	ldr	r2, [pc, #408]	; (800150c <tcp_http_mt+0xf4c>)
 8001372:	4614      	mov	r4, r2
 8001374:	469c      	mov	ip, r3
 8001376:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800137a:	4665      	mov	r5, ip
 800137c:	4626      	mov	r6, r4
 800137e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001380:	6028      	str	r0, [r5, #0]
 8001382:	6069      	str	r1, [r5, #4]
 8001384:	60aa      	str	r2, [r5, #8]
 8001386:	60eb      	str	r3, [r5, #12]
 8001388:	3410      	adds	r4, #16
 800138a:	f10c 0c10 	add.w	ip, ip, #16
 800138e:	4574      	cmp	r4, lr
 8001390:	d1f3      	bne.n	800137a <tcp_http_mt+0xdba>
 8001392:	4662      	mov	r2, ip
 8001394:	4623      	mov	r3, r4
 8001396:	cb03      	ldmia	r3!, {r0, r1}
 8001398:	6010      	str	r0, [r2, #0]
 800139a:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino15'></td></tr>");
 800139c:	6838      	ldr	r0, [r7, #0]
 800139e:	f7fe fed7 	bl	8000150 <strlen>
 80013a2:	4603      	mov	r3, r0
 80013a4:	461a      	mov	r2, r3
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a59      	ldr	r2, [pc, #356]	; (8001510 <tcp_http_mt+0xf50>)
 80013ac:	4614      	mov	r4, r2
 80013ae:	469c      	mov	ip, r3
 80013b0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80013b4:	4665      	mov	r5, ip
 80013b6:	4626      	mov	r6, r4
 80013b8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013ba:	6028      	str	r0, [r5, #0]
 80013bc:	6069      	str	r1, [r5, #4]
 80013be:	60aa      	str	r2, [r5, #8]
 80013c0:	60eb      	str	r3, [r5, #12]
 80013c2:	3410      	adds	r4, #16
 80013c4:	f10c 0c10 	add.w	ip, ip, #16
 80013c8:	4574      	cmp	r4, lr
 80013ca:	d1f3      	bne.n	80013b4 <tcp_http_mt+0xdf4>
 80013cc:	4663      	mov	r3, ip
 80013ce:	4622      	mov	r2, r4
 80013d0:	6810      	ldr	r0, [r2, #0]
 80013d2:	6018      	str	r0, [r3, #0]
 80013d4:	8891      	ldrh	r1, [r2, #4]
 80013d6:	7992      	ldrb	r2, [r2, #6]
 80013d8:	8099      	strh	r1, [r3, #4]
 80013da:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>16: <input type='text' name='ipDestino16'></td>");
 80013dc:	6838      	ldr	r0, [r7, #0]
 80013de:	f7fe feb7 	bl	8000150 <strlen>
 80013e2:	4603      	mov	r3, r0
 80013e4:	461a      	mov	r2, r3
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	4413      	add	r3, r2
 80013ea:	4a4a      	ldr	r2, [pc, #296]	; (8001514 <tcp_http_mt+0xf54>)
 80013ec:	4614      	mov	r4, r2
 80013ee:	469c      	mov	ip, r3
 80013f0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80013f4:	4665      	mov	r5, ip
 80013f6:	4626      	mov	r6, r4
 80013f8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013fa:	6028      	str	r0, [r5, #0]
 80013fc:	6069      	str	r1, [r5, #4]
 80013fe:	60aa      	str	r2, [r5, #8]
 8001400:	60eb      	str	r3, [r5, #12]
 8001402:	3410      	adds	r4, #16
 8001404:	f10c 0c10 	add.w	ip, ip, #16
 8001408:	4574      	cmp	r4, lr
 800140a:	d1f3      	bne.n	80013f4 <tcp_http_mt+0xe34>
 800140c:	4662      	mov	r2, ip
 800140e:	4623      	mov	r3, r4
 8001410:	cb03      	ldmia	r3!, {r0, r1}
 8001412:	6010      	str	r0, [r2, #0]
 8001414:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino16'></td></tr>");
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	f7fe fe9a 	bl	8000150 <strlen>
 800141c:	4603      	mov	r3, r0
 800141e:	461a      	mov	r2, r3
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	4413      	add	r3, r2
 8001424:	4a3c      	ldr	r2, [pc, #240]	; (8001518 <tcp_http_mt+0xf58>)
 8001426:	4614      	mov	r4, r2
 8001428:	469c      	mov	ip, r3
 800142a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800142e:	4665      	mov	r5, ip
 8001430:	4626      	mov	r6, r4
 8001432:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001434:	6028      	str	r0, [r5, #0]
 8001436:	6069      	str	r1, [r5, #4]
 8001438:	60aa      	str	r2, [r5, #8]
 800143a:	60eb      	str	r3, [r5, #12]
 800143c:	3410      	adds	r4, #16
 800143e:	f10c 0c10 	add.w	ip, ip, #16
 8001442:	4574      	cmp	r4, lr
 8001444:	d1f3      	bne.n	800142e <tcp_http_mt+0xe6e>
 8001446:	4663      	mov	r3, ip
 8001448:	4622      	mov	r2, r4
 800144a:	6810      	ldr	r0, [r2, #0]
 800144c:	6018      	str	r0, [r3, #0]
 800144e:	8891      	ldrh	r1, [r2, #4]
 8001450:	7992      	ldrb	r2, [r2, #6]
 8001452:	8099      	strh	r1, [r3, #4]
 8001454:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "</table><br><button>Salvar</button><br><br><a href='http://");
 8001456:	6838      	ldr	r0, [r7, #0]
 8001458:	f7fe fe7a 	bl	8000150 <strlen>
 800145c:	4603      	mov	r3, r0
 800145e:	461a      	mov	r2, r3
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	4413      	add	r3, r2
 8001464:	4a2d      	ldr	r2, [pc, #180]	; (800151c <tcp_http_mt+0xf5c>)
 8001466:	4614      	mov	r4, r2
 8001468:	469c      	mov	ip, r3
 800146a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800146e:	4665      	mov	r5, ip
 8001470:	4626      	mov	r6, r4
 8001472:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001474:	6028      	str	r0, [r5, #0]
 8001476:	6069      	str	r1, [r5, #4]
 8001478:	60aa      	str	r2, [r5, #8]
 800147a:	60eb      	str	r3, [r5, #12]
 800147c:	3410      	adds	r4, #16
 800147e:	f10c 0c10 	add.w	ip, ip, #16
 8001482:	4574      	cmp	r4, lr
 8001484:	d1f3      	bne.n	800146e <tcp_http_mt+0xeae>
 8001486:	4665      	mov	r5, ip
 8001488:	4623      	mov	r3, r4
 800148a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800148c:	6028      	str	r0, [r5, #0]
 800148e:	6069      	str	r1, [r5, #4]
 8001490:	60aa      	str	r2, [r5, #8]
							strcat((char*)buf, &ipStr);
 8001492:	4923      	ldr	r1, [pc, #140]	; (8001520 <tcp_http_mt+0xf60>)
 8001494:	6838      	ldr	r0, [r7, #0]
 8001496:	f006 ffa2 	bl	80083de <strcat>
							strcat((char*)buf, "'>Voltar</a><br></center>");
 800149a:	6838      	ldr	r0, [r7, #0]
 800149c:	f7fe fe58 	bl	8000150 <strlen>
 80014a0:	4603      	mov	r3, r0
 80014a2:	461a      	mov	r2, r3
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	4a1e      	ldr	r2, [pc, #120]	; (8001524 <tcp_http_mt+0xf64>)
 80014aa:	461d      	mov	r5, r3
 80014ac:	4614      	mov	r4, r2
 80014ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014b0:	6028      	str	r0, [r5, #0]
 80014b2:	6069      	str	r1, [r5, #4]
 80014b4:	60aa      	str	r2, [r5, #8]
 80014b6:	60eb      	str	r3, [r5, #12]
 80014b8:	cc03      	ldmia	r4!, {r0, r1}
 80014ba:	6128      	str	r0, [r5, #16]
 80014bc:	6169      	str	r1, [r5, #20]
 80014be:	8823      	ldrh	r3, [r4, #0]
 80014c0:	832b      	strh	r3, [r5, #24]

							strcat((char*)buf, "</body>");
 80014c2:	6838      	ldr	r0, [r7, #0]
 80014c4:	f7fe fe44 	bl	8000150 <strlen>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461a      	mov	r2, r3
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	4413      	add	r3, r2
 80014d0:	4915      	ldr	r1, [pc, #84]	; (8001528 <tcp_http_mt+0xf68>)
 80014d2:	461a      	mov	r2, r3
 80014d4:	460b      	mov	r3, r1
 80014d6:	cb03      	ldmia	r3!, {r0, r1}
 80014d8:	6010      	str	r0, [r2, #0]
 80014da:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 80014dc:	6838      	ldr	r0, [r7, #0]
 80014de:	f7fe fe37 	bl	8000150 <strlen>
 80014e2:	4603      	mov	r3, r0
 80014e4:	461a      	mov	r2, r3
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	4413      	add	r3, r2
 80014ea:	4910      	ldr	r1, [pc, #64]	; (800152c <tcp_http_mt+0xf6c>)
 80014ec:	461a      	mov	r2, r3
 80014ee:	460b      	mov	r3, r1
 80014f0:	cb03      	ldmia	r3!, {r0, r1}
 80014f2:	6010      	str	r0, [r2, #0]
 80014f4:	6051      	str	r1, [r2, #4]
 80014f6:	e139      	b.n	800176c <tcp_http_mt+0x11ac>
 80014f8:	080091dc 	.word	0x080091dc
 80014fc:	08009214 	.word	0x08009214
 8001500:	0800924c 	.word	0x0800924c
 8001504:	08009284 	.word	0x08009284
 8001508:	080092bc 	.word	0x080092bc
 800150c:	080092f4 	.word	0x080092f4
 8001510:	0800932c 	.word	0x0800932c
 8001514:	08009364 	.word	0x08009364
 8001518:	0800939c 	.word	0x0800939c
 800151c:	080093d4 	.word	0x080093d4
 8001520:	20002e20 	.word	0x20002e20
 8001524:	08008bf4 	.word	0x08008bf4
 8001528:	08008c10 	.word	0x08008c10
 800152c:	08008c18 	.word	0x08008c18
						}
						else
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	4ac3      	ldr	r2, [pc, #780]	; (8001840 <tcp_http_mt+0x1280>)
 8001534:	4614      	mov	r4, r2
 8001536:	469c      	mov	ip, r3
 8001538:	f104 0e20 	add.w	lr, r4, #32
 800153c:	4665      	mov	r5, ip
 800153e:	4626      	mov	r6, r4
 8001540:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001542:	6028      	str	r0, [r5, #0]
 8001544:	6069      	str	r1, [r5, #4]
 8001546:	60aa      	str	r2, [r5, #8]
 8001548:	60eb      	str	r3, [r5, #12]
 800154a:	3410      	adds	r4, #16
 800154c:	f10c 0c10 	add.w	ip, ip, #16
 8001550:	4574      	cmp	r4, lr
 8001552:	d1f3      	bne.n	800153c <tcp_http_mt+0xf7c>
 8001554:	4665      	mov	r5, ip
 8001556:	4623      	mov	r3, r4
 8001558:	cb07      	ldmia	r3!, {r0, r1, r2}
 800155a:	6028      	str	r0, [r5, #0]
 800155c:	6069      	str	r1, [r5, #4]
 800155e:	60aa      	str	r2, [r5, #8]
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 8001564:	6838      	ldr	r0, [r7, #0]
 8001566:	f7fe fdf3 	bl	8000150 <strlen>
 800156a:	4603      	mov	r3, r0
 800156c:	461a      	mov	r2, r3
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	4413      	add	r3, r2
 8001572:	4ab4      	ldr	r2, [pc, #720]	; (8001844 <tcp_http_mt+0x1284>)
 8001574:	461c      	mov	r4, r3
 8001576:	4613      	mov	r3, r2
 8001578:	cb07      	ldmia	r3!, {r0, r1, r2}
 800157a:	6020      	str	r0, [r4, #0]
 800157c:	6061      	str	r1, [r4, #4]
 800157e:	60a2      	str	r2, [r4, #8]
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Escrava Config</title>");
 8001584:	6838      	ldr	r0, [r7, #0]
 8001586:	f7fe fde3 	bl	8000150 <strlen>
 800158a:	4603      	mov	r3, r0
 800158c:	461a      	mov	r2, r3
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	4413      	add	r3, r2
 8001592:	4aad      	ldr	r2, [pc, #692]	; (8001848 <tcp_http_mt+0x1288>)
 8001594:	461d      	mov	r5, r3
 8001596:	4614      	mov	r4, r2
 8001598:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800159a:	6028      	str	r0, [r5, #0]
 800159c:	6069      	str	r1, [r5, #4]
 800159e:	60aa      	str	r2, [r5, #8]
 80015a0:	60eb      	str	r3, [r5, #12]
 80015a2:	cc07      	ldmia	r4!, {r0, r1, r2}
 80015a4:	6128      	str	r0, [r5, #16]
 80015a6:	6169      	str	r1, [r5, #20]
 80015a8:	61aa      	str	r2, [r5, #24]
 80015aa:	8823      	ldrh	r3, [r4, #0]
 80015ac:	83ab      	strh	r3, [r5, #28]
							strcat((char*)buf, "</head>");
 80015ae:	6838      	ldr	r0, [r7, #0]
 80015b0:	f7fe fdce 	bl	8000150 <strlen>
 80015b4:	4603      	mov	r3, r0
 80015b6:	461a      	mov	r2, r3
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	4413      	add	r3, r2
 80015bc:	49a3      	ldr	r1, [pc, #652]	; (800184c <tcp_http_mt+0x128c>)
 80015be:	461a      	mov	r2, r3
 80015c0:	460b      	mov	r3, r1
 80015c2:	cb03      	ldmia	r3!, {r0, r1}
 80015c4:	6010      	str	r0, [r2, #0]
 80015c6:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 80015c8:	6838      	ldr	r0, [r7, #0]
 80015ca:	f7fe fdc1 	bl	8000150 <strlen>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	4413      	add	r3, r2
 80015d6:	4a9e      	ldr	r2, [pc, #632]	; (8001850 <tcp_http_mt+0x1290>)
 80015d8:	6810      	ldr	r0, [r2, #0]
 80015da:	6018      	str	r0, [r3, #0]
 80015dc:	8891      	ldrh	r1, [r2, #4]
 80015de:	7992      	ldrb	r2, [r2, #6]
 80015e0:	8099      	strh	r1, [r3, #4]
 80015e2:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<div class = 'entradas'>");
 80015e4:	6838      	ldr	r0, [r7, #0]
 80015e6:	f7fe fdb3 	bl	8000150 <strlen>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	4413      	add	r3, r2
 80015f2:	4a98      	ldr	r2, [pc, #608]	; (8001854 <tcp_http_mt+0x1294>)
 80015f4:	461d      	mov	r5, r3
 80015f6:	4614      	mov	r4, r2
 80015f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015fa:	6028      	str	r0, [r5, #0]
 80015fc:	6069      	str	r1, [r5, #4]
 80015fe:	60aa      	str	r2, [r5, #8]
 8001600:	60eb      	str	r3, [r5, #12]
 8001602:	cc03      	ldmia	r4!, {r0, r1}
 8001604:	6128      	str	r0, [r5, #16]
 8001606:	6169      	str	r1, [r5, #20]
 8001608:	7823      	ldrb	r3, [r4, #0]
 800160a:	762b      	strb	r3, [r5, #24]

							strcat((char*)buf, "<b><center>Menus para configuracao</b><br><br>");
 800160c:	6838      	ldr	r0, [r7, #0]
 800160e:	f7fe fd9f 	bl	8000150 <strlen>
 8001612:	4603      	mov	r3, r0
 8001614:	461a      	mov	r2, r3
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	4413      	add	r3, r2
 800161a:	4a8f      	ldr	r2, [pc, #572]	; (8001858 <tcp_http_mt+0x1298>)
 800161c:	4615      	mov	r5, r2
 800161e:	469c      	mov	ip, r3
 8001620:	f105 0e20 	add.w	lr, r5, #32
 8001624:	4664      	mov	r4, ip
 8001626:	462e      	mov	r6, r5
 8001628:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800162a:	6020      	str	r0, [r4, #0]
 800162c:	6061      	str	r1, [r4, #4]
 800162e:	60a2      	str	r2, [r4, #8]
 8001630:	60e3      	str	r3, [r4, #12]
 8001632:	3510      	adds	r5, #16
 8001634:	f10c 0c10 	add.w	ip, ip, #16
 8001638:	4575      	cmp	r5, lr
 800163a:	d1f3      	bne.n	8001624 <tcp_http_mt+0x1064>
 800163c:	4664      	mov	r4, ip
 800163e:	462b      	mov	r3, r5
 8001640:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001642:	6020      	str	r0, [r4, #0]
 8001644:	6061      	str	r1, [r4, #4]
 8001646:	60a2      	str	r2, [r4, #8]
 8001648:	881a      	ldrh	r2, [r3, #0]
 800164a:	789b      	ldrb	r3, [r3, #2]
 800164c:	81a2      	strh	r2, [r4, #12]
 800164e:	73a3      	strb	r3, [r4, #14]
							strcat((char*)buf, "<a href='http://");
 8001650:	6838      	ldr	r0, [r7, #0]
 8001652:	f7fe fd7d 	bl	8000150 <strlen>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	4413      	add	r3, r2
 800165e:	4a7f      	ldr	r2, [pc, #508]	; (800185c <tcp_http_mt+0x129c>)
 8001660:	461d      	mov	r5, r3
 8001662:	4614      	mov	r4, r2
 8001664:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001666:	6028      	str	r0, [r5, #0]
 8001668:	6069      	str	r1, [r5, #4]
 800166a:	60aa      	str	r2, [r5, #8]
 800166c:	60eb      	str	r3, [r5, #12]
 800166e:	7823      	ldrb	r3, [r4, #0]
 8001670:	742b      	strb	r3, [r5, #16]
							strcat((char*)buf, &ipStr);
 8001672:	497b      	ldr	r1, [pc, #492]	; (8001860 <tcp_http_mt+0x12a0>)
 8001674:	6838      	ldr	r0, [r7, #0]
 8001676:	f006 feb2 	bl	80083de <strcat>
							strcat((char*)buf,"/rede'>Configurar rede</a><br><br>");
 800167a:	6838      	ldr	r0, [r7, #0]
 800167c:	f7fe fd68 	bl	8000150 <strlen>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	4413      	add	r3, r2
 8001688:	4a76      	ldr	r2, [pc, #472]	; (8001864 <tcp_http_mt+0x12a4>)
 800168a:	4614      	mov	r4, r2
 800168c:	469c      	mov	ip, r3
 800168e:	f104 0e20 	add.w	lr, r4, #32
 8001692:	4665      	mov	r5, ip
 8001694:	4626      	mov	r6, r4
 8001696:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001698:	6028      	str	r0, [r5, #0]
 800169a:	6069      	str	r1, [r5, #4]
 800169c:	60aa      	str	r2, [r5, #8]
 800169e:	60eb      	str	r3, [r5, #12]
 80016a0:	3410      	adds	r4, #16
 80016a2:	f10c 0c10 	add.w	ip, ip, #16
 80016a6:	4574      	cmp	r4, lr
 80016a8:	d1f3      	bne.n	8001692 <tcp_http_mt+0x10d2>
 80016aa:	4663      	mov	r3, ip
 80016ac:	4622      	mov	r2, r4
 80016ae:	8811      	ldrh	r1, [r2, #0]
 80016b0:	7892      	ldrb	r2, [r2, #2]
 80016b2:	8019      	strh	r1, [r3, #0]
 80016b4:	709a      	strb	r2, [r3, #2]
							strcat((char*)buf, "<a href='http://");
 80016b6:	6838      	ldr	r0, [r7, #0]
 80016b8:	f7fe fd4a 	bl	8000150 <strlen>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	4a65      	ldr	r2, [pc, #404]	; (800185c <tcp_http_mt+0x129c>)
 80016c6:	461d      	mov	r5, r3
 80016c8:	4614      	mov	r4, r2
 80016ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016cc:	6028      	str	r0, [r5, #0]
 80016ce:	6069      	str	r1, [r5, #4]
 80016d0:	60aa      	str	r2, [r5, #8]
 80016d2:	60eb      	str	r3, [r5, #12]
 80016d4:	7823      	ldrb	r3, [r4, #0]
 80016d6:	742b      	strb	r3, [r5, #16]
							strcat((char*)buf, &ipStr);
 80016d8:	4961      	ldr	r1, [pc, #388]	; (8001860 <tcp_http_mt+0x12a0>)
 80016da:	6838      	ldr	r0, [r7, #0]
 80016dc:	f006 fe7f 	bl	80083de <strcat>
							strcat((char*)buf, "/interfaces'>Configurar interfaces\n</a><br>");
 80016e0:	6838      	ldr	r0, [r7, #0]
 80016e2:	f7fe fd35 	bl	8000150 <strlen>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	4413      	add	r3, r2
 80016ee:	4a5e      	ldr	r2, [pc, #376]	; (8001868 <tcp_http_mt+0x12a8>)
 80016f0:	4614      	mov	r4, r2
 80016f2:	469c      	mov	ip, r3
 80016f4:	f104 0e20 	add.w	lr, r4, #32
 80016f8:	4665      	mov	r5, ip
 80016fa:	4626      	mov	r6, r4
 80016fc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80016fe:	6028      	str	r0, [r5, #0]
 8001700:	6069      	str	r1, [r5, #4]
 8001702:	60aa      	str	r2, [r5, #8]
 8001704:	60eb      	str	r3, [r5, #12]
 8001706:	3410      	adds	r4, #16
 8001708:	f10c 0c10 	add.w	ip, ip, #16
 800170c:	4574      	cmp	r4, lr
 800170e:	d1f3      	bne.n	80016f8 <tcp_http_mt+0x1138>
 8001710:	4665      	mov	r5, ip
 8001712:	4623      	mov	r3, r4
 8001714:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001716:	6028      	str	r0, [r5, #0]
 8001718:	6069      	str	r1, [r5, #4]
 800171a:	60aa      	str	r2, [r5, #8]

							strcat((char*)buf, "</div>");
 800171c:	6838      	ldr	r0, [r7, #0]
 800171e:	f7fe fd17 	bl	8000150 <strlen>
 8001722:	4603      	mov	r3, r0
 8001724:	461a      	mov	r2, r3
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	4413      	add	r3, r2
 800172a:	4a50      	ldr	r2, [pc, #320]	; (800186c <tcp_http_mt+0x12ac>)
 800172c:	6810      	ldr	r0, [r2, #0]
 800172e:	6018      	str	r0, [r3, #0]
 8001730:	8891      	ldrh	r1, [r2, #4]
 8001732:	7992      	ldrb	r2, [r2, #6]
 8001734:	8099      	strh	r1, [r3, #4]
 8001736:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "</body>");
 8001738:	6838      	ldr	r0, [r7, #0]
 800173a:	f7fe fd09 	bl	8000150 <strlen>
 800173e:	4603      	mov	r3, r0
 8001740:	461a      	mov	r2, r3
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	4413      	add	r3, r2
 8001746:	494a      	ldr	r1, [pc, #296]	; (8001870 <tcp_http_mt+0x12b0>)
 8001748:	461a      	mov	r2, r3
 800174a:	460b      	mov	r3, r1
 800174c:	cb03      	ldmia	r3!, {r0, r1}
 800174e:	6010      	str	r0, [r2, #0]
 8001750:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 8001752:	6838      	ldr	r0, [r7, #0]
 8001754:	f7fe fcfc 	bl	8000150 <strlen>
 8001758:	4603      	mov	r3, r0
 800175a:	461a      	mov	r2, r3
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	4413      	add	r3, r2
 8001760:	4944      	ldr	r1, [pc, #272]	; (8001874 <tcp_http_mt+0x12b4>)
 8001762:	461a      	mov	r2, r3
 8001764:	460b      	mov	r3, r1
 8001766:	cb03      	ldmia	r3!, {r0, r1}
 8001768:	6010      	str	r0, [r2, #0]
 800176a:	6051      	str	r1, [r2, #4]
						}

						blocklen = strlen((char*)buf);
 800176c:	6838      	ldr	r0, [r7, #0]
 800176e:	f7fe fcef 	bl	8000150 <strlen>
 8001772:	4603      	mov	r3, r0
 8001774:	833b      	strh	r3, [r7, #24]

						ret = send(sn,buf,blocklen);
 8001776:	8b3a      	ldrh	r2, [r7, #24]
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	6839      	ldr	r1, [r7, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f001 f895 	bl	80028ac <send>
 8001782:	6178      	str	r0, [r7, #20]
						if(ret < 0)
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	2b00      	cmp	r3, #0
 8001788:	da05      	bge.n	8001796 <tcp_http_mt+0x11d6>
						{
							close(sn);
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	4618      	mov	r0, r3
 800178e:	f000 ff55 	bl	800263c <close>
							return ret;
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	e04f      	b.n	8001836 <tcp_http_mt+0x1276>
						}
						else
						{
							HTTP_reset(sn);
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe fef9 	bl	8000590 <HTTP_reset>
							disconnect(sn);
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f001 f80d 	bl	80027c0 <disconnect>
					if(flagHtmlGen == 1)
 80017a6:	e008      	b.n	80017ba <tcp_http_mt+0x11fa>
						}
					}
				}
				else
				{
					HTTP_reset(sn);
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fef0 	bl	8000590 <HTTP_reset>
					disconnect(sn);
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f001 f804 	bl	80027c0 <disconnect>
				}

        	  }
         }
         break;
 80017b8:	e035      	b.n	8001826 <tcp_http_mt+0x1266>
 80017ba:	e034      	b.n	8001826 <tcp_http_mt+0x1266>
      case SOCK_CLOSE_WAIT :

    	  HTTP_reset(sn);
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7fe fee6 	bl	8000590 <HTTP_reset>

         if((ret=disconnect(sn)) != SOCK_OK)
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 fffa 	bl	80027c0 <disconnect>
 80017cc:	4603      	mov	r3, r0
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d029      	beq.n	800182a <tcp_http_mt+0x126a>
         return ret;
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	e02d      	b.n	8001836 <tcp_http_mt+0x1276>

         break;
      case SOCK_INIT :

    	  HTTP_reset(sn);
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe fed7 	bl	8000590 <HTTP_reset>

         if( (ret = listen(sn)) != SOCK_OK) return ret;
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f000 ff85 	bl	80026f4 <listen>
 80017ea:	4603      	mov	r3, r0
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d01c      	beq.n	800182e <tcp_http_mt+0x126e>
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	e01e      	b.n	8001836 <tcp_http_mt+0x1276>
         break;
      case SOCK_CLOSED:

    	  HTTP_reset(sn);
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7fe fec8 	bl	8000590 <HTTP_reset>

         if((ret=socket(sn,Sn_MR_TCP,port,0x00)) != sn)
 8001800:	88ba      	ldrh	r2, [r7, #4]
 8001802:	79f8      	ldrb	r0, [r7, #7]
 8001804:	2300      	movs	r3, #0
 8001806:	2101      	movs	r1, #1
 8001808:	f000 fe20 	bl	800244c <socket>
 800180c:	4603      	mov	r3, r0
 800180e:	617b      	str	r3, [r7, #20]
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	697a      	ldr	r2, [r7, #20]
 8001814:	429a      	cmp	r2, r3
 8001816:	d00c      	beq.n	8001832 <tcp_http_mt+0x1272>
         return ret;
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	e00c      	b.n	8001836 <tcp_http_mt+0x1276>

         break;

      default:
    	  HTTP_reset(sn);
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe feb6 	bl	8000590 <HTTP_reset>
         break;
 8001824:	e006      	b.n	8001834 <tcp_http_mt+0x1274>
         break;
 8001826:	bf00      	nop
 8001828:	e004      	b.n	8001834 <tcp_http_mt+0x1274>
         break;
 800182a:	bf00      	nop
 800182c:	e002      	b.n	8001834 <tcp_http_mt+0x1274>
         break;
 800182e:	bf00      	nop
 8001830:	e000      	b.n	8001834 <tcp_http_mt+0x1274>
         break;
 8001832:	bf00      	nop
   }
   return 1;
 8001834:	2301      	movs	r3, #1
}
 8001836:	4618      	mov	r0, r3
 8001838:	3724      	adds	r7, #36	; 0x24
 800183a:	46bd      	mov	sp, r7
 800183c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800183e:	bf00      	nop
 8001840:	0800880c 	.word	0x0800880c
 8001844:	0800883c 	.word	0x0800883c
 8001848:	08009410 	.word	0x08009410
 800184c:	0800886c 	.word	0x0800886c
 8001850:	08008874 	.word	0x08008874
 8001854:	08009430 	.word	0x08009430
 8001858:	0800944c 	.word	0x0800944c
 800185c:	0800947c 	.word	0x0800947c
 8001860:	20002e20 	.word	0x20002e20
 8001864:	08009490 	.word	0x08009490
 8001868:	080094b4 	.word	0x080094b4
 800186c:	080094e0 	.word	0x080094e0
 8001870:	08008c10 	.word	0x08008c10
 8001874:	08008c18 	.word	0x08008c18

08001878 <save_to_flash>:

void save_to_flash(uint8_t *data)
{
 8001878:	b5b0      	push	{r4, r5, r7, lr}
 800187a:	b08e      	sub	sp, #56	; 0x38
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	466b      	mov	r3, sp
 8001882:	461d      	mov	r5, r3
	volatile uint32_t data_to_FLASH[(strlen((char*)data)/4)	+ (int)((strlen((char*)data) % 4) != 0)];
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7fe fc63 	bl	8000150 <strlen>
 800188a:	4603      	mov	r3, r0
 800188c:	089c      	lsrs	r4, r3, #2
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7fe fc5e 	bl	8000150 <strlen>
 8001894:	4603      	mov	r3, r0
 8001896:	f003 0303 	and.w	r3, r3, #3
 800189a:	2b00      	cmp	r3, #0
 800189c:	bf14      	ite	ne
 800189e:	2301      	movne	r3, #1
 80018a0:	2300      	moveq	r3, #0
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	18e0      	adds	r0, r4, r3
 80018a6:	4603      	mov	r3, r0
 80018a8:	3b01      	subs	r3, #1
 80018aa:	637b      	str	r3, [r7, #52]	; 0x34
 80018ac:	4601      	mov	r1, r0
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	f04f 0300 	mov.w	r3, #0
 80018b6:	f04f 0400 	mov.w	r4, #0
 80018ba:	0154      	lsls	r4, r2, #5
 80018bc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80018c0:	014b      	lsls	r3, r1, #5
 80018c2:	4601      	mov	r1, r0
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	f04f 0300 	mov.w	r3, #0
 80018cc:	f04f 0400 	mov.w	r4, #0
 80018d0:	0154      	lsls	r4, r2, #5
 80018d2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80018d6:	014b      	lsls	r3, r1, #5
 80018d8:	0083      	lsls	r3, r0, #2
 80018da:	3303      	adds	r3, #3
 80018dc:	3307      	adds	r3, #7
 80018de:	08db      	lsrs	r3, r3, #3
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	ebad 0d03 	sub.w	sp, sp, r3
 80018e6:	466b      	mov	r3, sp
 80018e8:	3303      	adds	r3, #3
 80018ea:	089b      	lsrs	r3, r3, #2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	633b      	str	r3, [r7, #48]	; 0x30
	memset((uint8_t*)data_to_FLASH, 0, strlen((char*)data_to_FLASH));
 80018f0:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 80018f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7fe fc2b 	bl	8000150 <strlen>
 80018fa:	4603      	mov	r3, r0
 80018fc:	461a      	mov	r2, r3
 80018fe:	2100      	movs	r1, #0
 8001900:	4620      	mov	r0, r4
 8001902:	f006 fd64 	bl	80083ce <memset>
	strcpy((char*)data_to_FLASH, (char*)data);
 8001906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	4618      	mov	r0, r3
 800190c:	f006 fd83 	bl	8008416 <strcpy>

	volatile uint32_t data_length = (strlen((char*)data_to_FLASH) / 4)
 8001910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fc1c 	bl	8000150 <strlen>
 8001918:	4603      	mov	r3, r0
 800191a:	089c      	lsrs	r4, r3, #2
									+ (int)((strlen((char*)data_to_FLASH) % 4) != 0);
 800191c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fc16 	bl	8000150 <strlen>
 8001924:	4603      	mov	r3, r0
 8001926:	f003 0303 	and.w	r3, r3, #3
 800192a:	2b00      	cmp	r3, #0
 800192c:	bf14      	ite	ne
 800192e:	2301      	movne	r3, #1
 8001930:	2300      	moveq	r3, #0
 8001932:	b2db      	uxtb	r3, r3
 8001934:	4423      	add	r3, r4
	volatile uint32_t data_length = (strlen((char*)data_to_FLASH) / 4)
 8001936:	62fb      	str	r3, [r7, #44]	; 0x2c
	volatile uint16_t pages = (strlen((char*)data)/page_size)
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7fe fc09 	bl	8000150 <strlen>
 800193e:	4603      	mov	r3, r0
 8001940:	0adb      	lsrs	r3, r3, #11
									+ (int)((strlen((char*)data)%page_size) != 0);
 8001942:	b29c      	uxth	r4, r3
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7fe fc03 	bl	8000150 <strlen>
 800194a:	4603      	mov	r3, r0
 800194c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001950:	2b00      	cmp	r3, #0
 8001952:	bf14      	ite	ne
 8001954:	2301      	movne	r3, #1
 8001956:	2300      	moveq	r3, #0
 8001958:	b2db      	uxtb	r3, r3
 800195a:	b29b      	uxth	r3, r3
 800195c:	4423      	add	r3, r4
 800195e:	b29b      	uxth	r3, r3
	volatile uint16_t pages = (strlen((char*)data)/page_size)
 8001960:	857b      	strh	r3, [r7, #42]	; 0x2a
	  /* Unlock the Flash to enable the flash control register access *************/
	  HAL_FLASH_Unlock();
 8001962:	f002 fa59 	bl	8003e18 <HAL_FLASH_Unlock>

	  /* Allow Access to option bytes sector */
	  HAL_FLASH_OB_Unlock();
 8001966:	f002 fa8d 	bl	8003e84 <HAL_FLASH_OB_Unlock>

	  /* Fill EraseInit structure*/
	  FLASH_EraseInitTypeDef EraseInitStruct;
	  EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800196a:	2300      	movs	r3, #0
 800196c:	61bb      	str	r3, [r7, #24]
	  EraseInitStruct.PageAddress = FLASH_STORAGE;
 800196e:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <save_to_flash+0x178>)
 8001970:	623b      	str	r3, [r7, #32]
	  EraseInitStruct.NbPages = pages;
 8001972:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001974:	b29b      	uxth	r3, r3
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
	  uint32_t PageError;

	  volatile uint32_t write_cnt=0, index=0;
 8001978:	2300      	movs	r3, #0
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	2300      	movs	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]

	  volatile HAL_StatusTypeDef status;
	  status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8001980:	f107 0214 	add.w	r2, r7, #20
 8001984:	f107 0318 	add.w	r3, r7, #24
 8001988:	4611      	mov	r1, r2
 800198a:	4618      	mov	r0, r3
 800198c:	f002 fb58 	bl	8004040 <HAL_FLASHEx_Erase>
 8001990:	4603      	mov	r3, r0
 8001992:	72fb      	strb	r3, [r7, #11]
	  while(index < data_length)
 8001994:	e01f      	b.n	80019d6 <save_to_flash+0x15e>
	  {
		  if (status == HAL_OK)
 8001996:	7afb      	ldrb	r3, [r7, #11]
 8001998:	b2db      	uxtb	r3, r3
 800199a:	2b00      	cmp	r3, #0
 800199c:	d11b      	bne.n	80019d6 <save_to_flash+0x15e>
		  {
			  status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_STORAGE+write_cnt, data_to_FLASH[index]);
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 80019a4:	f501 4120 	add.w	r1, r1, #40960	; 0xa000
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b0:	f04f 0400 	mov.w	r4, #0
 80019b4:	461a      	mov	r2, r3
 80019b6:	4623      	mov	r3, r4
 80019b8:	2002      	movs	r0, #2
 80019ba:	f002 f9bd 	bl	8003d38 <HAL_FLASH_Program>
 80019be:	4603      	mov	r3, r0
 80019c0:	72fb      	strb	r3, [r7, #11]
			  if(status == HAL_OK)
 80019c2:	7afb      	ldrb	r3, [r7, #11]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d105      	bne.n	80019d6 <save_to_flash+0x15e>
			  {
				  write_cnt += 4;
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	3304      	adds	r3, #4
 80019ce:	613b      	str	r3, [r7, #16]
				  index++;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	3301      	adds	r3, #1
 80019d4:	60fb      	str	r3, [r7, #12]
	  while(index < data_length)
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019da:	429a      	cmp	r2, r3
 80019dc:	d3db      	bcc.n	8001996 <save_to_flash+0x11e>
			  }
		  }
	  }

	  HAL_FLASH_OB_Lock();
 80019de:	f002 fa6d 	bl	8003ebc <HAL_FLASH_OB_Lock>
	  HAL_FLASH_Lock();
 80019e2:	f002 fa3f 	bl	8003e64 <HAL_FLASH_Lock>
 80019e6:	46ad      	mov	sp, r5
}
 80019e8:	bf00      	nop
 80019ea:	3738      	adds	r7, #56	; 0x38
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bdb0      	pop	{r4, r5, r7, pc}
 80019f0:	0800a000 	.word	0x0800a000

080019f4 <read_flash>:

void read_flash(uint8_t* data)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	volatile uint32_t read_data;
	volatile uint32_t read_cnt=0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
	do
	{
		read_data = *(uint32_t*)(FLASH_STORAGE + read_cnt);
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001a06:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	60fb      	str	r3, [r7, #12]
		if(read_data != 0xFFFFFFFF)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a14:	d020      	beq.n	8001a58 <read_flash+0x64>
		{
			data[read_cnt] = (uint8_t)read_data;
 8001a16:	68f9      	ldr	r1, [r7, #12]
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	b2ca      	uxtb	r2, r1
 8001a20:	701a      	strb	r2, [r3, #0]
			data[read_cnt + 1] = (uint8_t)(read_data >> 8);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	0a19      	lsrs	r1, r3, #8
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	b2ca      	uxtb	r2, r1
 8001a30:	701a      	strb	r2, [r3, #0]
			data[read_cnt + 2] = (uint8_t)(read_data >> 16);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	0c19      	lsrs	r1, r3, #16
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	3302      	adds	r3, #2
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	b2ca      	uxtb	r2, r1
 8001a40:	701a      	strb	r2, [r3, #0]
			data[read_cnt + 3] = (uint8_t)(read_data >> 24);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	0e19      	lsrs	r1, r3, #24
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	3303      	adds	r3, #3
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	b2ca      	uxtb	r2, r1
 8001a50:	701a      	strb	r2, [r3, #0]
			read_cnt += 4;
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	3304      	adds	r3, #4
 8001a56:	60bb      	str	r3, [r7, #8]
		}
	}while(read_data != 0xFFFFFFFF);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a5e:	d1cf      	bne.n	8001a00 <read_flash+0xc>
}
 8001a60:	bf00      	nop
 8001a62:	3714      	adds	r7, #20
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr

08001a6a <strremove>:

uint8_t *strremove(uint8_t *str, const uint8_t *sub) {
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b086      	sub	sp, #24
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	6039      	str	r1, [r7, #0]
    uint8_t *p, *q, *r;
    if ((q = r = strstr(str, sub)) != NULL) {
 8001a74:	6839      	ldr	r1, [r7, #0]
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f006 fce7 	bl	800844a <strstr>
 8001a7c:	6138      	str	r0, [r7, #16]
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d029      	beq.n	8001adc <strremove+0x72>
        size_t len = strlen(sub);
 8001a88:	6838      	ldr	r0, [r7, #0]
 8001a8a:	f7fe fb61 	bl	8000150 <strlen>
 8001a8e:	60f8      	str	r0, [r7, #12]
        while ((r = strstr(p = r + len, sub)) != NULL) {
 8001a90:	e00e      	b.n	8001ab0 <strremove+0x46>
            memmove(q, p, r - p);
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	461a      	mov	r2, r3
 8001a9a:	68b9      	ldr	r1, [r7, #8]
 8001a9c:	6978      	ldr	r0, [r7, #20]
 8001a9e:	f006 fc7d 	bl	800839c <memmove>
            q += r - p;
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	4413      	add	r3, r2
 8001aae:	617b      	str	r3, [r7, #20]
        while ((r = strstr(p = r + len, sub)) != NULL) {
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	6839      	ldr	r1, [r7, #0]
 8001aba:	68b8      	ldr	r0, [r7, #8]
 8001abc:	f006 fcc5 	bl	800844a <strstr>
 8001ac0:	6138      	str	r0, [r7, #16]
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d1e4      	bne.n	8001a92 <strremove+0x28>
        }
        memmove(q, p, strlen(p) + 1);
 8001ac8:	68b8      	ldr	r0, [r7, #8]
 8001aca:	f7fe fb41 	bl	8000150 <strlen>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	68b9      	ldr	r1, [r7, #8]
 8001ad6:	6978      	ldr	r0, [r7, #20]
 8001ad8:	f006 fc60 	bl	800839c <memmove>
    }
    return str;
 8001adc:	687b      	ldr	r3, [r7, #4]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <configNetwork>:

void configNetwork()
{
 8001ae8:	b5b0      	push	{r4, r5, r7, lr}
 8001aea:	b09c      	sub	sp, #112	; 0x70
 8001aec:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t memsize[2][8] = {{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 8001aee:	4b72      	ldr	r3, [pc, #456]	; (8001cb8 <configNetwork+0x1d0>)
 8001af0:	f107 041c 	add.w	r4, r7, #28
 8001af4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001af6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	read_flash(config_data);
 8001afa:	4870      	ldr	r0, [pc, #448]	; (8001cbc <configNetwork+0x1d4>)
 8001afc:	f7ff ff7a 	bl	80019f4 <read_flash>
	if(config_data[0] == '/' && config_data[1] == 'i' && config_data[2] == 'p')
 8001b00:	4b6e      	ldr	r3, [pc, #440]	; (8001cbc <configNetwork+0x1d4>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b2f      	cmp	r3, #47	; 0x2f
 8001b06:	f040 816e 	bne.w	8001de6 <configNetwork+0x2fe>
 8001b0a:	4b6c      	ldr	r3, [pc, #432]	; (8001cbc <configNetwork+0x1d4>)
 8001b0c:	785b      	ldrb	r3, [r3, #1]
 8001b0e:	2b69      	cmp	r3, #105	; 0x69
 8001b10:	f040 8169 	bne.w	8001de6 <configNetwork+0x2fe>
 8001b14:	4b69      	ldr	r3, [pc, #420]	; (8001cbc <configNetwork+0x1d4>)
 8001b16:	789b      	ldrb	r3, [r3, #2]
 8001b18:	2b70      	cmp	r3, #112	; 0x70
 8001b1a:	f040 8164 	bne.w	8001de6 <configNetwork+0x2fe>
	{
		strremove(config_data, "/ip:");
 8001b1e:	4968      	ldr	r1, [pc, #416]	; (8001cc0 <configNetwork+0x1d8>)
 8001b20:	4866      	ldr	r0, [pc, #408]	; (8001cbc <configNetwork+0x1d4>)
 8001b22:	f7ff ffa2 	bl	8001a6a <strremove>
		strremove(config_data, "mask:");
 8001b26:	4967      	ldr	r1, [pc, #412]	; (8001cc4 <configNetwork+0x1dc>)
 8001b28:	4864      	ldr	r0, [pc, #400]	; (8001cbc <configNetwork+0x1d4>)
 8001b2a:	f7ff ff9e 	bl	8001a6a <strremove>
		strremove(config_data, "port:");
 8001b2e:	4966      	ldr	r1, [pc, #408]	; (8001cc8 <configNetwork+0x1e0>)
 8001b30:	4862      	ldr	r0, [pc, #392]	; (8001cbc <configNetwork+0x1d4>)
 8001b32:	f7ff ff9a 	bl	8001a6a <strremove>
		strremove(config_data, "gateway:");
 8001b36:	4965      	ldr	r1, [pc, #404]	; (8001ccc <configNetwork+0x1e4>)
 8001b38:	4860      	ldr	r0, [pc, #384]	; (8001cbc <configNetwork+0x1d4>)
 8001b3a:	f7ff ff96 	bl	8001a6a <strremove>
		strremove(config_data, "dns1:");
 8001b3e:	4964      	ldr	r1, [pc, #400]	; (8001cd0 <configNetwork+0x1e8>)
 8001b40:	485e      	ldr	r0, [pc, #376]	; (8001cbc <configNetwork+0x1d4>)
 8001b42:	f7ff ff92 	bl	8001a6a <strremove>
		strremove(config_data, "dns2:");
 8001b46:	4963      	ldr	r1, [pc, #396]	; (8001cd4 <configNetwork+0x1ec>)
 8001b48:	485c      	ldr	r0, [pc, #368]	; (8001cbc <configNetwork+0x1d4>)
 8001b4a:	f7ff ff8e 	bl	8001a6a <strremove>
		uint8_t *p, *ipPointer, *maskPointer, *portPointer, *gatewayPointer, *dns1Pointer, *dns2Pointer;
		p = strtok(config_data, ",");
 8001b4e:	4962      	ldr	r1, [pc, #392]	; (8001cd8 <configNetwork+0x1f0>)
 8001b50:	485a      	ldr	r0, [pc, #360]	; (8001cbc <configNetwork+0x1d4>)
 8001b52:	f006 fc95 	bl	8008480 <strtok>
 8001b56:	66b8      	str	r0, [r7, #104]	; 0x68

		for(int i = 0; p != NULL; i++)
 8001b58:	2300      	movs	r3, #0
 8001b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b5c:	e02d      	b.n	8001bba <configNetwork+0xd2>
		{
			switch(i)
 8001b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b60:	2b05      	cmp	r3, #5
 8001b62:	d821      	bhi.n	8001ba8 <configNetwork+0xc0>
 8001b64:	a201      	add	r2, pc, #4	; (adr r2, 8001b6c <configNetwork+0x84>)
 8001b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6a:	bf00      	nop
 8001b6c:	08001b85 	.word	0x08001b85
 8001b70:	08001b8b 	.word	0x08001b8b
 8001b74:	08001b91 	.word	0x08001b91
 8001b78:	08001b97 	.word	0x08001b97
 8001b7c:	08001b9d 	.word	0x08001b9d
 8001b80:	08001ba3 	.word	0x08001ba3
			{
				case 0:
					ipPointer = p;
 8001b84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b86:	667b      	str	r3, [r7, #100]	; 0x64
					break;
 8001b88:	e00f      	b.n	8001baa <configNetwork+0xc2>
				case 1:
					maskPointer = p;
 8001b8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b8c:	663b      	str	r3, [r7, #96]	; 0x60
					break;
 8001b8e:	e00c      	b.n	8001baa <configNetwork+0xc2>
				case 2:
					portPointer = p;
 8001b90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b92:	65fb      	str	r3, [r7, #92]	; 0x5c
					break;
 8001b94:	e009      	b.n	8001baa <configNetwork+0xc2>
				case 3:
					gatewayPointer = p;
 8001b96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b98:	65bb      	str	r3, [r7, #88]	; 0x58
					break;
 8001b9a:	e006      	b.n	8001baa <configNetwork+0xc2>
				case 4:
					dns1Pointer = p;
 8001b9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b9e:	657b      	str	r3, [r7, #84]	; 0x54
					break;
 8001ba0:	e003      	b.n	8001baa <configNetwork+0xc2>
				case 5:
					dns2Pointer = p;
 8001ba2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ba4:	653b      	str	r3, [r7, #80]	; 0x50
					break;
 8001ba6:	e000      	b.n	8001baa <configNetwork+0xc2>
				default:
					break;
 8001ba8:	bf00      	nop
			}
			p = strtok(NULL, ",");
 8001baa:	494b      	ldr	r1, [pc, #300]	; (8001cd8 <configNetwork+0x1f0>)
 8001bac:	2000      	movs	r0, #0
 8001bae:	f006 fc67 	bl	8008480 <strtok>
 8001bb2:	66b8      	str	r0, [r7, #104]	; 0x68
		for(int i = 0; p != NULL; i++)
 8001bb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1ce      	bne.n	8001b5e <configNetwork+0x76>
		}

		p = strtok(ipPointer, ".");
 8001bc0:	4946      	ldr	r1, [pc, #280]	; (8001cdc <configNetwork+0x1f4>)
 8001bc2:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001bc4:	f006 fc5c 	bl	8008480 <strtok>
 8001bc8:	66b8      	str	r0, [r7, #104]	; 0x68

		for(int i = 0; p != NULL; i++)
 8001bca:	2300      	movs	r3, #0
 8001bcc:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bce:	e011      	b.n	8001bf4 <configNetwork+0x10c>
		{
			ip[i] = atoi(p);
 8001bd0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001bd2:	f006 fb9b 	bl	800830c <atoi>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	b2d9      	uxtb	r1, r3
 8001bda:	4a41      	ldr	r2, [pc, #260]	; (8001ce0 <configNetwork+0x1f8>)
 8001bdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bde:	4413      	add	r3, r2
 8001be0:	460a      	mov	r2, r1
 8001be2:	701a      	strb	r2, [r3, #0]
			p = strtok(NULL, ".");
 8001be4:	493d      	ldr	r1, [pc, #244]	; (8001cdc <configNetwork+0x1f4>)
 8001be6:	2000      	movs	r0, #0
 8001be8:	f006 fc4a 	bl	8008480 <strtok>
 8001bec:	66b8      	str	r0, [r7, #104]	; 0x68
		for(int i = 0; p != NULL; i++)
 8001bee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bf4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1ea      	bne.n	8001bd0 <configNetwork+0xe8>
		}

		p = strtok(maskPointer, ".");
 8001bfa:	4938      	ldr	r1, [pc, #224]	; (8001cdc <configNetwork+0x1f4>)
 8001bfc:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001bfe:	f006 fc3f 	bl	8008480 <strtok>
 8001c02:	66b8      	str	r0, [r7, #104]	; 0x68

		for(int i = 0; p != NULL; i++)
 8001c04:	2300      	movs	r3, #0
 8001c06:	647b      	str	r3, [r7, #68]	; 0x44
 8001c08:	e011      	b.n	8001c2e <configNetwork+0x146>
		{
			mask[i] = atoi(p);
 8001c0a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001c0c:	f006 fb7e 	bl	800830c <atoi>
 8001c10:	4603      	mov	r3, r0
 8001c12:	b2d9      	uxtb	r1, r3
 8001c14:	4a33      	ldr	r2, [pc, #204]	; (8001ce4 <configNetwork+0x1fc>)
 8001c16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c18:	4413      	add	r3, r2
 8001c1a:	460a      	mov	r2, r1
 8001c1c:	701a      	strb	r2, [r3, #0]
			p = strtok(NULL, ".");
 8001c1e:	492f      	ldr	r1, [pc, #188]	; (8001cdc <configNetwork+0x1f4>)
 8001c20:	2000      	movs	r0, #0
 8001c22:	f006 fc2d 	bl	8008480 <strtok>
 8001c26:	66b8      	str	r0, [r7, #104]	; 0x68
		for(int i = 0; p != NULL; i++)
 8001c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	647b      	str	r3, [r7, #68]	; 0x44
 8001c2e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1ea      	bne.n	8001c0a <configNetwork+0x122>
		}

		p = strtok(gatewayPointer, ".");
 8001c34:	4929      	ldr	r1, [pc, #164]	; (8001cdc <configNetwork+0x1f4>)
 8001c36:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001c38:	f006 fc22 	bl	8008480 <strtok>
 8001c3c:	66b8      	str	r0, [r7, #104]	; 0x68

		for(int i = 0; p != NULL; i++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	643b      	str	r3, [r7, #64]	; 0x40
 8001c42:	e011      	b.n	8001c68 <configNetwork+0x180>
		{
			gateway[i] = atoi(p);
 8001c44:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001c46:	f006 fb61 	bl	800830c <atoi>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	b2d9      	uxtb	r1, r3
 8001c4e:	4a26      	ldr	r2, [pc, #152]	; (8001ce8 <configNetwork+0x200>)
 8001c50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c52:	4413      	add	r3, r2
 8001c54:	460a      	mov	r2, r1
 8001c56:	701a      	strb	r2, [r3, #0]
			p = strtok(NULL, ".");
 8001c58:	4920      	ldr	r1, [pc, #128]	; (8001cdc <configNetwork+0x1f4>)
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	f006 fc10 	bl	8008480 <strtok>
 8001c60:	66b8      	str	r0, [r7, #104]	; 0x68
		for(int i = 0; p != NULL; i++)
 8001c62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c64:	3301      	adds	r3, #1
 8001c66:	643b      	str	r3, [r7, #64]	; 0x40
 8001c68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1ea      	bne.n	8001c44 <configNetwork+0x15c>
		}

		p = strtok(dns1Pointer, ".");
 8001c6e:	491b      	ldr	r1, [pc, #108]	; (8001cdc <configNetwork+0x1f4>)
 8001c70:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001c72:	f006 fc05 	bl	8008480 <strtok>
 8001c76:	66b8      	str	r0, [r7, #104]	; 0x68

		for(int i = 0; p != NULL; i++)
 8001c78:	2300      	movs	r3, #0
 8001c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c7c:	e011      	b.n	8001ca2 <configNetwork+0x1ba>
		{
			dns1[i] = atoi(p);
 8001c7e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001c80:	f006 fb44 	bl	800830c <atoi>
 8001c84:	4603      	mov	r3, r0
 8001c86:	b2d9      	uxtb	r1, r3
 8001c88:	4a18      	ldr	r2, [pc, #96]	; (8001cec <configNetwork+0x204>)
 8001c8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c8c:	4413      	add	r3, r2
 8001c8e:	460a      	mov	r2, r1
 8001c90:	701a      	strb	r2, [r3, #0]
			p = strtok(NULL, ".");
 8001c92:	4912      	ldr	r1, [pc, #72]	; (8001cdc <configNetwork+0x1f4>)
 8001c94:	2000      	movs	r0, #0
 8001c96:	f006 fbf3 	bl	8008480 <strtok>
 8001c9a:	66b8      	str	r0, [r7, #104]	; 0x68
		for(int i = 0; p != NULL; i++)
 8001c9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ca2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1ea      	bne.n	8001c7e <configNetwork+0x196>
		}

		p = strtok(dns2Pointer, ".");
 8001ca8:	490c      	ldr	r1, [pc, #48]	; (8001cdc <configNetwork+0x1f4>)
 8001caa:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001cac:	f006 fbe8 	bl	8008480 <strtok>
 8001cb0:	66b8      	str	r0, [r7, #104]	; 0x68

		for(int i = 0; p != NULL; i++)
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cb6:	e02d      	b.n	8001d14 <configNetwork+0x22c>
 8001cb8:	0800951c 	.word	0x0800951c
 8001cbc:	20002e5c 	.word	0x20002e5c
 8001cc0:	080087fc 	.word	0x080087fc
 8001cc4:	080094e8 	.word	0x080094e8
 8001cc8:	080094f0 	.word	0x080094f0
 8001ccc:	080094f8 	.word	0x080094f8
 8001cd0:	08009504 	.word	0x08009504
 8001cd4:	0800950c 	.word	0x0800950c
 8001cd8:	08009514 	.word	0x08009514
 8001cdc:	08009518 	.word	0x08009518
 8001ce0:	20001d30 	.word	0x20001d30
 8001ce4:	20001de4 	.word	0x20001de4
 8001ce8:	20002e1c 	.word	0x20002e1c
 8001cec:	20001de0 	.word	0x20001de0
		{
			dns2[i] = atoi(p);
 8001cf0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001cf2:	f006 fb0b 	bl	800830c <atoi>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	b2d9      	uxtb	r1, r3
 8001cfa:	4a7a      	ldr	r2, [pc, #488]	; (8001ee4 <configNetwork+0x3fc>)
 8001cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cfe:	4413      	add	r3, r2
 8001d00:	460a      	mov	r2, r1
 8001d02:	701a      	strb	r2, [r3, #0]
			p = strtok(NULL, ".");
 8001d04:	4978      	ldr	r1, [pc, #480]	; (8001ee8 <configNetwork+0x400>)
 8001d06:	2000      	movs	r0, #0
 8001d08:	f006 fbba 	bl	8008480 <strtok>
 8001d0c:	66b8      	str	r0, [r7, #104]	; 0x68
		for(int i = 0; p != NULL; i++)
 8001d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d10:	3301      	adds	r3, #1
 8001d12:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1ea      	bne.n	8001cf0 <configNetwork+0x208>
		}

		port = atoi(portPointer);
 8001d1a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001d1c:	f006 faf6 	bl	800830c <atoi>
 8001d20:	4603      	mov	r3, r0
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	4b71      	ldr	r3, [pc, #452]	; (8001eec <configNetwork+0x404>)
 8001d26:	701a      	strb	r2, [r3, #0]

		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d28:	23de      	movs	r3, #222	; 0xde
 8001d2a:	713b      	strb	r3, [r7, #4]
 8001d2c:	23ad      	movs	r3, #173	; 0xad
 8001d2e:	717b      	strb	r3, [r7, #5]
 8001d30:	23be      	movs	r3, #190	; 0xbe
 8001d32:	71bb      	strb	r3, [r7, #6]
 8001d34:	23ef      	movs	r3, #239	; 0xef
 8001d36:	71fb      	strb	r3, [r7, #7]
 8001d38:	23fe      	movs	r3, #254	; 0xfe
 8001d3a:	723b      	strb	r3, [r7, #8]
 8001d3c:	23ed      	movs	r3, #237	; 0xed
 8001d3e:	727b      	strb	r3, [r7, #9]
				.ip = {ip[0], ip[1], ip[2], ip[3]},
 8001d40:	4b6b      	ldr	r3, [pc, #428]	; (8001ef0 <configNetwork+0x408>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d44:	72bb      	strb	r3, [r7, #10]
				.ip = {ip[0], ip[1], ip[2], ip[3]},
 8001d46:	4b6a      	ldr	r3, [pc, #424]	; (8001ef0 <configNetwork+0x408>)
 8001d48:	785b      	ldrb	r3, [r3, #1]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d4a:	72fb      	strb	r3, [r7, #11]
				.ip = {ip[0], ip[1], ip[2], ip[3]},
 8001d4c:	4b68      	ldr	r3, [pc, #416]	; (8001ef0 <configNetwork+0x408>)
 8001d4e:	789b      	ldrb	r3, [r3, #2]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d50:	733b      	strb	r3, [r7, #12]
				.ip = {ip[0], ip[1], ip[2], ip[3]},
 8001d52:	4b67      	ldr	r3, [pc, #412]	; (8001ef0 <configNetwork+0x408>)
 8001d54:	78db      	ldrb	r3, [r3, #3]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d56:	737b      	strb	r3, [r7, #13]
				.sn = {mask[0], mask[1], mask[2], mask[3]},
 8001d58:	4b66      	ldr	r3, [pc, #408]	; (8001ef4 <configNetwork+0x40c>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d5c:	73bb      	strb	r3, [r7, #14]
				.sn = {mask[0], mask[1], mask[2], mask[3]},
 8001d5e:	4b65      	ldr	r3, [pc, #404]	; (8001ef4 <configNetwork+0x40c>)
 8001d60:	785b      	ldrb	r3, [r3, #1]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d62:	73fb      	strb	r3, [r7, #15]
				.sn = {mask[0], mask[1], mask[2], mask[3]},
 8001d64:	4b63      	ldr	r3, [pc, #396]	; (8001ef4 <configNetwork+0x40c>)
 8001d66:	789b      	ldrb	r3, [r3, #2]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d68:	743b      	strb	r3, [r7, #16]
				.sn = {mask[0], mask[1], mask[2], mask[3]},
 8001d6a:	4b62      	ldr	r3, [pc, #392]	; (8001ef4 <configNetwork+0x40c>)
 8001d6c:	78db      	ldrb	r3, [r3, #3]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d6e:	747b      	strb	r3, [r7, #17]
				.gw = {gateway[0], gateway[1], gateway[2], gateway[3]},
 8001d70:	4b61      	ldr	r3, [pc, #388]	; (8001ef8 <configNetwork+0x410>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d74:	74bb      	strb	r3, [r7, #18]
				.gw = {gateway[0], gateway[1], gateway[2], gateway[3]},
 8001d76:	4b60      	ldr	r3, [pc, #384]	; (8001ef8 <configNetwork+0x410>)
 8001d78:	785b      	ldrb	r3, [r3, #1]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d7a:	74fb      	strb	r3, [r7, #19]
				.gw = {gateway[0], gateway[1], gateway[2], gateway[3]},
 8001d7c:	4b5e      	ldr	r3, [pc, #376]	; (8001ef8 <configNetwork+0x410>)
 8001d7e:	789b      	ldrb	r3, [r3, #2]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d80:	753b      	strb	r3, [r7, #20]
				.gw = {gateway[0], gateway[1], gateway[2], gateway[3]},
 8001d82:	4b5d      	ldr	r3, [pc, #372]	; (8001ef8 <configNetwork+0x410>)
 8001d84:	78db      	ldrb	r3, [r3, #3]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d86:	757b      	strb	r3, [r7, #21]
				.dns = {dns1[0], dns1[1], dns1[2], dns1[3]},
 8001d88:	4b5c      	ldr	r3, [pc, #368]	; (8001efc <configNetwork+0x414>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d8c:	75bb      	strb	r3, [r7, #22]
				.dns = {dns1[0], dns1[1], dns1[2], dns1[3]},
 8001d8e:	4b5b      	ldr	r3, [pc, #364]	; (8001efc <configNetwork+0x414>)
 8001d90:	785b      	ldrb	r3, [r3, #1]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d92:	75fb      	strb	r3, [r7, #23]
				.dns = {dns1[0], dns1[1], dns1[2], dns1[3]},
 8001d94:	4b59      	ldr	r3, [pc, #356]	; (8001efc <configNetwork+0x414>)
 8001d96:	789b      	ldrb	r3, [r3, #2]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d98:	763b      	strb	r3, [r7, #24]
				.dns = {dns1[0], dns1[1], dns1[2], dns1[3]},
 8001d9a:	4b58      	ldr	r3, [pc, #352]	; (8001efc <configNetwork+0x414>)
 8001d9c:	78db      	ldrb	r3, [r3, #3]
		wiz_NetInfo wizNet = { .mac = {0xDE, 0xAD, 0xBE, 0xEF, 0xFE, 0xED},
 8001d9e:	767b      	strb	r3, [r7, #25]
 8001da0:	2301      	movs	r3, #1
 8001da2:	76bb      	strb	r3, [r7, #26]
				.dhcp = NETINFO_STATIC };

		gWIZNETINFO = wizNet;
 8001da4:	4b56      	ldr	r3, [pc, #344]	; (8001f00 <configNetwork+0x418>)
 8001da6:	461c      	mov	r4, r3
 8001da8:	1d3d      	adds	r5, r7, #4
 8001daa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dae:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001db2:	6020      	str	r0, [r4, #0]
 8001db4:	3404      	adds	r4, #4
 8001db6:	8021      	strh	r1, [r4, #0]
 8001db8:	3402      	adds	r4, #2
 8001dba:	0c0b      	lsrs	r3, r1, #16
 8001dbc:	7023      	strb	r3, [r4, #0]

	  	HAL_GPIO_WritePin(Rst_GPIO_Port, Rst_Pin, GPIO_PIN_RESET);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dc4:	484f      	ldr	r0, [pc, #316]	; (8001f04 <configNetwork+0x41c>)
 8001dc6:	f002 fb54 	bl	8004472 <HAL_GPIO_WritePin>
	  	HAL_Delay(500);
 8001dca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001dce:	f001 feb1 	bl	8003b34 <HAL_Delay>
	  	HAL_GPIO_WritePin(Rst_GPIO_Port, Rst_Pin, GPIO_PIN_SET);
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dd8:	484a      	ldr	r0, [pc, #296]	; (8001f04 <configNetwork+0x41c>)
 8001dda:	f002 fb4a 	bl	8004472 <HAL_GPIO_WritePin>
	  	HAL_Delay(50);
 8001dde:	2032      	movs	r0, #50	; 0x32
 8001de0:	f001 fea8 	bl	8003b34 <HAL_Delay>
	{
 8001de4:	e00f      	b.n	8001e06 <configNetwork+0x31e>
	}
	else
	{
		ip[0] = gWIZNETINFO.ip[0];
 8001de6:	4b46      	ldr	r3, [pc, #280]	; (8001f00 <configNetwork+0x418>)
 8001de8:	799a      	ldrb	r2, [r3, #6]
 8001dea:	4b41      	ldr	r3, [pc, #260]	; (8001ef0 <configNetwork+0x408>)
 8001dec:	701a      	strb	r2, [r3, #0]
		ip[1] = gWIZNETINFO.ip[1];
 8001dee:	4b44      	ldr	r3, [pc, #272]	; (8001f00 <configNetwork+0x418>)
 8001df0:	79da      	ldrb	r2, [r3, #7]
 8001df2:	4b3f      	ldr	r3, [pc, #252]	; (8001ef0 <configNetwork+0x408>)
 8001df4:	705a      	strb	r2, [r3, #1]
		ip[2] = gWIZNETINFO.ip[2];
 8001df6:	4b42      	ldr	r3, [pc, #264]	; (8001f00 <configNetwork+0x418>)
 8001df8:	7a1a      	ldrb	r2, [r3, #8]
 8001dfa:	4b3d      	ldr	r3, [pc, #244]	; (8001ef0 <configNetwork+0x408>)
 8001dfc:	709a      	strb	r2, [r3, #2]
		ip[3] = gWIZNETINFO.ip[3];
 8001dfe:	4b40      	ldr	r3, [pc, #256]	; (8001f00 <configNetwork+0x418>)
 8001e00:	7a5a      	ldrb	r2, [r3, #9]
 8001e02:	4b3b      	ldr	r3, [pc, #236]	; (8001ef0 <configNetwork+0x408>)
 8001e04:	70da      	strb	r2, [r3, #3]
	}

	uint8_t aux;
	int c = 14;
 8001e06:	230e      	movs	r3, #14
 8001e08:	637b      	str	r3, [r7, #52]	; 0x34
	ipStr[3] = '.';
 8001e0a:	4b3f      	ldr	r3, [pc, #252]	; (8001f08 <configNetwork+0x420>)
 8001e0c:	222e      	movs	r2, #46	; 0x2e
 8001e0e:	70da      	strb	r2, [r3, #3]
	ipStr[7] = '.';
 8001e10:	4b3d      	ldr	r3, [pc, #244]	; (8001f08 <configNetwork+0x420>)
 8001e12:	222e      	movs	r2, #46	; 0x2e
 8001e14:	71da      	strb	r2, [r3, #7]
	ipStr[11] = '.';
 8001e16:	4b3c      	ldr	r3, [pc, #240]	; (8001f08 <configNetwork+0x420>)
 8001e18:	222e      	movs	r2, #46	; 0x2e
 8001e1a:	72da      	strb	r2, [r3, #11]
	for(int j = 3; j >= 0; j --)
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	633b      	str	r3, [r7, #48]	; 0x30
 8001e20:	e031      	b.n	8001e86 <configNetwork+0x39e>
	{
		for(int i = 0; i < 3; i++)
 8001e22:	2300      	movs	r3, #0
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e26:	e025      	b.n	8001e74 <configNetwork+0x38c>
		{
			ipStr[c - i] = ip[j] % 10 + '0';
 8001e28:	4a31      	ldr	r2, [pc, #196]	; (8001ef0 <configNetwork+0x408>)
 8001e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e2c:	4413      	add	r3, r2
 8001e2e:	781a      	ldrb	r2, [r3, #0]
 8001e30:	4b36      	ldr	r3, [pc, #216]	; (8001f0c <configNetwork+0x424>)
 8001e32:	fba3 1302 	umull	r1, r3, r3, r2
 8001e36:	08d9      	lsrs	r1, r3, #3
 8001e38:	460b      	mov	r3, r1
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e48:	1acb      	subs	r3, r1, r3
 8001e4a:	3230      	adds	r2, #48	; 0x30
 8001e4c:	b2d1      	uxtb	r1, r2
 8001e4e:	4a2e      	ldr	r2, [pc, #184]	; (8001f08 <configNetwork+0x420>)
 8001e50:	54d1      	strb	r1, [r2, r3]
			ip[j] /= 10;
 8001e52:	4a27      	ldr	r2, [pc, #156]	; (8001ef0 <configNetwork+0x408>)
 8001e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e56:	4413      	add	r3, r2
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	4a2c      	ldr	r2, [pc, #176]	; (8001f0c <configNetwork+0x424>)
 8001e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e60:	08db      	lsrs	r3, r3, #3
 8001e62:	b2d9      	uxtb	r1, r3
 8001e64:	4a22      	ldr	r2, [pc, #136]	; (8001ef0 <configNetwork+0x408>)
 8001e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e68:	4413      	add	r3, r2
 8001e6a:	460a      	mov	r2, r1
 8001e6c:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 3; i++)
 8001e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e70:	3301      	adds	r3, #1
 8001e72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	ddd6      	ble.n	8001e28 <configNetwork+0x340>
		}
		c -= 4;
 8001e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e7c:	3b04      	subs	r3, #4
 8001e7e:	637b      	str	r3, [r7, #52]	; 0x34
	for(int j = 3; j >= 0; j --)
 8001e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e82:	3b01      	subs	r3, #1
 8001e84:	633b      	str	r3, [r7, #48]	; 0x30
 8001e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	daca      	bge.n	8001e22 <configNetwork+0x33a>
	}
	/* Chip selection call back */
	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8001e8c:	4920      	ldr	r1, [pc, #128]	; (8001f10 <configNetwork+0x428>)
 8001e8e:	4821      	ldr	r0, [pc, #132]	; (8001f14 <configNetwork+0x42c>)
 8001e90:	f001 f940 	bl	8003114 <reg_wizchip_cs_cbfunc>

	/* SPI Read & Write callback function */
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 8001e94:	4920      	ldr	r1, [pc, #128]	; (8001f18 <configNetwork+0x430>)
 8001e96:	4821      	ldr	r0, [pc, #132]	; (8001f1c <configNetwork+0x434>)
 8001e98:	f001 f960 	bl	800315c <reg_wizchip_spi_cbfunc>

	///////////////////////////////////////////////////////////////////////
	/* WIZCHIP SOCKET Buffer initialize */
	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)memsize) == -1)
 8001e9c:	f107 031c 	add.w	r3, r7, #28
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	2001      	movs	r0, #1
 8001ea4:	f001 f984 	bl	80031b0 <ctlwizchip>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eae:	d100      	bne.n	8001eb2 <configNetwork+0x3ca>
	{
		//init fail
		while(1);
 8001eb0:	e7fe      	b.n	8001eb0 <configNetwork+0x3c8>
	}

	/* Network initialization */
 	network_init();
 8001eb2:	f7fe fb5b 	bl	800056c <network_init>

	//all connections inactive
	for(i=0;i<_WIZCHIP_SOCK_NUM_;i++)
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8001ebc:	e009      	b.n	8001ed2 <configNetwork+0x3ea>
		HTTP_reset(i);
 8001ebe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7fe fb64 	bl	8000590 <HTTP_reset>
	for(i=0;i<_WIZCHIP_SOCK_NUM_;i++)
 8001ec8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001ecc:	3301      	adds	r3, #1
 8001ece:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8001ed2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001ed6:	2b07      	cmp	r3, #7
 8001ed8:	d9f1      	bls.n	8001ebe <configNetwork+0x3d6>
}
 8001eda:	bf00      	nop
 8001edc:	3770      	adds	r7, #112	; 0x70
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20002e58 	.word	0x20002e58
 8001ee8:	08009518 	.word	0x08009518
 8001eec:	20000000 	.word	0x20000000
 8001ef0:	20001d30 	.word	0x20001d30
 8001ef4:	20001de4 	.word	0x20001de4
 8001ef8:	20002e1c 	.word	0x20002e1c
 8001efc:	20001de0 	.word	0x20001de0
 8001f00:	20000004 	.word	0x20000004
 8001f04:	40010800 	.word	0x40010800
 8001f08:	20002e20 	.word	0x20002e20
 8001f0c:	cccccccd 	.word	0xcccccccd
 8001f10:	08000529 	.word	0x08000529
 8001f14:	08000511 	.word	0x08000511
 8001f18:	08000541 	.word	0x08000541
 8001f1c:	0800055b 	.word	0x0800055b

08001f20 <StartEthernet>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEthernet */
void StartEthernet(void *argument)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t i;
  /* Infinite loop */
  for(;;)
  {
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 8001f28:	2304      	movs	r3, #4
 8001f2a:	73fb      	strb	r3, [r7, #15]
 8001f2c:	e00a      	b.n	8001f44 <StartEthernet+0x24>
	  {
	  	tcp_http_mt(i, gDATABUF, port);
 8001f2e:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <StartEthernet+0x4c>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	490e      	ldr	r1, [pc, #56]	; (8001f70 <StartEthernet+0x50>)
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fb41 	bl	80005c0 <tcp_http_mt>
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	3301      	adds	r3, #1
 8001f42:	73fb      	strb	r3, [r7, #15]
 8001f44:	7bfb      	ldrb	r3, [r7, #15]
 8001f46:	2b07      	cmp	r3, #7
 8001f48:	d9f1      	bls.n	8001f2e <StartEthernet+0xe>
	  }
	  //4 sockets para modbus TCP
	  for(i=0;i<4;i++)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	73fb      	strb	r3, [r7, #15]
 8001f4e:	e009      	b.n	8001f64 <StartEthernet+0x44>
	  {
	  	tcp_http_mt(i, gDATABUF, 502);
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 8001f56:	4906      	ldr	r1, [pc, #24]	; (8001f70 <StartEthernet+0x50>)
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7fe fb31 	bl	80005c0 <tcp_http_mt>
	  for(i=0;i<4;i++)
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	3301      	adds	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	2b03      	cmp	r3, #3
 8001f68:	d9f2      	bls.n	8001f50 <StartEthernet+0x30>
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 8001f6a:	e7dd      	b.n	8001f28 <StartEthernet+0x8>
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	20001e18 	.word	0x20001e18

08001f74 <StartReadInput1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput1 */
void StartReadInput1(void *argument)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput1 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[0] = HAL_GPIO_ReadPin(OUT1_OP1_GPIO_Port, OUT1_OP1_Pin);
 8001f7c:	2108      	movs	r1, #8
 8001f7e:	4811      	ldr	r0, [pc, #68]	; (8001fc4 <StartReadInput1+0x50>)
 8001f80:	f002 fa60 	bl	8004444 <HAL_GPIO_ReadPin>
 8001f84:	4603      	mov	r3, r0
 8001f86:	461a      	mov	r2, r3
 8001f88:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <StartReadInput1+0x54>)
 8001f8a:	701a      	strb	r2, [r3, #0]
	  inputs[1] = HAL_GPIO_ReadPin(OUT1_OP2_GPIO_Port, OUT1_OP2_Pin);
 8001f8c:	2104      	movs	r1, #4
 8001f8e:	480d      	ldr	r0, [pc, #52]	; (8001fc4 <StartReadInput1+0x50>)
 8001f90:	f002 fa58 	bl	8004444 <HAL_GPIO_ReadPin>
 8001f94:	4603      	mov	r3, r0
 8001f96:	461a      	mov	r2, r3
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <StartReadInput1+0x54>)
 8001f9a:	705a      	strb	r2, [r3, #1]
	  inputs[2] = HAL_GPIO_ReadPin(OUT1_OP3_GPIO_Port, OUT1_OP3_Pin);
 8001f9c:	2102      	movs	r1, #2
 8001f9e:	4809      	ldr	r0, [pc, #36]	; (8001fc4 <StartReadInput1+0x50>)
 8001fa0:	f002 fa50 	bl	8004444 <HAL_GPIO_ReadPin>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <StartReadInput1+0x54>)
 8001faa:	709a      	strb	r2, [r3, #2]
	  inputs[3] = HAL_GPIO_ReadPin(OUT1_OP4_GPIO_Port, OUT1_OP4_Pin);
 8001fac:	2101      	movs	r1, #1
 8001fae:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <StartReadInput1+0x50>)
 8001fb0:	f002 fa48 	bl	8004444 <HAL_GPIO_ReadPin>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	4b03      	ldr	r3, [pc, #12]	; (8001fc8 <StartReadInput1+0x54>)
 8001fba:	70da      	strb	r2, [r3, #3]
    osDelay(1);
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	f003 fe1b 	bl	8005bf8 <osDelay>
	  inputs[0] = HAL_GPIO_ReadPin(OUT1_OP1_GPIO_Port, OUT1_OP1_Pin);
 8001fc2:	e7db      	b.n	8001f7c <StartReadInput1+0x8>
 8001fc4:	40010800 	.word	0x40010800
 8001fc8:	2000023c 	.word	0x2000023c

08001fcc <StartReadInput2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput2 */
void StartReadInput2(void *argument)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput2 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[4] = HAL_GPIO_ReadPin(OUT1_OP5_GPIO_Port, OUT1_OP5_Pin);
 8001fd4:	2180      	movs	r1, #128	; 0x80
 8001fd6:	4811      	ldr	r0, [pc, #68]	; (800201c <StartReadInput2+0x50>)
 8001fd8:	f002 fa34 	bl	8004444 <HAL_GPIO_ReadPin>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	; (8002020 <StartReadInput2+0x54>)
 8001fe2:	711a      	strb	r2, [r3, #4]
	  inputs[5] = HAL_GPIO_ReadPin(OUT1_OP6_GPIO_Port, OUT1_OP6_Pin);
 8001fe4:	2140      	movs	r1, #64	; 0x40
 8001fe6:	480d      	ldr	r0, [pc, #52]	; (800201c <StartReadInput2+0x50>)
 8001fe8:	f002 fa2c 	bl	8004444 <HAL_GPIO_ReadPin>
 8001fec:	4603      	mov	r3, r0
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	; (8002020 <StartReadInput2+0x54>)
 8001ff2:	715a      	strb	r2, [r3, #5]
	  inputs[6] = HAL_GPIO_ReadPin(OUT1_OP7_GPIO_Port, OUT1_OP7_Pin);
 8001ff4:	2120      	movs	r1, #32
 8001ff6:	4809      	ldr	r0, [pc, #36]	; (800201c <StartReadInput2+0x50>)
 8001ff8:	f002 fa24 	bl	8004444 <HAL_GPIO_ReadPin>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	461a      	mov	r2, r3
 8002000:	4b07      	ldr	r3, [pc, #28]	; (8002020 <StartReadInput2+0x54>)
 8002002:	719a      	strb	r2, [r3, #6]
	  inputs[7] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP8_Pin);
 8002004:	2110      	movs	r1, #16
 8002006:	4805      	ldr	r0, [pc, #20]	; (800201c <StartReadInput2+0x50>)
 8002008:	f002 fa1c 	bl	8004444 <HAL_GPIO_ReadPin>
 800200c:	4603      	mov	r3, r0
 800200e:	461a      	mov	r2, r3
 8002010:	4b03      	ldr	r3, [pc, #12]	; (8002020 <StartReadInput2+0x54>)
 8002012:	71da      	strb	r2, [r3, #7]
    osDelay(1);
 8002014:	2001      	movs	r0, #1
 8002016:	f003 fdef 	bl	8005bf8 <osDelay>
	  inputs[4] = HAL_GPIO_ReadPin(OUT1_OP5_GPIO_Port, OUT1_OP5_Pin);
 800201a:	e7db      	b.n	8001fd4 <StartReadInput2+0x8>
 800201c:	40010800 	.word	0x40010800
 8002020:	2000023c 	.word	0x2000023c

08002024 <StartReadInput3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput3 */
void StartReadInput3(void *argument)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput3 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[8] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP9_Pin);
 800202c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002030:	4811      	ldr	r0, [pc, #68]	; (8002078 <StartReadInput3+0x54>)
 8002032:	f002 fa07 	bl	8004444 <HAL_GPIO_ReadPin>
 8002036:	4603      	mov	r3, r0
 8002038:	461a      	mov	r2, r3
 800203a:	4b10      	ldr	r3, [pc, #64]	; (800207c <StartReadInput3+0x58>)
 800203c:	721a      	strb	r2, [r3, #8]
	  inputs[9] = HAL_GPIO_ReadPin(OUT1_OP9_GPIO_Port, OUT1_OP10_Pin);
 800203e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002042:	480f      	ldr	r0, [pc, #60]	; (8002080 <StartReadInput3+0x5c>)
 8002044:	f002 f9fe 	bl	8004444 <HAL_GPIO_ReadPin>
 8002048:	4603      	mov	r3, r0
 800204a:	461a      	mov	r2, r3
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <StartReadInput3+0x58>)
 800204e:	725a      	strb	r2, [r3, #9]
	  inputs[10] = HAL_GPIO_ReadPin(OUT1_OP10_GPIO_Port, OUT1_OP11_Pin);
 8002050:	2104      	movs	r1, #4
 8002052:	480b      	ldr	r0, [pc, #44]	; (8002080 <StartReadInput3+0x5c>)
 8002054:	f002 f9f6 	bl	8004444 <HAL_GPIO_ReadPin>
 8002058:	4603      	mov	r3, r0
 800205a:	461a      	mov	r2, r3
 800205c:	4b07      	ldr	r3, [pc, #28]	; (800207c <StartReadInput3+0x58>)
 800205e:	729a      	strb	r2, [r3, #10]
	  inputs[11] = HAL_GPIO_ReadPin(OUT1_OP11_GPIO_Port, OUT1_OP12_Pin);
 8002060:	2102      	movs	r1, #2
 8002062:	4808      	ldr	r0, [pc, #32]	; (8002084 <StartReadInput3+0x60>)
 8002064:	f002 f9ee 	bl	8004444 <HAL_GPIO_ReadPin>
 8002068:	4603      	mov	r3, r0
 800206a:	461a      	mov	r2, r3
 800206c:	4b03      	ldr	r3, [pc, #12]	; (800207c <StartReadInput3+0x58>)
 800206e:	72da      	strb	r2, [r3, #11]
    osDelay(1);
 8002070:	2001      	movs	r0, #1
 8002072:	f003 fdc1 	bl	8005bf8 <osDelay>
	  inputs[8] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP9_Pin);
 8002076:	e7d9      	b.n	800202c <StartReadInput3+0x8>
 8002078:	40010800 	.word	0x40010800
 800207c:	2000023c 	.word	0x2000023c
 8002080:	40011000 	.word	0x40011000
 8002084:	40010c00 	.word	0x40010c00

08002088 <StartReadInput4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput4 */
void StartReadInput4(void *argument)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput4 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[12] = HAL_GPIO_ReadPin(OUT1_OP13_GPIO_Port, OUT1_OP13_Pin);
 8002090:	2140      	movs	r1, #64	; 0x40
 8002092:	4811      	ldr	r0, [pc, #68]	; (80020d8 <StartReadInput4+0x50>)
 8002094:	f002 f9d6 	bl	8004444 <HAL_GPIO_ReadPin>
 8002098:	4603      	mov	r3, r0
 800209a:	461a      	mov	r2, r3
 800209c:	4b0f      	ldr	r3, [pc, #60]	; (80020dc <StartReadInput4+0x54>)
 800209e:	731a      	strb	r2, [r3, #12]
	  inputs[13] = HAL_GPIO_ReadPin(OUT1_OP14_GPIO_Port, OUT1_OP14_Pin);
 80020a0:	2120      	movs	r1, #32
 80020a2:	480d      	ldr	r0, [pc, #52]	; (80020d8 <StartReadInput4+0x50>)
 80020a4:	f002 f9ce 	bl	8004444 <HAL_GPIO_ReadPin>
 80020a8:	4603      	mov	r3, r0
 80020aa:	461a      	mov	r2, r3
 80020ac:	4b0b      	ldr	r3, [pc, #44]	; (80020dc <StartReadInput4+0x54>)
 80020ae:	735a      	strb	r2, [r3, #13]
	  inputs[14] = HAL_GPIO_ReadPin(OUT1_OP15_GPIO_Port, OUT1_OP15_Pin);
 80020b0:	2108      	movs	r1, #8
 80020b2:	4809      	ldr	r0, [pc, #36]	; (80020d8 <StartReadInput4+0x50>)
 80020b4:	f002 f9c6 	bl	8004444 <HAL_GPIO_ReadPin>
 80020b8:	4603      	mov	r3, r0
 80020ba:	461a      	mov	r2, r3
 80020bc:	4b07      	ldr	r3, [pc, #28]	; (80020dc <StartReadInput4+0x54>)
 80020be:	739a      	strb	r2, [r3, #14]
	  inputs[15] = HAL_GPIO_ReadPin(OUT1_OP16_GPIO_Port, OUT1_OP16_Pin);
 80020c0:	2110      	movs	r1, #16
 80020c2:	4805      	ldr	r0, [pc, #20]	; (80020d8 <StartReadInput4+0x50>)
 80020c4:	f002 f9be 	bl	8004444 <HAL_GPIO_ReadPin>
 80020c8:	4603      	mov	r3, r0
 80020ca:	461a      	mov	r2, r3
 80020cc:	4b03      	ldr	r3, [pc, #12]	; (80020dc <StartReadInput4+0x54>)
 80020ce:	73da      	strb	r2, [r3, #15]
    osDelay(1);
 80020d0:	2001      	movs	r0, #1
 80020d2:	f003 fd91 	bl	8005bf8 <osDelay>
	  inputs[12] = HAL_GPIO_ReadPin(OUT1_OP13_GPIO_Port, OUT1_OP13_Pin);
 80020d6:	e7db      	b.n	8002090 <StartReadInput4+0x8>
 80020d8:	40010c00 	.word	0x40010c00
 80020dc:	2000023c 	.word	0x2000023c

080020e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a04      	ldr	r2, [pc, #16]	; (8002100 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d101      	bne.n	80020f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80020f2:	f001 fd03 	bl	8003afc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40012c00 	.word	0x40012c00

08002104 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002116:	4b18      	ldr	r3, [pc, #96]	; (8002178 <HAL_MspInit+0x68>)
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	4a17      	ldr	r2, [pc, #92]	; (8002178 <HAL_MspInit+0x68>)
 800211c:	f043 0301 	orr.w	r3, r3, #1
 8002120:	6193      	str	r3, [r2, #24]
 8002122:	4b15      	ldr	r3, [pc, #84]	; (8002178 <HAL_MspInit+0x68>)
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800212e:	4b12      	ldr	r3, [pc, #72]	; (8002178 <HAL_MspInit+0x68>)
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	4a11      	ldr	r2, [pc, #68]	; (8002178 <HAL_MspInit+0x68>)
 8002134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002138:	61d3      	str	r3, [r2, #28]
 800213a:	4b0f      	ldr	r3, [pc, #60]	; (8002178 <HAL_MspInit+0x68>)
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002146:	2200      	movs	r2, #0
 8002148:	210f      	movs	r1, #15
 800214a:	f06f 0001 	mvn.w	r0, #1
 800214e:	f001 fdc8 	bl	8003ce2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002152:	4b0a      	ldr	r3, [pc, #40]	; (800217c <HAL_MspInit+0x6c>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	4a04      	ldr	r2, [pc, #16]	; (800217c <HAL_MspInit+0x6c>)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800216e:	bf00      	nop
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40021000 	.word	0x40021000
 800217c:	40010000 	.word	0x40010000

08002180 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 0310 	add.w	r3, r7, #16
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a16      	ldr	r2, [pc, #88]	; (80021f4 <HAL_I2C_MspInit+0x74>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d124      	bne.n	80021ea <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a0:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <HAL_I2C_MspInit+0x78>)
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	4a14      	ldr	r2, [pc, #80]	; (80021f8 <HAL_I2C_MspInit+0x78>)
 80021a6:	f043 0308 	orr.w	r3, r3, #8
 80021aa:	6193      	str	r3, [r2, #24]
 80021ac:	4b12      	ldr	r3, [pc, #72]	; (80021f8 <HAL_I2C_MspInit+0x78>)
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	f003 0308 	and.w	r3, r3, #8
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021b8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021be:	2312      	movs	r3, #18
 80021c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c2:	2303      	movs	r3, #3
 80021c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c6:	f107 0310 	add.w	r3, r7, #16
 80021ca:	4619      	mov	r1, r3
 80021cc:	480b      	ldr	r0, [pc, #44]	; (80021fc <HAL_I2C_MspInit+0x7c>)
 80021ce:	f001 ffdf 	bl	8004190 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80021d2:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <HAL_I2C_MspInit+0x78>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	4a08      	ldr	r2, [pc, #32]	; (80021f8 <HAL_I2C_MspInit+0x78>)
 80021d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021dc:	61d3      	str	r3, [r2, #28]
 80021de:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <HAL_I2C_MspInit+0x78>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021e6:	60bb      	str	r3, [r7, #8]
 80021e8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80021ea:	bf00      	nop
 80021ec:	3720      	adds	r7, #32
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40005800 	.word	0x40005800
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40010c00 	.word	0x40010c00

08002200 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b088      	sub	sp, #32
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1c      	ldr	r2, [pc, #112]	; (800228c <HAL_SPI_MspInit+0x8c>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d131      	bne.n	8002284 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002220:	4b1b      	ldr	r3, [pc, #108]	; (8002290 <HAL_SPI_MspInit+0x90>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	4a1a      	ldr	r2, [pc, #104]	; (8002290 <HAL_SPI_MspInit+0x90>)
 8002226:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800222a:	61d3      	str	r3, [r2, #28]
 800222c:	4b18      	ldr	r3, [pc, #96]	; (8002290 <HAL_SPI_MspInit+0x90>)
 800222e:	69db      	ldr	r3, [r3, #28]
 8002230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002238:	4b15      	ldr	r3, [pc, #84]	; (8002290 <HAL_SPI_MspInit+0x90>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4a14      	ldr	r2, [pc, #80]	; (8002290 <HAL_SPI_MspInit+0x90>)
 800223e:	f043 0308 	orr.w	r3, r3, #8
 8002242:	6193      	str	r3, [r2, #24]
 8002244:	4b12      	ldr	r3, [pc, #72]	; (8002290 <HAL_SPI_MspInit+0x90>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	f003 0308 	and.w	r3, r3, #8
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MOSI_Pin;
 8002250:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002254:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800225a:	2303      	movs	r3, #3
 800225c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800225e:	f107 0310 	add.w	r3, r7, #16
 8002262:	4619      	mov	r1, r3
 8002264:	480b      	ldr	r0, [pc, #44]	; (8002294 <HAL_SPI_MspInit+0x94>)
 8002266:	f001 ff93 	bl	8004190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MISO_Pin;
 800226a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800226e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8002278:	f107 0310 	add.w	r3, r7, #16
 800227c:	4619      	mov	r1, r3
 800227e:	4805      	ldr	r0, [pc, #20]	; (8002294 <HAL_SPI_MspInit+0x94>)
 8002280:	f001 ff86 	bl	8004190 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002284:	bf00      	nop
 8002286:	3720      	adds	r7, #32
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40003800 	.word	0x40003800
 8002290:	40021000 	.word	0x40021000
 8002294:	40010c00 	.word	0x40010c00

08002298 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08c      	sub	sp, #48	; 0x30
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80022a0:	2300      	movs	r3, #0
 80022a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80022a8:	2200      	movs	r2, #0
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	2019      	movs	r0, #25
 80022ae:	f001 fd18 	bl	8003ce2 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80022b2:	2019      	movs	r0, #25
 80022b4:	f001 fd31 	bl	8003d1a <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80022b8:	4b1e      	ldr	r3, [pc, #120]	; (8002334 <HAL_InitTick+0x9c>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	4a1d      	ldr	r2, [pc, #116]	; (8002334 <HAL_InitTick+0x9c>)
 80022be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022c2:	6193      	str	r3, [r2, #24]
 80022c4:	4b1b      	ldr	r3, [pc, #108]	; (8002334 <HAL_InitTick+0x9c>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022d0:	f107 0210 	add.w	r2, r7, #16
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	4611      	mov	r1, r2
 80022da:	4618      	mov	r0, r3
 80022dc:	f002 fe18 	bl	8004f10 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80022e0:	f002 fe02 	bl	8004ee8 <HAL_RCC_GetPCLK2Freq>
 80022e4:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80022e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e8:	4a13      	ldr	r2, [pc, #76]	; (8002338 <HAL_InitTick+0xa0>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	0c9b      	lsrs	r3, r3, #18
 80022f0:	3b01      	subs	r3, #1
 80022f2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80022f4:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_InitTick+0xa4>)
 80022f6:	4a12      	ldr	r2, [pc, #72]	; (8002340 <HAL_InitTick+0xa8>)
 80022f8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80022fa:	4b10      	ldr	r3, [pc, #64]	; (800233c <HAL_InitTick+0xa4>)
 80022fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002300:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002302:	4a0e      	ldr	r2, [pc, #56]	; (800233c <HAL_InitTick+0xa4>)
 8002304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002306:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002308:	4b0c      	ldr	r3, [pc, #48]	; (800233c <HAL_InitTick+0xa4>)
 800230a:	2200      	movs	r2, #0
 800230c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800230e:	4b0b      	ldr	r3, [pc, #44]	; (800233c <HAL_InitTick+0xa4>)
 8002310:	2200      	movs	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002314:	4809      	ldr	r0, [pc, #36]	; (800233c <HAL_InitTick+0xa4>)
 8002316:	f003 f915 	bl	8005544 <HAL_TIM_Base_Init>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d104      	bne.n	800232a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002320:	4806      	ldr	r0, [pc, #24]	; (800233c <HAL_InitTick+0xa4>)
 8002322:	f003 f967 	bl	80055f4 <HAL_TIM_Base_Start_IT>
 8002326:	4603      	mov	r3, r0
 8002328:	e000      	b.n	800232c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
}
 800232c:	4618      	mov	r0, r3
 800232e:	3730      	adds	r7, #48	; 0x30
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000
 8002338:	431bde83 	.word	0x431bde83
 800233c:	20002f88 	.word	0x20002f88
 8002340:	40012c00 	.word	0x40012c00

08002344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr

08002350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002354:	e7fe      	b.n	8002354 <HardFault_Handler+0x4>

08002356 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002356:	b480      	push	{r7}
 8002358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800235a:	e7fe      	b.n	800235a <MemManage_Handler+0x4>

0800235c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002360:	e7fe      	b.n	8002360 <BusFault_Handler+0x4>

08002362 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002362:	b480      	push	{r7}
 8002364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002366:	e7fe      	b.n	8002366 <UsageFault_Handler+0x4>

08002368 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr

08002374 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002378:	4802      	ldr	r0, [pc, #8]	; (8002384 <TIM1_UP_IRQHandler+0x10>)
 800237a:	f003 f98d 	bl	8005698 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	20002f88 	.word	0x20002f88

08002388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002390:	4a14      	ldr	r2, [pc, #80]	; (80023e4 <_sbrk+0x5c>)
 8002392:	4b15      	ldr	r3, [pc, #84]	; (80023e8 <_sbrk+0x60>)
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800239c:	4b13      	ldr	r3, [pc, #76]	; (80023ec <_sbrk+0x64>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d102      	bne.n	80023aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a4:	4b11      	ldr	r3, [pc, #68]	; (80023ec <_sbrk+0x64>)
 80023a6:	4a12      	ldr	r2, [pc, #72]	; (80023f0 <_sbrk+0x68>)
 80023a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023aa:	4b10      	ldr	r3, [pc, #64]	; (80023ec <_sbrk+0x64>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4413      	add	r3, r2
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d207      	bcs.n	80023c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b8:	f005 ffac 	bl	8008314 <__errno>
 80023bc:	4602      	mov	r2, r0
 80023be:	230c      	movs	r3, #12
 80023c0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80023c2:	f04f 33ff 	mov.w	r3, #4294967295
 80023c6:	e009      	b.n	80023dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c8:	4b08      	ldr	r3, [pc, #32]	; (80023ec <_sbrk+0x64>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ce:	4b07      	ldr	r3, [pc, #28]	; (80023ec <_sbrk+0x64>)
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4413      	add	r3, r2
 80023d6:	4a05      	ldr	r2, [pc, #20]	; (80023ec <_sbrk+0x64>)
 80023d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023da:	68fb      	ldr	r3, [r7, #12]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20005000 	.word	0x20005000
 80023e8:	00000400 	.word	0x00000400
 80023ec:	2000024c 	.word	0x2000024c
 80023f0:	20003040 	.word	0x20003040

080023f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bc80      	pop	{r7}
 80023fe:	4770      	bx	lr

08002400 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002400:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002402:	e003      	b.n	800240c <LoopCopyDataInit>

08002404 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002404:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002406:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002408:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800240a:	3104      	adds	r1, #4

0800240c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800240c:	480a      	ldr	r0, [pc, #40]	; (8002438 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800240e:	4b0b      	ldr	r3, [pc, #44]	; (800243c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002410:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002412:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002414:	d3f6      	bcc.n	8002404 <CopyDataInit>
  ldr r2, =_sbss
 8002416:	4a0a      	ldr	r2, [pc, #40]	; (8002440 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002418:	e002      	b.n	8002420 <LoopFillZerobss>

0800241a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800241a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800241c:	f842 3b04 	str.w	r3, [r2], #4

08002420 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002422:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002424:	d3f9      	bcc.n	800241a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002426:	f7ff ffe5 	bl	80023f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800242a:	f005 ff79 	bl	8008320 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800242e:	f7fd fe97 	bl	8000160 <main>
  bx lr
 8002432:	4770      	bx	lr
  ldr r3, =_sidata
 8002434:	08009738 	.word	0x08009738
  ldr r0, =_sdata
 8002438:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800243c:	20000220 	.word	0x20000220
  ldr r2, =_sbss
 8002440:	20000220 	.word	0x20000220
  ldr r3, = _ebss
 8002444:	2000303c 	.word	0x2000303c

08002448 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002448:	e7fe      	b.n	8002448 <ADC1_2_IRQHandler>
	...

0800244c <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 800244c:	b590      	push	{r4, r7, lr}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	4604      	mov	r4, r0
 8002454:	4608      	mov	r0, r1
 8002456:	4611      	mov	r1, r2
 8002458:	461a      	mov	r2, r3
 800245a:	4623      	mov	r3, r4
 800245c:	71fb      	strb	r3, [r7, #7]
 800245e:	4603      	mov	r3, r0
 8002460:	71bb      	strb	r3, [r7, #6]
 8002462:	460b      	mov	r3, r1
 8002464:	80bb      	strh	r3, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	2b08      	cmp	r3, #8
 800246e:	d902      	bls.n	8002476 <socket+0x2a>
 8002470:	f04f 33ff 	mov.w	r3, #4294967295
 8002474:	e0d3      	b.n	800261e <socket+0x1d2>
	switch(protocol)
 8002476:	79bb      	ldrb	r3, [r7, #6]
 8002478:	2b01      	cmp	r3, #1
 800247a:	db03      	blt.n	8002484 <socket+0x38>
 800247c:	2b02      	cmp	r3, #2
 800247e:	dd04      	ble.n	800248a <socket+0x3e>
 8002480:	2b04      	cmp	r3, #4
 8002482:	d002      	beq.n	800248a <socket+0x3e>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8002484:	f06f 0304 	mvn.w	r3, #4
 8002488:	e0c9      	b.n	800261e <socket+0x1d2>
         break;
 800248a:	bf00      	nop
	}
	if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
 800248c:	78fb      	ldrb	r3, [r7, #3]
 800248e:	f003 0306 	and.w	r3, r3, #6
 8002492:	2b00      	cmp	r3, #0
 8002494:	d002      	beq.n	800249c <socket+0x50>
 8002496:	f06f 0305 	mvn.w	r3, #5
 800249a:	e0c0      	b.n	800261e <socket+0x1d2>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif

	if(flag != 0)
 800249c:	78fb      	ldrb	r3, [r7, #3]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d025      	beq.n	80024ee <socket+0xa2>
	{
   	switch(protocol)
 80024a2:	79bb      	ldrb	r3, [r7, #6]
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d002      	beq.n	80024ae <socket+0x62>
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d008      	beq.n	80024be <socket+0x72>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 80024ac:	e024      	b.n	80024f8 <socket+0xac>
   	      if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80024ae:	78fb      	ldrb	r3, [r7, #3]
 80024b0:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d11c      	bne.n	80024f2 <socket+0xa6>
 80024b8:	f06f 0305 	mvn.w	r3, #5
 80024bc:	e0af      	b.n	800261e <socket+0x1d2>
   	      if(flag & SF_IGMP_VER2)
 80024be:	78fb      	ldrb	r3, [r7, #3]
 80024c0:	f003 0320 	and.w	r3, r3, #32
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d006      	beq.n	80024d6 <socket+0x8a>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80024c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	db02      	blt.n	80024d6 <socket+0x8a>
 80024d0:	f06f 0305 	mvn.w	r3, #5
 80024d4:	e0a3      	b.n	800261e <socket+0x1d2>
      	      if(flag & SF_UNI_BLOCK)
 80024d6:	78fb      	ldrb	r3, [r7, #3]
 80024d8:	f003 0310 	and.w	r3, r3, #16
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00a      	beq.n	80024f6 <socket+0xaa>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80024e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	db06      	blt.n	80024f6 <socket+0xaa>
 80024e8:	f06f 0305 	mvn.w	r3, #5
 80024ec:	e097      	b.n	800261e <socket+0x1d2>
   	}
   }
 80024ee:	bf00      	nop
 80024f0:	e002      	b.n	80024f8 <socket+0xac>
   	      break;
 80024f2:	bf00      	nop
 80024f4:	e000      	b.n	80024f8 <socket+0xac>
   	      break;
 80024f6:	bf00      	nop
	close(sn);
 80024f8:	79fb      	ldrb	r3, [r7, #7]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 f89e 	bl	800263c <close>
	setSn_MR(sn, (protocol | (flag & 0xF0)));
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	3301      	adds	r3, #1
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	4618      	mov	r0, r3
 800250a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800250e:	f023 030f 	bic.w	r3, r3, #15
 8002512:	b25a      	sxtb	r2, r3
 8002514:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002518:	4313      	orrs	r3, r2
 800251a:	b25b      	sxtb	r3, r3
 800251c:	b2db      	uxtb	r3, r3
 800251e:	4619      	mov	r1, r3
 8002520:	f000 fba4 	bl	8002c6c <WIZCHIP_WRITE>
	if(!port)
 8002524:	88bb      	ldrh	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d110      	bne.n	800254c <socket+0x100>
	{
	   port = sock_any_port++;
 800252a:	4b3f      	ldr	r3, [pc, #252]	; (8002628 <socket+0x1dc>)
 800252c:	881b      	ldrh	r3, [r3, #0]
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	b291      	uxth	r1, r2
 8002532:	4a3d      	ldr	r2, [pc, #244]	; (8002628 <socket+0x1dc>)
 8002534:	8011      	strh	r1, [r2, #0]
 8002536:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8002538:	4b3b      	ldr	r3, [pc, #236]	; (8002628 <socket+0x1dc>)
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8002540:	4293      	cmp	r3, r2
 8002542:	d103      	bne.n	800254c <socket+0x100>
 8002544:	4b38      	ldr	r3, [pc, #224]	; (8002628 <socket+0x1dc>)
 8002546:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800254a:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	3301      	adds	r3, #1
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002558:	461a      	mov	r2, r3
 800255a:	88bb      	ldrh	r3, [r7, #4]
 800255c:	0a1b      	lsrs	r3, r3, #8
 800255e:	b29b      	uxth	r3, r3
 8002560:	b2db      	uxtb	r3, r3
 8002562:	4619      	mov	r1, r3
 8002564:	4610      	mov	r0, r2
 8002566:	f000 fb81 	bl	8002c6c <WIZCHIP_WRITE>
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	3301      	adds	r3, #1
 8002570:	00db      	lsls	r3, r3, #3
 8002572:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002576:	461a      	mov	r2, r3
 8002578:	88bb      	ldrh	r3, [r7, #4]
 800257a:	b2db      	uxtb	r3, r3
 800257c:	4619      	mov	r1, r3
 800257e:	4610      	mov	r0, r2
 8002580:	f000 fb74 	bl	8002c6c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	3301      	adds	r3, #1
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002590:	2101      	movs	r1, #1
 8002592:	4618      	mov	r0, r3
 8002594:	f000 fb6a 	bl	8002c6c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002598:	bf00      	nop
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	3301      	adds	r3, #1
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 fb30 	bl	8002c0c <WIZCHIP_READ>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1f3      	bne.n	800259a <socket+0x14e>
   sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 80025b2:	78fb      	ldrb	r3, [r7, #3]
 80025b4:	f003 0201 	and.w	r2, r3, #1
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	b21a      	sxth	r2, r3
 80025c0:	4b1a      	ldr	r3, [pc, #104]	; (800262c <socket+0x1e0>)
 80025c2:	881b      	ldrh	r3, [r3, #0]
 80025c4:	b21b      	sxth	r3, r3
 80025c6:	4313      	orrs	r3, r2
 80025c8:	b21b      	sxth	r3, r3
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	4b17      	ldr	r3, [pc, #92]	; (800262c <socket+0x1e0>)
 80025ce:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	2201      	movs	r2, #1
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	b21b      	sxth	r3, r3
 80025da:	43db      	mvns	r3, r3
 80025dc:	b21a      	sxth	r2, r3
 80025de:	4b14      	ldr	r3, [pc, #80]	; (8002630 <socket+0x1e4>)
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	b21b      	sxth	r3, r3
 80025e4:	4013      	ands	r3, r2
 80025e6:	b21b      	sxth	r3, r3
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	4b11      	ldr	r3, [pc, #68]	; (8002630 <socket+0x1e4>)
 80025ec:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	4a10      	ldr	r2, [pc, #64]	; (8002634 <socket+0x1e8>)
 80025f2:	2100      	movs	r1, #0
 80025f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_pack_info[sn] = 0;
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	4a0f      	ldr	r2, [pc, #60]	; (8002638 <socket+0x1ec>)
 80025fc:	2100      	movs	r1, #0
 80025fe:	54d1      	strb	r1, [r2, r3]
   while(getSn_SR(sn) == SOCK_CLOSED);
 8002600:	bf00      	nop
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	3301      	adds	r3, #1
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800260e:	4618      	mov	r0, r3
 8002610:	f000 fafc 	bl	8002c0c <WIZCHIP_READ>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d0f3      	beq.n	8002602 <socket+0x1b6>
   return (int8_t)sn;
 800261a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	bd90      	pop	{r4, r7, pc}
 8002626:	bf00      	nop
 8002628:	20000020 	.word	0x20000020
 800262c:	20000250 	.word	0x20000250
 8002630:	20000252 	.word	0x20000252
 8002634:	20000254 	.word	0x20000254
 8002638:	20000264 	.word	0x20000264

0800263c <close>:

int8_t close(uint8_t sn)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8002646:	79fb      	ldrb	r3, [r7, #7]
 8002648:	2b08      	cmp	r3, #8
 800264a:	d902      	bls.n	8002652 <close+0x16>
 800264c:	f04f 33ff 	mov.w	r3, #4294967295
 8002650:	e046      	b.n	80026e0 <close+0xa4>

	setSn_CR(sn,Sn_CR_CLOSE);
 8002652:	79fb      	ldrb	r3, [r7, #7]
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	3301      	adds	r3, #1
 8002658:	00db      	lsls	r3, r3, #3
 800265a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800265e:	2110      	movs	r1, #16
 8002660:	4618      	mov	r0, r3
 8002662:	f000 fb03 	bl	8002c6c <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8002666:	bf00      	nop
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	3301      	adds	r3, #1
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002674:	4618      	mov	r0, r3
 8002676:	f000 fac9 	bl	8002c0c <WIZCHIP_READ>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1f3      	bne.n	8002668 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	3301      	adds	r3, #1
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800268c:	211f      	movs	r1, #31
 800268e:	4618      	mov	r0, r3
 8002690:	f000 faec 	bl	8002c6c <WIZCHIP_WRITE>
	sock_is_sending &= ~(1<<sn);
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	2201      	movs	r2, #1
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	b21b      	sxth	r3, r3
 800269e:	43db      	mvns	r3, r3
 80026a0:	b21a      	sxth	r2, r3
 80026a2:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <close+0xac>)
 80026a4:	881b      	ldrh	r3, [r3, #0]
 80026a6:	b21b      	sxth	r3, r3
 80026a8:	4013      	ands	r3, r2
 80026aa:	b21b      	sxth	r3, r3
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	4b0e      	ldr	r3, [pc, #56]	; (80026e8 <close+0xac>)
 80026b0:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	4a0d      	ldr	r2, [pc, #52]	; (80026ec <close+0xb0>)
 80026b6:	2100      	movs	r1, #0
 80026b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	4a0c      	ldr	r2, [pc, #48]	; (80026f0 <close+0xb4>)
 80026c0:	2100      	movs	r1, #0
 80026c2:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80026c4:	bf00      	nop
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	3301      	adds	r3, #1
 80026cc:	00db      	lsls	r3, r3, #3
 80026ce:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80026d2:	4618      	mov	r0, r3
 80026d4:	f000 fa9a 	bl	8002c0c <WIZCHIP_READ>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f3      	bne.n	80026c6 <close+0x8a>
	return SOCK_OK;
 80026de:	2301      	movs	r3, #1
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20000252 	.word	0x20000252
 80026ec:	20000254 	.word	0x20000254
 80026f0:	20000264 	.word	0x20000264

080026f4 <listen>:

int8_t listen(uint8_t sn)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	2b08      	cmp	r3, #8
 8002702:	d902      	bls.n	800270a <listen+0x16>
 8002704:	f04f 33ff 	mov.w	r3, #4294967295
 8002708:	e055      	b.n	80027b6 <listen+0xc2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	3301      	adds	r3, #1
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	4618      	mov	r0, r3
 8002714:	f000 fa7a 	bl	8002c0c <WIZCHIP_READ>
 8002718:	4603      	mov	r3, r0
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	2b01      	cmp	r3, #1
 8002720:	d002      	beq.n	8002728 <listen+0x34>
 8002722:	f06f 0304 	mvn.w	r3, #4
 8002726:	e046      	b.n	80027b6 <listen+0xc2>
	CHECK_SOCKINIT();
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	3301      	adds	r3, #1
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002734:	4618      	mov	r0, r3
 8002736:	f000 fa69 	bl	8002c0c <WIZCHIP_READ>
 800273a:	4603      	mov	r3, r0
 800273c:	2b13      	cmp	r3, #19
 800273e:	d002      	beq.n	8002746 <listen+0x52>
 8002740:	f06f 0302 	mvn.w	r3, #2
 8002744:	e037      	b.n	80027b6 <listen+0xc2>
	setSn_CR(sn,Sn_CR_LISTEN);
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	3301      	adds	r3, #1
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002752:	2102      	movs	r1, #2
 8002754:	4618      	mov	r0, r3
 8002756:	f000 fa89 	bl	8002c6c <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 800275a:	bf00      	nop
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	3301      	adds	r3, #1
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002768:	4618      	mov	r0, r3
 800276a:	f000 fa4f 	bl	8002c0c <WIZCHIP_READ>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1f3      	bne.n	800275c <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8002774:	e012      	b.n	800279c <listen+0xa8>
   {
      if(getSn_CR(sn) == SOCK_CLOSED)
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	3301      	adds	r3, #1
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002782:	4618      	mov	r0, r3
 8002784:	f000 fa42 	bl	8002c0c <WIZCHIP_READ>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d106      	bne.n	800279c <listen+0xa8>
      {
         close(sn);
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ff53 	bl	800263c <close>
         return SOCKERR_SOCKCLOSED;
 8002796:	f06f 0303 	mvn.w	r3, #3
 800279a:	e00c      	b.n	80027b6 <listen+0xc2>
   while(getSn_SR(sn) != SOCK_LISTEN)
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	3301      	adds	r3, #1
 80027a2:	00db      	lsls	r3, r3, #3
 80027a4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80027a8:	4618      	mov	r0, r3
 80027aa:	f000 fa2f 	bl	8002c0c <WIZCHIP_READ>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b14      	cmp	r3, #20
 80027b2:	d1e0      	bne.n	8002776 <listen+0x82>
      }
   }
   return SOCK_OK;
 80027b4:	2301      	movs	r3, #1
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <disconnect>:

   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	d902      	bls.n	80027d6 <disconnect+0x16>
 80027d0:	f04f 33ff 	mov.w	r3, #4294967295
 80027d4:	e062      	b.n	800289c <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	3301      	adds	r3, #1
 80027dc:	00db      	lsls	r3, r3, #3
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 fa14 	bl	8002c0c <WIZCHIP_READ>
 80027e4:	4603      	mov	r3, r0
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d002      	beq.n	80027f4 <disconnect+0x34>
 80027ee:	f06f 0304 	mvn.w	r3, #4
 80027f2:	e053      	b.n	800289c <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	3301      	adds	r3, #1
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002800:	2108      	movs	r1, #8
 8002802:	4618      	mov	r0, r3
 8002804:	f000 fa32 	bl	8002c6c <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8002808:	bf00      	nop
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	3301      	adds	r3, #1
 8002810:	00db      	lsls	r3, r3, #3
 8002812:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002816:	4618      	mov	r0, r3
 8002818:	f000 f9f8 	bl	8002c0c <WIZCHIP_READ>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f3      	bne.n	800280a <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	2201      	movs	r2, #1
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	b21b      	sxth	r3, r3
 800282c:	43db      	mvns	r3, r3
 800282e:	b21a      	sxth	r2, r3
 8002830:	4b1c      	ldr	r3, [pc, #112]	; (80028a4 <disconnect+0xe4>)
 8002832:	881b      	ldrh	r3, [r3, #0]
 8002834:	b21b      	sxth	r3, r3
 8002836:	4013      	ands	r3, r2
 8002838:	b21b      	sxth	r3, r3
 800283a:	b29a      	uxth	r2, r3
 800283c:	4b19      	ldr	r3, [pc, #100]	; (80028a4 <disconnect+0xe4>)
 800283e:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8002840:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <disconnect+0xe8>)
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	461a      	mov	r2, r3
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	fa42 f303 	asr.w	r3, r2, r3
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d016      	beq.n	8002882 <disconnect+0xc2>
 8002854:	2300      	movs	r3, #0
 8002856:	e021      	b.n	800289c <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	3301      	adds	r3, #1
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002864:	4618      	mov	r0, r3
 8002866:	f000 f9d1 	bl	8002c0c <WIZCHIP_READ>
 800286a:	4603      	mov	r3, r0
 800286c:	f003 0308 	and.w	r3, r3, #8
 8002870:	2b00      	cmp	r3, #0
 8002872:	d006      	beq.n	8002882 <disconnect+0xc2>
	   {
	      close(sn);
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff fee0 	bl	800263c <close>
	      return SOCKERR_TIMEOUT;
 800287c:	f06f 030c 	mvn.w	r3, #12
 8002880:	e00c      	b.n	800289c <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	3301      	adds	r3, #1
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800288e:	4618      	mov	r0, r3
 8002890:	f000 f9bc 	bl	8002c0c <WIZCHIP_READ>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1de      	bne.n	8002858 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 800289a:	2301      	movs	r3, #1
}
 800289c:	4618      	mov	r0, r3
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20000252 	.word	0x20000252
 80028a8:	20000250 	.word	0x20000250

080028ac <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4603      	mov	r3, r0
 80028b4:	6039      	str	r1, [r7, #0]
 80028b6:	71fb      	strb	r3, [r7, #7]
 80028b8:	4613      	mov	r3, r2
 80028ba:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 80028bc:	2300      	movs	r3, #0
 80028be:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 80028c0:	2300      	movs	r3, #0
 80028c2:	81bb      	strh	r3, [r7, #12]

   CHECK_SOCKNUM();
 80028c4:	79fb      	ldrb	r3, [r7, #7]
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d902      	bls.n	80028d0 <send+0x24>
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295
 80028ce:	e0de      	b.n	8002a8e <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	3301      	adds	r3, #1
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 f997 	bl	8002c0c <WIZCHIP_READ>
 80028de:	4603      	mov	r3, r0
 80028e0:	f003 030f 	and.w	r3, r3, #15
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d002      	beq.n	80028ee <send+0x42>
 80028e8:	f06f 0304 	mvn.w	r3, #4
 80028ec:	e0cf      	b.n	8002a8e <send+0x1e2>
   CHECK_SOCKDATA();
 80028ee:	88bb      	ldrh	r3, [r7, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d102      	bne.n	80028fa <send+0x4e>
 80028f4:	f06f 030d 	mvn.w	r3, #13
 80028f8:	e0c9      	b.n	8002a8e <send+0x1e2>
   tmp = getSn_SR(sn);
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	3301      	adds	r3, #1
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002906:	4618      	mov	r0, r3
 8002908:	f000 f980 	bl	8002c0c <WIZCHIP_READ>
 800290c:	4603      	mov	r3, r0
 800290e:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	2b17      	cmp	r3, #23
 8002914:	d005      	beq.n	8002922 <send+0x76>
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	2b1c      	cmp	r3, #28
 800291a:	d002      	beq.n	8002922 <send+0x76>
 800291c:	f06f 0306 	mvn.w	r3, #6
 8002920:	e0b5      	b.n	8002a8e <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8002922:	4b5d      	ldr	r3, [pc, #372]	; (8002a98 <send+0x1ec>)
 8002924:	881b      	ldrh	r3, [r3, #0]
 8002926:	461a      	mov	r2, r3
 8002928:	79fb      	ldrb	r3, [r7, #7]
 800292a:	fa42 f303 	asr.w	r3, r2, r3
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d039      	beq.n	80029aa <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	3301      	adds	r3, #1
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002942:	4618      	mov	r0, r3
 8002944:	f000 f962 	bl	8002c0c <WIZCHIP_READ>
 8002948:	4603      	mov	r3, r0
 800294a:	f003 031f 	and.w	r3, r3, #31
 800294e:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8002950:	7bfb      	ldrb	r3, [r7, #15]
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	2b00      	cmp	r3, #0
 8002958:	d019      	beq.n	800298e <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	3301      	adds	r3, #1
 8002960:	00db      	lsls	r3, r3, #3
 8002962:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002966:	2110      	movs	r1, #16
 8002968:	4618      	mov	r0, r3
 800296a:	f000 f97f 	bl	8002c6c <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCKERR_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	2201      	movs	r2, #1
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	b21b      	sxth	r3, r3
 8002978:	43db      	mvns	r3, r3
 800297a:	b21a      	sxth	r2, r3
 800297c:	4b46      	ldr	r3, [pc, #280]	; (8002a98 <send+0x1ec>)
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	b21b      	sxth	r3, r3
 8002982:	4013      	ands	r3, r2
 8002984:	b21b      	sxth	r3, r3
 8002986:	b29a      	uxth	r2, r3
 8002988:	4b43      	ldr	r3, [pc, #268]	; (8002a98 <send+0x1ec>)
 800298a:	801a      	strh	r2, [r3, #0]
 800298c:	e00d      	b.n	80029aa <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 800298e:	7bfb      	ldrb	r3, [r7, #15]
 8002990:	f003 0308 	and.w	r3, r3, #8
 8002994:	2b00      	cmp	r3, #0
 8002996:	d006      	beq.n	80029a6 <send+0xfa>
      {
         close(sn);
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff fe4e 	bl	800263c <close>
         return SOCKERR_TIMEOUT;
 80029a0:	f06f 030c 	mvn.w	r3, #12
 80029a4:	e073      	b.n	8002a8e <send+0x1e2>
      }
      else return SOCK_BUSY;
 80029a6:	2300      	movs	r3, #0
 80029a8:	e071      	b.n	8002a8e <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 80029aa:	79fb      	ldrb	r3, [r7, #7]
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	3301      	adds	r3, #1
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 f928 	bl	8002c0c <WIZCHIP_READ>
 80029bc:	4603      	mov	r3, r0
 80029be:	b29b      	uxth	r3, r3
 80029c0:	029b      	lsls	r3, r3, #10
 80029c2:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80029c4:	88ba      	ldrh	r2, [r7, #4]
 80029c6:	89bb      	ldrh	r3, [r7, #12]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d901      	bls.n	80029d0 <send+0x124>
 80029cc:	89bb      	ldrh	r3, [r7, #12]
 80029ce:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f000 fa0c 	bl	8002df0 <getSn_TX_FSR>
 80029d8:	4603      	mov	r3, r0
 80029da:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	3301      	adds	r3, #1
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80029e8:	4618      	mov	r0, r3
 80029ea:	f000 f90f 	bl	8002c0c <WIZCHIP_READ>
 80029ee:	4603      	mov	r3, r0
 80029f0:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
 80029f4:	2b17      	cmp	r3, #23
 80029f6:	d009      	beq.n	8002a0c <send+0x160>
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	2b1c      	cmp	r3, #28
 80029fc:	d006      	beq.n	8002a0c <send+0x160>
      {
         close(sn);
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff fe1b 	bl	800263c <close>
         return SOCKERR_SOCKSTATUS;
 8002a06:	f06f 0306 	mvn.w	r3, #6
 8002a0a:	e040      	b.n	8002a8e <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8002a0c:	4b23      	ldr	r3, [pc, #140]	; (8002a9c <send+0x1f0>)
 8002a0e:	881b      	ldrh	r3, [r3, #0]
 8002a10:	461a      	mov	r2, r3
 8002a12:	79fb      	ldrb	r3, [r7, #7]
 8002a14:	fa42 f303 	asr.w	r3, r2, r3
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d005      	beq.n	8002a2c <send+0x180>
 8002a20:	88ba      	ldrh	r2, [r7, #4]
 8002a22:	89bb      	ldrh	r3, [r7, #12]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d901      	bls.n	8002a2c <send+0x180>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	e030      	b.n	8002a8e <send+0x1e2>
      if(len <= freesize) break;
 8002a2c:	88ba      	ldrh	r2, [r7, #4]
 8002a2e:	89bb      	ldrh	r3, [r7, #12]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d900      	bls.n	8002a36 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8002a34:	e7cc      	b.n	80029d0 <send+0x124>
      if(len <= freesize) break;
 8002a36:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8002a38:	88ba      	ldrh	r2, [r7, #4]
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	6839      	ldr	r1, [r7, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 fa6c 	bl	8002f1c <wiz_send_data>
   #if _WIZCHIP_ == 5200
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
   #endif
   setSn_CR(sn,Sn_CR_SEND);
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	3301      	adds	r3, #1
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002a50:	2120      	movs	r1, #32
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 f90a 	bl	8002c6c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8002a58:	bf00      	nop
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	3301      	adds	r3, #1
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 f8d0 	bl	8002c0c <WIZCHIP_READ>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1f3      	bne.n	8002a5a <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	2201      	movs	r2, #1
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	b21a      	sxth	r2, r3
 8002a7c:	4b06      	ldr	r3, [pc, #24]	; (8002a98 <send+0x1ec>)
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	b21b      	sxth	r3, r3
 8002a82:	4313      	orrs	r3, r2
 8002a84:	b21b      	sxth	r3, r3
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	4b03      	ldr	r3, [pc, #12]	; (8002a98 <send+0x1ec>)
 8002a8a:	801a      	strh	r2, [r3, #0]
   return len;
 8002a8c:	88bb      	ldrh	r3, [r7, #4]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20000252 	.word	0x20000252
 8002a9c:	20000250 	.word	0x20000250

08002aa0 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002aa0:	b590      	push	{r4, r7, lr}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	6039      	str	r1, [r7, #0]
 8002aaa:	71fb      	strb	r3, [r7, #7]
 8002aac:	4613      	mov	r3, r2
 8002aae:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	81bb      	strh	r3, [r7, #12]
   CHECK_SOCKNUM();
 8002ab8:	79fb      	ldrb	r3, [r7, #7]
 8002aba:	2b08      	cmp	r3, #8
 8002abc:	d902      	bls.n	8002ac4 <recv+0x24>
 8002abe:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac2:	e09c      	b.n	8002bfe <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	3301      	adds	r3, #1
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	4618      	mov	r0, r3
 8002ace:	f000 f89d 	bl	8002c0c <WIZCHIP_READ>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	f003 030f 	and.w	r3, r3, #15
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d002      	beq.n	8002ae2 <recv+0x42>
 8002adc:	f06f 0304 	mvn.w	r3, #4
 8002ae0:	e08d      	b.n	8002bfe <recv+0x15e>
   CHECK_SOCKDATA();
 8002ae2:	88bb      	ldrh	r3, [r7, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d102      	bne.n	8002aee <recv+0x4e>
 8002ae8:	f06f 030d 	mvn.w	r3, #13
 8002aec:	e087      	b.n	8002bfe <recv+0x15e>

   recvsize = getSn_RxMAX(sn);
 8002aee:	79fb      	ldrb	r3, [r7, #7]
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	3301      	adds	r3, #1
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 f886 	bl	8002c0c <WIZCHIP_READ>
 8002b00:	4603      	mov	r3, r0
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	029b      	lsls	r3, r3, #10
 8002b06:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8002b08:	89ba      	ldrh	r2, [r7, #12]
 8002b0a:	88bb      	ldrh	r3, [r7, #4]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d201      	bcs.n	8002b14 <recv+0x74>
 8002b10:	89bb      	ldrh	r3, [r7, #12]
 8002b12:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      recvsize = getSn_RX_RSR(sn);
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 f9b5 	bl	8002e86 <getSn_RX_RSR>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	3301      	adds	r3, #1
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f000 f86d 	bl	8002c0c <WIZCHIP_READ>
 8002b32:	4603      	mov	r3, r0
 8002b34:	73fb      	strb	r3, [r7, #15]
      if (tmp != SOCK_ESTABLISHED)
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
 8002b38:	2b17      	cmp	r3, #23
 8002b3a:	d026      	beq.n	8002b8a <recv+0xea>
      {
         if(tmp == SOCK_CLOSE_WAIT)
 8002b3c:	7bfb      	ldrb	r3, [r7, #15]
 8002b3e:	2b1c      	cmp	r3, #28
 8002b40:	d11c      	bne.n	8002b7c <recv+0xdc>
         {
            if(recvsize != 0) break;
 8002b42:	89bb      	ldrh	r3, [r7, #12]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d133      	bne.n	8002bb0 <recv+0x110>
            else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8002b48:	79fb      	ldrb	r3, [r7, #7]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f000 f950 	bl	8002df0 <getSn_TX_FSR>
 8002b50:	4603      	mov	r3, r0
 8002b52:	461c      	mov	r4, r3
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	3301      	adds	r3, #1
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002b60:	4618      	mov	r0, r3
 8002b62:	f000 f853 	bl	8002c0c <WIZCHIP_READ>
 8002b66:	4603      	mov	r3, r0
 8002b68:	029b      	lsls	r3, r3, #10
 8002b6a:	429c      	cmp	r4, r3
 8002b6c:	d10d      	bne.n	8002b8a <recv+0xea>
            {
               close(sn);
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff fd63 	bl	800263c <close>
               return SOCKERR_SOCKSTATUS;
 8002b76:	f06f 0306 	mvn.w	r3, #6
 8002b7a:	e040      	b.n	8002bfe <recv+0x15e>
            }
         }
         else
         {
            close(sn);
 8002b7c:	79fb      	ldrb	r3, [r7, #7]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff fd5c 	bl	800263c <close>
            return SOCKERR_SOCKSTATUS;
 8002b84:	f06f 0306 	mvn.w	r3, #6
 8002b88:	e039      	b.n	8002bfe <recv+0x15e>
         }
      }
      if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8002b8a:	4b1f      	ldr	r3, [pc, #124]	; (8002c08 <recv+0x168>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	fa42 f303 	asr.w	r3, r2, r3
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d004      	beq.n	8002ba8 <recv+0x108>
 8002b9e:	89bb      	ldrh	r3, [r7, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <recv+0x108>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	e02a      	b.n	8002bfe <recv+0x15e>
      if(recvsize != 0) break;
 8002ba8:	89bb      	ldrh	r3, [r7, #12]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d102      	bne.n	8002bb4 <recv+0x114>
      recvsize = getSn_RX_RSR(sn);
 8002bae:	e7b1      	b.n	8002b14 <recv+0x74>
            if(recvsize != 0) break;
 8002bb0:	bf00      	nop
 8002bb2:	e000      	b.n	8002bb6 <recv+0x116>
      if(recvsize != 0) break;
 8002bb4:	bf00      	nop
   };
   if(recvsize < len) len = recvsize;
 8002bb6:	89ba      	ldrh	r2, [r7, #12]
 8002bb8:	88bb      	ldrh	r3, [r7, #4]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d201      	bcs.n	8002bc2 <recv+0x122>
 8002bbe:	89bb      	ldrh	r3, [r7, #12]
 8002bc0:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8002bc2:	88ba      	ldrh	r2, [r7, #4]
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	6839      	ldr	r1, [r7, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 fa03 	bl	8002fd4 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8002bce:	79fb      	ldrb	r3, [r7, #7]
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002bda:	2140      	movs	r1, #64	; 0x40
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 f845 	bl	8002c6c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002be2:	bf00      	nop
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	3301      	adds	r3, #1
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 f80b 	bl	8002c0c <WIZCHIP_READ>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1f3      	bne.n	8002be4 <recv+0x144>
   return len;
 8002bfc:	88bb      	ldrh	r3, [r7, #4]
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd90      	pop	{r4, r7, pc}
 8002c06:	bf00      	nop
 8002c08:	20000250 	.word	0x20000250

08002c0c <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 8002c14:	4b14      	ldr	r3, [pc, #80]	; (8002c68 <WIZCHIP_READ+0x5c>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002c1a:	4b13      	ldr	r3, [pc, #76]	; (8002c68 <WIZCHIP_READ+0x5c>)
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	4798      	blx	r3
   	   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_FDM_OP_LEN1_);
   #else
      #error "Unsupported _WIZCHIP_IO_SPI_ in W5500 !!!"
   #endif

   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002c20:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <WIZCHIP_READ+0x5c>)
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	0c12      	lsrs	r2, r2, #16
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	4610      	mov	r0, r2
 8002c2c:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002c2e:	4b0e      	ldr	r3, [pc, #56]	; (8002c68 <WIZCHIP_READ+0x5c>)
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	0a12      	lsrs	r2, r2, #8
 8002c36:	b2d2      	uxtb	r2, r2
 8002c38:	4610      	mov	r0, r2
 8002c3a:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002c3c:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <WIZCHIP_READ+0x5c>)
 8002c3e:	69db      	ldr	r3, [r3, #28]
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	4610      	mov	r0, r2
 8002c46:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte();
 8002c48:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <WIZCHIP_READ+0x5c>)
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	4798      	blx	r3
 8002c4e:	4603      	mov	r3, r0
 8002c50:	73fb      	strb	r3, [r7, #15]
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5000. !!!"
#endif

   WIZCHIP.CS._deselect();
 8002c52:	4b05      	ldr	r3, [pc, #20]	; (8002c68 <WIZCHIP_READ+0x5c>)
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002c58:	4b03      	ldr	r3, [pc, #12]	; (8002c68 <WIZCHIP_READ+0x5c>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	4798      	blx	r3
   return ret;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	20000024 	.word	0x20000024

08002c6c <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	70fb      	strb	r3, [r7, #3]
    WIZCHIP_CRITICAL_ENTER();
 8002c78:	4b16      	ldr	r3, [pc, #88]	; (8002cd4 <WIZCHIP_WRITE+0x68>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002c7e:	4b15      	ldr	r3, [pc, #84]	; (8002cd4 <WIZCHIP_WRITE+0x68>)
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
   	   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f043 0304 	orr.w	r3, r3, #4
 8002c8a:	607b      	str	r3, [r7, #4]
   	   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_FDM_OP_LEN1_);
   #else
      #error "Unsupported _WIZCHIP_IO_SPI_ in W5500 !!!"
   #endif

   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002c8c:	4b11      	ldr	r3, [pc, #68]	; (8002cd4 <WIZCHIP_WRITE+0x68>)
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	0c12      	lsrs	r2, r2, #16
 8002c94:	b2d2      	uxtb	r2, r2
 8002c96:	4610      	mov	r0, r2
 8002c98:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	; (8002cd4 <WIZCHIP_WRITE+0x68>)
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	0a12      	lsrs	r2, r2, #8
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	4610      	mov	r0, r2
 8002ca6:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002ca8:	4b0a      	ldr	r3, [pc, #40]	; (8002cd4 <WIZCHIP_WRITE+0x68>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	4610      	mov	r0, r2
 8002cb2:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);
 8002cb4:	4b07      	ldr	r3, [pc, #28]	; (8002cd4 <WIZCHIP_WRITE+0x68>)
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	78fa      	ldrb	r2, [r7, #3]
 8002cba:	4610      	mov	r0, r2
 8002cbc:	4798      	blx	r3
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!"
#endif

   WIZCHIP.CS._deselect();
 8002cbe:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <WIZCHIP_WRITE+0x68>)
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002cc4:	4b03      	ldr	r3, [pc, #12]	; (8002cd4 <WIZCHIP_WRITE+0x68>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	4798      	blx	r3
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20000024 	.word	0x20000024

08002cd8 <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b087      	sub	sp, #28
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	82fb      	strh	r3, [r7, #22]
   uint16_t j = 0;
 8002cea:	2300      	movs	r3, #0
 8002cec:	82bb      	strh	r3, [r7, #20]
   WIZCHIP_CRITICAL_ENTER();
 8002cee:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <WIZCHIP_READ_BUF+0x84>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002cf4:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <WIZCHIP_READ_BUF+0x84>)
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
      AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002cfa:	4b18      	ldr	r3, [pc, #96]	; (8002d5c <WIZCHIP_READ_BUF+0x84>)
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	0c12      	lsrs	r2, r2, #16
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	4610      	mov	r0, r2
 8002d06:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002d08:	4b14      	ldr	r3, [pc, #80]	; (8002d5c <WIZCHIP_READ_BUF+0x84>)
 8002d0a:	69db      	ldr	r3, [r3, #28]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	0a12      	lsrs	r2, r2, #8
 8002d10:	b2d2      	uxtb	r2, r2
 8002d12:	4610      	mov	r0, r2
 8002d14:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002d16:	4b11      	ldr	r3, [pc, #68]	; (8002d5c <WIZCHIP_READ_BUF+0x84>)
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	4610      	mov	r0, r2
 8002d20:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 8002d22:	2300      	movs	r3, #0
 8002d24:	82fb      	strh	r3, [r7, #22]
 8002d26:	e00a      	b.n	8002d3e <WIZCHIP_READ_BUF+0x66>
        pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8002d28:	4b0c      	ldr	r3, [pc, #48]	; (8002d5c <WIZCHIP_READ_BUF+0x84>)
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	8afa      	ldrh	r2, [r7, #22]
 8002d2e:	68b9      	ldr	r1, [r7, #8]
 8002d30:	188c      	adds	r4, r1, r2
 8002d32:	4798      	blx	r3
 8002d34:	4603      	mov	r3, r0
 8002d36:	7023      	strb	r3, [r4, #0]
      for(i = 0; i < len; i++,j)
 8002d38:	8afb      	ldrh	r3, [r7, #22]
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	82fb      	strh	r3, [r7, #22]
 8002d3e:	8afa      	ldrh	r2, [r7, #22]
 8002d40:	88fb      	ldrh	r3, [r7, #6]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d3f0      	bcc.n	8002d28 <WIZCHIP_READ_BUF+0x50>
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8002d46:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <WIZCHIP_READ_BUF+0x84>)
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002d4c:	4b03      	ldr	r3, [pc, #12]	; (8002d5c <WIZCHIP_READ_BUF+0x84>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	4798      	blx	r3
}
 8002d52:	bf00      	nop
 8002d54:	371c      	adds	r7, #28
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd90      	pop	{r4, r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	20000024 	.word	0x20000024

08002d60 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	82fb      	strh	r3, [r7, #22]
   uint16_t j = 0;
 8002d72:	2300      	movs	r3, #0
 8002d74:	82bb      	strh	r3, [r7, #20]
   WIZCHIP_CRITICAL_ENTER();
 8002d76:	4b1d      	ldr	r3, [pc, #116]	; (8002dec <WIZCHIP_WRITE_BUF+0x8c>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002d7c:	4b1b      	ldr	r3, [pc, #108]	; (8002dec <WIZCHIP_WRITE_BUF+0x8c>)
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
      AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f043 0304 	orr.w	r3, r3, #4
 8002d88:	60fb      	str	r3, [r7, #12]
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002d8a:	4b18      	ldr	r3, [pc, #96]	; (8002dec <WIZCHIP_WRITE_BUF+0x8c>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	0c12      	lsrs	r2, r2, #16
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	4610      	mov	r0, r2
 8002d96:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002d98:	4b14      	ldr	r3, [pc, #80]	; (8002dec <WIZCHIP_WRITE_BUF+0x8c>)
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	0a12      	lsrs	r2, r2, #8
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	4610      	mov	r0, r2
 8002da4:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002da6:	4b11      	ldr	r3, [pc, #68]	; (8002dec <WIZCHIP_WRITE_BUF+0x8c>)
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	b2d2      	uxtb	r2, r2
 8002dae:	4610      	mov	r0, r2
 8002db0:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 8002db2:	2300      	movs	r3, #0
 8002db4:	82fb      	strh	r3, [r7, #22]
 8002db6:	e00a      	b.n	8002dce <WIZCHIP_WRITE_BUF+0x6e>
         WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002db8:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <WIZCHIP_WRITE_BUF+0x8c>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	8afa      	ldrh	r2, [r7, #22]
 8002dbe:	68b9      	ldr	r1, [r7, #8]
 8002dc0:	440a      	add	r2, r1
 8002dc2:	7812      	ldrb	r2, [r2, #0]
 8002dc4:	4610      	mov	r0, r2
 8002dc6:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 8002dc8:	8afb      	ldrh	r3, [r7, #22]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	82fb      	strh	r3, [r7, #22]
 8002dce:	8afa      	ldrh	r2, [r7, #22]
 8002dd0:	88fb      	ldrh	r3, [r7, #6]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d3f0      	bcc.n	8002db8 <WIZCHIP_WRITE_BUF+0x58>
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8002dd6:	4b05      	ldr	r3, [pc, #20]	; (8002dec <WIZCHIP_WRITE_BUF+0x8c>)
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <WIZCHIP_WRITE_BUF+0x8c>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	4798      	blx	r3
}
 8002de2:	bf00      	nop
 8002de4:	3718      	adds	r7, #24
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	20000024 	.word	0x20000024

08002df0 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8002df0:	b590      	push	{r4, r7, lr}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	81fb      	strh	r3, [r7, #14]
 8002dfe:	2300      	movs	r3, #0
 8002e00:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	3301      	adds	r3, #1
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff fefc 	bl	8002c0c <WIZCHIP_READ>
 8002e14:	4603      	mov	r3, r0
 8002e16:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002e18:	89bb      	ldrh	r3, [r7, #12]
 8002e1a:	021b      	lsls	r3, r3, #8
 8002e1c:	b29c      	uxth	r4, r3
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	3301      	adds	r3, #1
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff feee 	bl	8002c0c <WIZCHIP_READ>
 8002e30:	4603      	mov	r3, r0
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	4423      	add	r3, r4
 8002e36:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002e38:	89bb      	ldrh	r3, [r7, #12]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d01a      	beq.n	8002e74 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	3301      	adds	r3, #1
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff fede 	bl	8002c0c <WIZCHIP_READ>
 8002e50:	4603      	mov	r3, r0
 8002e52:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002e54:	89fb      	ldrh	r3, [r7, #14]
 8002e56:	021b      	lsls	r3, r3, #8
 8002e58:	b29c      	uxth	r4, r3
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	3301      	adds	r3, #1
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff fed0 	bl	8002c0c <WIZCHIP_READ>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	4423      	add	r3, r4
 8002e72:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002e74:	89fa      	ldrh	r2, [r7, #14]
 8002e76:	89bb      	ldrh	r3, [r7, #12]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d1c2      	bne.n	8002e02 <getSn_TX_FSR+0x12>
   return val;
 8002e7c:	89fb      	ldrh	r3, [r7, #14]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3714      	adds	r7, #20
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd90      	pop	{r4, r7, pc}

08002e86 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8002e86:	b590      	push	{r4, r7, lr}
 8002e88:	b085      	sub	sp, #20
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	81fb      	strh	r3, [r7, #14]
 8002e94:	2300      	movs	r3, #0
 8002e96:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002e98:	79fb      	ldrb	r3, [r7, #7]
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff feb1 	bl	8002c0c <WIZCHIP_READ>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002eae:	89bb      	ldrh	r3, [r7, #12]
 8002eb0:	021b      	lsls	r3, r3, #8
 8002eb2:	b29c      	uxth	r4, r3
 8002eb4:	79fb      	ldrb	r3, [r7, #7]
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	3301      	adds	r3, #1
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7ff fea3 	bl	8002c0c <WIZCHIP_READ>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	4423      	add	r3, r4
 8002ecc:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002ece:	89bb      	ldrh	r3, [r7, #12]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d01a      	beq.n	8002f0a <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002ed4:	79fb      	ldrb	r3, [r7, #7]
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	3301      	adds	r3, #1
 8002eda:	00db      	lsls	r3, r3, #3
 8002edc:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff fe93 	bl	8002c0c <WIZCHIP_READ>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002eea:	89fb      	ldrh	r3, [r7, #14]
 8002eec:	021b      	lsls	r3, r3, #8
 8002eee:	b29c      	uxth	r4, r3
 8002ef0:	79fb      	ldrb	r3, [r7, #7]
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff fe85 	bl	8002c0c <WIZCHIP_READ>
 8002f02:	4603      	mov	r3, r0
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	4423      	add	r3, r4
 8002f08:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002f0a:	89fa      	ldrh	r2, [r7, #14]
 8002f0c:	89bb      	ldrh	r3, [r7, #12]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d1c2      	bne.n	8002e98 <getSn_RX_RSR+0x12>
   return val;
 8002f12:	89fb      	ldrh	r3, [r7, #14]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3714      	adds	r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd90      	pop	{r4, r7, pc}

08002f1c <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002f1c:	b590      	push	{r4, r7, lr}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	6039      	str	r1, [r7, #0]
 8002f26:	71fb      	strb	r3, [r7, #7]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	60bb      	str	r3, [r7, #8]
   if(len == 0)  return;
 8002f34:	88bb      	ldrh	r3, [r7, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d048      	beq.n	8002fcc <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8002f3a:	79fb      	ldrb	r3, [r7, #7]
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	3301      	adds	r3, #1
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fe60 	bl	8002c0c <WIZCHIP_READ>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	021b      	lsls	r3, r3, #8
 8002f52:	b29c      	uxth	r4, r3
 8002f54:	79fb      	ldrb	r3, [r7, #7]
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	3301      	adds	r3, #1
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7ff fe53 	bl	8002c0c <WIZCHIP_READ>
 8002f66:	4603      	mov	r3, r0
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	4423      	add	r3, r4
 8002f6c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002f6e:	89fb      	ldrh	r3, [r7, #14]
 8002f70:	021b      	lsls	r3, r3, #8
 8002f72:	79fa      	ldrb	r2, [r7, #7]
 8002f74:	0092      	lsls	r2, r2, #2
 8002f76:	3202      	adds	r2, #2
 8002f78:	00d2      	lsls	r2, r2, #3
 8002f7a:	4413      	add	r3, r2
 8002f7c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002f7e:	88bb      	ldrh	r3, [r7, #4]
 8002f80:	461a      	mov	r2, r3
 8002f82:	6839      	ldr	r1, [r7, #0]
 8002f84:	68b8      	ldr	r0, [r7, #8]
 8002f86:	f7ff feeb 	bl	8002d60 <WIZCHIP_WRITE_BUF>

   ptr += len;
 8002f8a:	89fa      	ldrh	r2, [r7, #14]
 8002f8c:	88bb      	ldrh	r3, [r7, #4]
 8002f8e:	4413      	add	r3, r2
 8002f90:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8002f92:	79fb      	ldrb	r3, [r7, #7]
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	3301      	adds	r3, #1
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	89fb      	ldrh	r3, [r7, #14]
 8002fa2:	0a1b      	lsrs	r3, r3, #8
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4610      	mov	r0, r2
 8002fac:	f7ff fe5e 	bl	8002c6c <WIZCHIP_WRITE>
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	00db      	lsls	r3, r3, #3
 8002fb8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	89fb      	ldrh	r3, [r7, #14]
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	f7ff fe51 	bl	8002c6c <WIZCHIP_WRITE>
 8002fca:	e000      	b.n	8002fce <wiz_send_data+0xb2>
   if(len == 0)  return;
 8002fcc:	bf00      	nop
}
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd90      	pop	{r4, r7, pc}

08002fd4 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002fd4:	b590      	push	{r4, r7, lr}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	6039      	str	r1, [r7, #0]
 8002fde:	71fb      	strb	r3, [r7, #7]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	60bb      	str	r3, [r7, #8]

   if(len == 0) return;
 8002fec:	88bb      	ldrh	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d048      	beq.n	8003084 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	00db      	lsls	r3, r3, #3
 8002ffa:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff fe04 	bl	8002c0c <WIZCHIP_READ>
 8003004:	4603      	mov	r3, r0
 8003006:	b29b      	uxth	r3, r3
 8003008:	021b      	lsls	r3, r3, #8
 800300a:	b29c      	uxth	r4, r3
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	3301      	adds	r3, #1
 8003012:	00db      	lsls	r3, r3, #3
 8003014:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff fdf7 	bl	8002c0c <WIZCHIP_READ>
 800301e:	4603      	mov	r3, r0
 8003020:	b29b      	uxth	r3, r3
 8003022:	4423      	add	r3, r4
 8003024:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8003026:	89fb      	ldrh	r3, [r7, #14]
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	79fa      	ldrb	r2, [r7, #7]
 800302c:	0092      	lsls	r2, r2, #2
 800302e:	3203      	adds	r2, #3
 8003030:	00d2      	lsls	r2, r2, #3
 8003032:	4413      	add	r3, r2
 8003034:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8003036:	88bb      	ldrh	r3, [r7, #4]
 8003038:	461a      	mov	r2, r3
 800303a:	6839      	ldr	r1, [r7, #0]
 800303c:	68b8      	ldr	r0, [r7, #8]
 800303e:	f7ff fe4b 	bl	8002cd8 <WIZCHIP_READ_BUF>
   ptr += len;
 8003042:	89fa      	ldrh	r2, [r7, #14]
 8003044:	88bb      	ldrh	r3, [r7, #4]
 8003046:	4413      	add	r3, r2
 8003048:	81fb      	strh	r3, [r7, #14]

   setSn_RX_RD(sn,ptr);
 800304a:	79fb      	ldrb	r3, [r7, #7]
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	3301      	adds	r3, #1
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8003056:	461a      	mov	r2, r3
 8003058:	89fb      	ldrh	r3, [r7, #14]
 800305a:	0a1b      	lsrs	r3, r3, #8
 800305c:	b29b      	uxth	r3, r3
 800305e:	b2db      	uxtb	r3, r3
 8003060:	4619      	mov	r1, r3
 8003062:	4610      	mov	r0, r2
 8003064:	f7ff fe02 	bl	8002c6c <WIZCHIP_WRITE>
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	3301      	adds	r3, #1
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8003074:	461a      	mov	r2, r3
 8003076:	89fb      	ldrh	r3, [r7, #14]
 8003078:	b2db      	uxtb	r3, r3
 800307a:	4619      	mov	r1, r3
 800307c:	4610      	mov	r0, r2
 800307e:	f7ff fdf5 	bl	8002c6c <WIZCHIP_WRITE>
 8003082:	e000      	b.n	8003086 <wiz_recv_data+0xb2>
   if(len == 0) return;
 8003084:	bf00      	nop
}
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	bd90      	pop	{r4, r7, pc}

0800308c <wizchip_cris_enter>:
/**
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	  wizchip_cris_enter(void)           {};
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
 8003090:	bf00      	nop
 8003092:	46bd      	mov	sp, r7
 8003094:	bc80      	pop	{r7}
 8003096:	4770      	bx	lr

08003098 <wizchip_cris_exit>:
/**
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	  wizchip_cris_exit(void)          {};
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
 800309c:	bf00      	nop
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr

080030a4 <wizchip_cs_select>:
/**
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_cs_select(void)            {};
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	bf00      	nop
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bc80      	pop	{r7}
 80030ae:	4770      	bx	lr

080030b0 <wizchip_cs_deselect>:
/**
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_cs_deselect(void)          {};
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <wizchip_bus_readbyte>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20140501 : Explict pointer type casting
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *) AddrSel); };
uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); };
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	4618      	mov	r0, r3
 80030cc:	370c      	adds	r7, #12
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bc80      	pop	{r7}
 80030d2:	4770      	bx	lr

080030d4 <wizchip_bus_writebyte>:
 * null function is called.
 */

//M20140501 : Explict pointer type casting
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*) AddrSel) = wb; };
void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; };
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	70fb      	strb	r3, [r7, #3]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	701a      	strb	r2, [r3, #0]
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <wizchip_spi_readbyte>:
/**
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
uint8_t wizchip_spi_readbyte(void)        {return 0;};
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	2300      	movs	r3, #0
 80030f6:	4618      	mov	r0, r3
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr

080030fe <wizchip_spi_writebyte>:
/**
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_spi_writebyte(uint8_t wb) {};
 80030fe:	b480      	push	{r7}
 8003100:	b083      	sub	sp, #12
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	bc80      	pop	{r7}
 8003110:	4770      	bx	lr
	...

08003114 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d002      	beq.n	800312a <reg_wizchip_cs_cbfunc+0x16>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d106      	bne.n	8003138 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800312a:	4b09      	ldr	r3, [pc, #36]	; (8003150 <reg_wizchip_cs_cbfunc+0x3c>)
 800312c:	4a09      	ldr	r2, [pc, #36]	; (8003154 <reg_wizchip_cs_cbfunc+0x40>)
 800312e:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8003130:	4b07      	ldr	r3, [pc, #28]	; (8003150 <reg_wizchip_cs_cbfunc+0x3c>)
 8003132:	4a09      	ldr	r2, [pc, #36]	; (8003158 <reg_wizchip_cs_cbfunc+0x44>)
 8003134:	615a      	str	r2, [r3, #20]
 8003136:	e005      	b.n	8003144 <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8003138:	4a05      	ldr	r2, [pc, #20]	; (8003150 <reg_wizchip_cs_cbfunc+0x3c>)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 800313e:	4a04      	ldr	r2, [pc, #16]	; (8003150 <reg_wizchip_cs_cbfunc+0x3c>)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	6153      	str	r3, [r2, #20]
   }
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	bc80      	pop	{r7}
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	20000024 	.word	0x20000024
 8003154:	080030a5 	.word	0x080030a5
 8003158:	080030b1 	.word	0x080030b1

0800315c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_byte  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8003166:	bf00      	nop
 8003168:	4b0e      	ldr	r3, [pc, #56]	; (80031a4 <reg_wizchip_spi_cbfunc+0x48>)
 800316a:	881b      	ldrh	r3, [r3, #0]
 800316c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003170:	2b00      	cmp	r3, #0
 8003172:	d0f9      	beq.n	8003168 <reg_wizchip_spi_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d002      	beq.n	8003180 <reg_wizchip_spi_cbfunc+0x24>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d106      	bne.n	800318e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8003180:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <reg_wizchip_spi_cbfunc+0x48>)
 8003182:	4a09      	ldr	r2, [pc, #36]	; (80031a8 <reg_wizchip_spi_cbfunc+0x4c>)
 8003184:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8003186:	4b07      	ldr	r3, [pc, #28]	; (80031a4 <reg_wizchip_spi_cbfunc+0x48>)
 8003188:	4a08      	ldr	r2, [pc, #32]	; (80031ac <reg_wizchip_spi_cbfunc+0x50>)
 800318a:	61da      	str	r2, [r3, #28]
 800318c:	e005      	b.n	800319a <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800318e:	4a05      	ldr	r2, [pc, #20]	; (80031a4 <reg_wizchip_spi_cbfunc+0x48>)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8003194:	4a03      	ldr	r2, [pc, #12]	; (80031a4 <reg_wizchip_spi_cbfunc+0x48>)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	61d3      	str	r3, [r2, #28]
   }
}
 800319a:	bf00      	nop
 800319c:	370c      	adds	r7, #12
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc80      	pop	{r7}
 80031a2:	4770      	bx	lr
 80031a4:	20000024 	.word	0x20000024
 80031a8:	080030f1 	.word	0x080030f1
 80031ac:	080030ff 	.word	0x080030ff

080031b0 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 80031b0:	b590      	push	{r4, r7, lr}
 80031b2:	b087      	sub	sp, #28
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	4603      	mov	r3, r0
 80031b8:	6039      	str	r1, [r7, #0]
 80031ba:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80031bc:	2300      	movs	r3, #0
 80031be:	75fb      	strb	r3, [r7, #23]
   uint8_t* ptmp[2] = {0,0};
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	2300      	movs	r3, #0
 80031c6:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	2b0f      	cmp	r3, #15
 80031cc:	f200 80c2 	bhi.w	8003354 <ctlwizchip+0x1a4>
 80031d0:	a201      	add	r2, pc, #4	; (adr r2, 80031d8 <ctlwizchip+0x28>)
 80031d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d6:	bf00      	nop
 80031d8:	08003219 	.word	0x08003219
 80031dc:	0800321f 	.word	0x0800321f
 80031e0:	0800324b 	.word	0x0800324b
 80031e4:	0800323f 	.word	0x0800323f
 80031e8:	08003259 	.word	0x08003259
 80031ec:	08003265 	.word	0x08003265
 80031f0:	08003273 	.word	0x08003273
 80031f4:	08003299 	.word	0x08003299
 80031f8:	080032bf 	.word	0x080032bf
 80031fc:	080032f9 	.word	0x080032f9
 8003200:	080032ff 	.word	0x080032ff
 8003204:	08003307 	.word	0x08003307
 8003208:	0800335b 	.word	0x0800335b
 800320c:	0800330f 	.word	0x0800330f
 8003210:	0800331d 	.word	0x0800331d
 8003214:	08003339 	.word	0x08003339
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8003218:	f000 f8e6 	bl	80033e8 <wizchip_sw_reset>
         break;
 800321c:	e09e      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d004      	beq.n	800322e <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	3308      	adds	r3, #8
 800322c:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	4611      	mov	r1, r2
 8003234:	4618      	mov	r0, r3
 8003236:	f000 f923 	bl	8003480 <wizchip_init>
 800323a:	4603      	mov	r3, r0
 800323c:	e08f      	b.n	800335e <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	881b      	ldrh	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f000 f9a8 	bl	8003598 <wizchip_clrinterrupt>
         break;
 8003248:	e088      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 800324a:	f000 f9c3 	bl	80035d4 <wizchip_getinterrupt>
 800324e:	4603      	mov	r3, r0
 8003250:	461a      	mov	r2, r3
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	801a      	strh	r2, [r3, #0]
         break;
 8003256:	e081      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	881b      	ldrh	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f000 f9de 	bl	800361e <wizchip_setinterruptmask>
         break;
 8003262:	e07b      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8003264:	f000 f9f6 	bl	8003654 <wizchip_getinterruptmask>
 8003268:	4603      	mov	r3, r0
 800326a:	461a      	mov	r2, r3
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	801a      	strh	r2, [r3, #0]
         break;
 8003270:	e074      	b.n	800335c <ctlwizchip+0x1ac>
   #if _WIZCHIP_ > 5100
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	881b      	ldrh	r3, [r3, #0]
 8003276:	0a1b      	lsrs	r3, r3, #8
 8003278:	b29b      	uxth	r3, r3
 800327a:	b2db      	uxtb	r3, r3
 800327c:	4619      	mov	r1, r3
 800327e:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8003282:	f7ff fcf3 	bl	8002c6c <WIZCHIP_WRITE>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	b2db      	uxtb	r3, r3
 800328c:	4619      	mov	r1, r3
 800328e:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8003292:	f7ff fceb 	bl	8002c6c <WIZCHIP_WRITE>
         break;
 8003296:	e061      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8003298:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 800329c:	f7ff fcb6 	bl	8002c0c <WIZCHIP_READ>
 80032a0:	4603      	mov	r3, r0
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	021b      	lsls	r3, r3, #8
 80032a6:	b29c      	uxth	r4, r3
 80032a8:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80032ac:	f7ff fcae 	bl	8002c0c <WIZCHIP_READ>
 80032b0:	4603      	mov	r3, r0
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	4423      	add	r3, r4
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	801a      	strh	r2, [r3, #0]
         break;
 80032bc:	e04e      	b.n	800335c <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 80032be:	4b2a      	ldr	r3, [pc, #168]	; (8003368 <ctlwizchip+0x1b8>)
 80032c0:	789a      	ldrb	r2, [r3, #2]
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	3301      	adds	r3, #1
 80032ca:	4a27      	ldr	r2, [pc, #156]	; (8003368 <ctlwizchip+0x1b8>)
 80032cc:	78d2      	ldrb	r2, [r2, #3]
 80032ce:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	3302      	adds	r3, #2
 80032d4:	4a24      	ldr	r2, [pc, #144]	; (8003368 <ctlwizchip+0x1b8>)
 80032d6:	7912      	ldrb	r2, [r2, #4]
 80032d8:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	3303      	adds	r3, #3
 80032de:	4a22      	ldr	r2, [pc, #136]	; (8003368 <ctlwizchip+0x1b8>)
 80032e0:	7952      	ldrb	r2, [r2, #5]
 80032e2:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	3304      	adds	r3, #4
 80032e8:	4a1f      	ldr	r2, [pc, #124]	; (8003368 <ctlwizchip+0x1b8>)
 80032ea:	7992      	ldrb	r2, [r2, #6]
 80032ec:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	3305      	adds	r3, #5
 80032f2:	2200      	movs	r2, #0
 80032f4:	701a      	strb	r2, [r3, #0]
         break;
 80032f6:	e031      	b.n	800335c <ctlwizchip+0x1ac>
   #if _WIZCHIP_ ==  5500
      case CW_RESET_PHY:
         wizphy_reset();
 80032f8:	f000 f9ff 	bl	80036fa <wizphy_reset>
         break;
 80032fc:	e02e      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 80032fe:	6838      	ldr	r0, [r7, #0]
 8003300:	f000 fa22 	bl	8003748 <wizphy_setphyconf>
         break;
 8003304:	e02a      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8003306:	6838      	ldr	r0, [r7, #0]
 8003308:	f000 fa60 	bl	80037cc <wizphy_getphyconf>
         break;
 800330c:	e026      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	4618      	mov	r0, r3
 8003314:	f000 faa3 	bl	800385e <wizphy_setphypmode>
 8003318:	4603      	mov	r3, r0
 800331a:	e020      	b.n	800335e <ctlwizchip+0x1ae>
   #endif
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 800331c:	f000 f9d4 	bl	80036c8 <wizphy_getphypmode>
 8003320:	4603      	mov	r3, r0
 8003322:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8003324:	7dfb      	ldrb	r3, [r7, #23]
 8003326:	2bff      	cmp	r3, #255	; 0xff
 8003328:	d102      	bne.n	8003330 <ctlwizchip+0x180>
 800332a:	f04f 33ff 	mov.w	r3, #4294967295
 800332e:	e016      	b.n	800335e <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	7dfa      	ldrb	r2, [r7, #23]
 8003334:	701a      	strb	r2, [r3, #0]
         break;
 8003336:	e011      	b.n	800335c <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8003338:	f000 f9af 	bl	800369a <wizphy_getphylink>
 800333c:	4603      	mov	r3, r0
 800333e:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8003340:	7dfb      	ldrb	r3, [r7, #23]
 8003342:	2bff      	cmp	r3, #255	; 0xff
 8003344:	d102      	bne.n	800334c <ctlwizchip+0x19c>
 8003346:	f04f 33ff 	mov.w	r3, #4294967295
 800334a:	e008      	b.n	800335e <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	7dfa      	ldrb	r2, [r7, #23]
 8003350:	701a      	strb	r2, [r3, #0]
         break;
 8003352:	e003      	b.n	800335c <ctlwizchip+0x1ac>
      default:
         return -1;
 8003354:	f04f 33ff 	mov.w	r3, #4294967295
 8003358:	e001      	b.n	800335e <ctlwizchip+0x1ae>
         break;
 800335a:	bf00      	nop
   }
   return 0;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	371c      	adds	r7, #28
 8003362:	46bd      	mov	sp, r7
 8003364:	bd90      	pop	{r4, r7, pc}
 8003366:	bf00      	nop
 8003368:	20000024 	.word	0x20000024

0800336c <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	4603      	mov	r3, r0
 8003374:	6039      	str	r1, [r7, #0]
 8003376:	71fb      	strb	r3, [r7, #7]

   switch(cntype)
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	2b05      	cmp	r3, #5
 800337c:	d82c      	bhi.n	80033d8 <ctlnetwork+0x6c>
 800337e:	a201      	add	r2, pc, #4	; (adr r2, 8003384 <ctlnetwork+0x18>)
 8003380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003384:	0800339d 	.word	0x0800339d
 8003388:	080033a5 	.word	0x080033a5
 800338c:	080033ad 	.word	0x080033ad
 8003390:	080033bb 	.word	0x080033bb
 8003394:	080033c9 	.word	0x080033c9
 8003398:	080033d1 	.word	0x080033d1
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 800339c:	6838      	ldr	r0, [r7, #0]
 800339e:	f000 faa9 	bl	80038f4 <wizchip_setnetinfo>
         break;
 80033a2:	e01c      	b.n	80033de <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 80033a4:	6838      	ldr	r0, [r7, #0]
 80033a6:	f000 fae5 	bl	8003974 <wizchip_getnetinfo>
         break;
 80033aa:	e018      	b.n	80033de <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 fb1f 	bl	80039f4 <wizchip_setnetmode>
 80033b6:	4603      	mov	r3, r0
 80033b8:	e012      	b.n	80033e0 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 80033ba:	f000 fb3d 	bl	8003a38 <wizchip_getnetmode>
 80033be:	4603      	mov	r3, r0
 80033c0:	461a      	mov	r2, r3
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	701a      	strb	r2, [r3, #0]
         break;
 80033c6:	e00a      	b.n	80033de <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 80033c8:	6838      	ldr	r0, [r7, #0]
 80033ca:	f000 fb3d 	bl	8003a48 <wizchip_settimeout>
         break;
 80033ce:	e006      	b.n	80033de <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 80033d0:	6838      	ldr	r0, [r7, #0]
 80033d2:	f000 fb5a 	bl	8003a8a <wizchip_gettimeout>
         break;
 80033d6:	e002      	b.n	80033de <ctlnetwork+0x72>
      default:
         return -1;
 80033d8:	f04f 33ff 	mov.w	r3, #4294967295
 80033dc:	e000      	b.n	80033e0 <ctlnetwork+0x74>
   }
   return 0;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b086      	sub	sp, #24
 80033ec:	af00      	add	r7, sp, #0
   uint8_t gw[4], sn[4], sip[4];
   uint8_t mac[6];
   getSHAR(mac);
 80033ee:	1d3b      	adds	r3, r7, #4
 80033f0:	2206      	movs	r2, #6
 80033f2:	4619      	mov	r1, r3
 80033f4:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80033f8:	f7ff fc6e 	bl	8002cd8 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80033fc:	f107 0314 	add.w	r3, r7, #20
 8003400:	2204      	movs	r2, #4
 8003402:	4619      	mov	r1, r3
 8003404:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003408:	f7ff fc66 	bl	8002cd8 <WIZCHIP_READ_BUF>
 800340c:	f107 0310 	add.w	r3, r7, #16
 8003410:	2204      	movs	r2, #4
 8003412:	4619      	mov	r1, r3
 8003414:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003418:	f7ff fc5e 	bl	8002cd8 <WIZCHIP_READ_BUF>
 800341c:	f107 030c 	add.w	r3, r7, #12
 8003420:	2204      	movs	r2, #4
 8003422:	4619      	mov	r1, r3
 8003424:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003428:	f7ff fc56 	bl	8002cd8 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 800342c:	2180      	movs	r1, #128	; 0x80
 800342e:	2000      	movs	r0, #0
 8003430:	f7ff fc1c 	bl	8002c6c <WIZCHIP_WRITE>
   getMR(); // for delay
 8003434:	2000      	movs	r0, #0
 8003436:	f7ff fbe9 	bl	8002c0c <WIZCHIP_READ>
   setSHAR(mac);
 800343a:	1d3b      	adds	r3, r7, #4
 800343c:	2206      	movs	r2, #6
 800343e:	4619      	mov	r1, r3
 8003440:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003444:	f7ff fc8c 	bl	8002d60 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8003448:	f107 0314 	add.w	r3, r7, #20
 800344c:	2204      	movs	r2, #4
 800344e:	4619      	mov	r1, r3
 8003450:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003454:	f7ff fc84 	bl	8002d60 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8003458:	f107 0310 	add.w	r3, r7, #16
 800345c:	2204      	movs	r2, #4
 800345e:	4619      	mov	r1, r3
 8003460:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003464:	f7ff fc7c 	bl	8002d60 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8003468:	f107 030c 	add.w	r3, r7, #12
 800346c:	2204      	movs	r2, #4
 800346e:	4619      	mov	r1, r3
 8003470:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003474:	f7ff fc74 	bl	8002d60 <WIZCHIP_WRITE_BUF>
}
 8003478:	bf00      	nop
 800347a:	3718      	adds	r7, #24
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
   int8_t i;
   int8_t tmp = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800348e:	f7ff ffab 	bl	80033e8 <wizchip_sw_reset>
   if(txsize)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d03b      	beq.n	8003510 <wizchip_init+0x90>
   {
      tmp = 0;
 8003498:	2300      	movs	r3, #0
 800349a:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800349c:	2300      	movs	r3, #0
 800349e:	73fb      	strb	r3, [r7, #15]
 80034a0:	e00e      	b.n	80034c0 <wizchip_init+0x40>
         tmp += txsize[i];
 80034a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	4413      	add	r3, r2
 80034aa:	781a      	ldrb	r2, [r3, #0]
 80034ac:	7bbb      	ldrb	r3, [r7, #14]
 80034ae:	4413      	add	r3, r2
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80034b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	3301      	adds	r3, #1
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	73fb      	strb	r3, [r7, #15]
 80034c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034c4:	2b07      	cmp	r3, #7
 80034c6:	ddec      	ble.n	80034a2 <wizchip_init+0x22>
      if(tmp > 16) return -1;
 80034c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80034cc:	2b10      	cmp	r3, #16
 80034ce:	dd02      	ble.n	80034d6 <wizchip_init+0x56>
 80034d0:	f04f 33ff 	mov.w	r3, #4294967295
 80034d4:	e05c      	b.n	8003590 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80034d6:	2300      	movs	r3, #0
 80034d8:	73fb      	strb	r3, [r7, #15]
 80034da:	e015      	b.n	8003508 <wizchip_init+0x88>
         setSn_TXBUF_SIZE(i, txsize[i]);
 80034dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	3301      	adds	r3, #1
 80034e4:	00db      	lsls	r3, r3, #3
 80034e6:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80034ea:	4618      	mov	r0, r3
 80034ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	4413      	add	r3, r2
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	4619      	mov	r1, r3
 80034f8:	f7ff fbb8 	bl	8002c6c <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80034fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003500:	b2db      	uxtb	r3, r3
 8003502:	3301      	adds	r3, #1
 8003504:	b2db      	uxtb	r3, r3
 8003506:	73fb      	strb	r3, [r7, #15]
 8003508:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800350c:	2b07      	cmp	r3, #7
 800350e:	dde5      	ble.n	80034dc <wizchip_init+0x5c>
   }
   if(rxsize)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d03b      	beq.n	800358e <wizchip_init+0x10e>
   {
      tmp = 0;
 8003516:	2300      	movs	r3, #0
 8003518:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800351a:	2300      	movs	r3, #0
 800351c:	73fb      	strb	r3, [r7, #15]
 800351e:	e00e      	b.n	800353e <wizchip_init+0xbe>
         tmp += rxsize[i];
 8003520:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	4413      	add	r3, r2
 8003528:	781a      	ldrb	r2, [r3, #0]
 800352a:	7bbb      	ldrb	r3, [r7, #14]
 800352c:	4413      	add	r3, r2
 800352e:	b2db      	uxtb	r3, r3
 8003530:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003536:	b2db      	uxtb	r3, r3
 8003538:	3301      	adds	r3, #1
 800353a:	b2db      	uxtb	r3, r3
 800353c:	73fb      	strb	r3, [r7, #15]
 800353e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003542:	2b07      	cmp	r3, #7
 8003544:	ddec      	ble.n	8003520 <wizchip_init+0xa0>
      if(tmp > 16) return -1;
 8003546:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800354a:	2b10      	cmp	r3, #16
 800354c:	dd02      	ble.n	8003554 <wizchip_init+0xd4>
 800354e:	f04f 33ff 	mov.w	r3, #4294967295
 8003552:	e01d      	b.n	8003590 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003554:	2300      	movs	r3, #0
 8003556:	73fb      	strb	r3, [r7, #15]
 8003558:	e015      	b.n	8003586 <wizchip_init+0x106>
         setSn_RXBUF_SIZE(i, rxsize[i]);
 800355a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	3301      	adds	r3, #1
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8003568:	4618      	mov	r0, r3
 800356a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	4413      	add	r3, r2
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	4619      	mov	r1, r3
 8003576:	f7ff fb79 	bl	8002c6c <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800357a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	3301      	adds	r3, #1
 8003582:	b2db      	uxtb	r3, r3
 8003584:	73fb      	strb	r3, [r7, #15]
 8003586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800358a:	2b07      	cmp	r3, #7
 800358c:	dde5      	ble.n	800355a <wizchip_init+0xda>
   }
   return 0;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 80035a2:	88fb      	ldrh	r3, [r7, #6]
 80035a4:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 80035a6:	88fb      	ldrh	r3, [r7, #6]
 80035a8:	0a1b      	lsrs	r3, r3, #8
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ == 5100
   ir |= sir;
   setIR(ir);
#else
   setIR(ir);
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	f023 030f 	bic.w	r3, r3, #15
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	4619      	mov	r1, r3
 80035b8:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 80035bc:	f7ff fb56 	bl	8002c6c <WIZCHIP_WRITE>
   setSIR(sir);
 80035c0:	7bbb      	ldrb	r3, [r7, #14]
 80035c2:	4619      	mov	r1, r3
 80035c4:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 80035c8:	f7ff fb50 	bl	8002c6c <WIZCHIP_WRITE>
#endif
}
 80035cc:	bf00      	nop
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80035da:	2300      	movs	r3, #0
 80035dc:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80035de:	2300      	movs	r3, #0
 80035e0:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80035e2:	2300      	movs	r3, #0
 80035e4:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ == 5100
   ir = getIR();
   sir = ir 0x0F;
#else
   ir  = getIR();
 80035e6:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 80035ea:	f7ff fb0f 	bl	8002c0c <WIZCHIP_READ>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f023 030f 	bic.w	r3, r3, #15
 80035f4:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80035f6:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 80035fa:	f7ff fb07 	bl	8002c0c <WIZCHIP_READ>
 80035fe:	4603      	mov	r3, r0
 8003600:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8003602:	79bb      	ldrb	r3, [r7, #6]
 8003604:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8003606:	88bb      	ldrh	r3, [r7, #4]
 8003608:	021b      	lsls	r3, r3, #8
 800360a:	b29a      	uxth	r2, r3
 800360c:	79fb      	ldrb	r3, [r7, #7]
 800360e:	b29b      	uxth	r3, r3
 8003610:	4413      	add	r3, r2
 8003612:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003614:	88bb      	ldrh	r3, [r7, #4]
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b084      	sub	sp, #16
 8003622:	af00      	add	r7, sp, #0
 8003624:	4603      	mov	r3, r0
 8003626:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8003628:	88fb      	ldrh	r3, [r7, #6]
 800362a:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 800362c:	88fb      	ldrh	r3, [r7, #6]
 800362e:	0a1b      	lsrs	r3, r3, #8
 8003630:	b29b      	uxth	r3, r3
 8003632:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ == 5100
   imr |= simr;
   setIMR(imr);
#else
   setIMR(imr);
 8003634:	7bfb      	ldrb	r3, [r7, #15]
 8003636:	4619      	mov	r1, r3
 8003638:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800363c:	f7ff fb16 	bl	8002c6c <WIZCHIP_WRITE>
   setSIMR(simr);
 8003640:	7bbb      	ldrb	r3, [r7, #14]
 8003642:	4619      	mov	r1, r3
 8003644:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003648:	f7ff fb10 	bl	8002c6c <WIZCHIP_WRITE>
#endif
}
 800364c:	bf00      	nop
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 800365a:	2300      	movs	r3, #0
 800365c:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 800365e:	2300      	movs	r3, #0
 8003660:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8003662:	2300      	movs	r3, #0
 8003664:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ == 5100
   imr  = getIMR();
   simr = imr 0x0F;
#else
   imr  = getIMR();
 8003666:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800366a:	f7ff facf 	bl	8002c0c <WIZCHIP_READ>
 800366e:	4603      	mov	r3, r0
 8003670:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8003672:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003676:	f7ff fac9 	bl	8002c0c <WIZCHIP_READ>
 800367a:	4603      	mov	r3, r0
 800367c:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 800367e:	79bb      	ldrb	r3, [r7, #6]
 8003680:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8003682:	88bb      	ldrh	r3, [r7, #4]
 8003684:	021b      	lsls	r3, r3, #8
 8003686:	b29a      	uxth	r2, r3
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	b29b      	uxth	r3, r3
 800368c:	4413      	add	r3, r2
 800368e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003690:	88bb      	ldrh	r3, [r7, #4]
}
 8003692:	4618      	mov	r0, r3
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b082      	sub	sp, #8
 800369e:	af00      	add	r7, sp, #0
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
   else
      tmp = PHY_LINK_OFF;
#elif _WIZCHIP_ == 5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80036a0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80036a4:	f7ff fab2 	bl	8002c0c <WIZCHIP_READ>
 80036a8:	4603      	mov	r3, r0
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d002      	beq.n	80036b8 <wizphy_getphylink+0x1e>
      tmp = PHY_LINK_ON;
 80036b2:	2301      	movs	r3, #1
 80036b4:	71fb      	strb	r3, [r7, #7]
 80036b6:	e001      	b.n	80036bc <wizphy_getphylink+0x22>
   else
      tmp = PHY_LINK_OFF;
 80036b8:	2300      	movs	r3, #0
 80036ba:	71fb      	strb	r3, [r7, #7]
#else
   tmp = -1;
#endif
   return tmp;
 80036bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <wizphy_getphypmode>:

#if _WIZCHIP_ > 5100

int8_t wizphy_getphypmode(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80036ce:	2300      	movs	r3, #0
 80036d0:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if(getPHYCFGR() & PHYCFGR_OPMDC_PDOWN)
 80036d2:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80036d6:	f7ff fa99 	bl	8002c0c <WIZCHIP_READ>
 80036da:	4603      	mov	r3, r0
 80036dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d002      	beq.n	80036ea <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80036e4:	2301      	movs	r3, #1
 80036e6:	71fb      	strb	r3, [r7, #7]
 80036e8:	e001      	b.n	80036ee <wizphy_getphypmode+0x26>
      else
         tmp = PHY_POWER_NORM;
 80036ea:	2300      	movs	r3, #0
 80036ec:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80036ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <wizphy_reset>:
#endif

#if _WIZCHIP_ == 5500
void wizphy_reset(void)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b082      	sub	sp, #8
 80036fe:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8003700:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003704:	f7ff fa82 	bl	8002c0c <WIZCHIP_READ>
 8003708:	4603      	mov	r3, r0
 800370a:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 800370c:	79fb      	ldrb	r3, [r7, #7]
 800370e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003712:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	4619      	mov	r1, r3
 8003718:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800371c:	f7ff faa6 	bl	8002c6c <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8003720:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003724:	f7ff fa72 	bl	8002c0c <WIZCHIP_READ>
 8003728:	4603      	mov	r3, r0
 800372a:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003732:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003734:	79fb      	ldrb	r3, [r7, #7]
 8003736:	4619      	mov	r1, r3
 8003738:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800373c:	f7ff fa96 	bl	8002c6c <WIZCHIP_WRITE>
}
 8003740:	bf00      	nop
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d104      	bne.n	8003766 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 800375c:	7bfb      	ldrb	r3, [r7, #15]
 800375e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003762:	73fb      	strb	r3, [r7, #15]
 8003764:	e003      	b.n	800376e <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8003766:	7bfb      	ldrb	r3, [r7, #15]
 8003768:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800376c:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	785b      	ldrb	r3, [r3, #1]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d104      	bne.n	8003780 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003776:	7bfb      	ldrb	r3, [r7, #15]
 8003778:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800377c:	73fb      	strb	r3, [r7, #15]
 800377e:	e019      	b.n	80037b4 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	78db      	ldrb	r3, [r3, #3]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d10d      	bne.n	80037a4 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	789b      	ldrb	r3, [r3, #2]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d104      	bne.n	800379a <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	f043 0318 	orr.w	r3, r3, #24
 8003796:	73fb      	strb	r3, [r7, #15]
 8003798:	e00c      	b.n	80037b4 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	f043 0308 	orr.w	r3, r3, #8
 80037a0:	73fb      	strb	r3, [r7, #15]
 80037a2:	e007      	b.n	80037b4 <wizphy_setphyconf+0x6c>
      }
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	789b      	ldrb	r3, [r3, #2]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d103      	bne.n	80037b4 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80037ac:	7bfb      	ldrb	r3, [r7, #15]
 80037ae:	f043 0310 	orr.w	r3, r3, #16
 80037b2:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	4619      	mov	r1, r3
 80037b8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80037bc:	f7ff fa56 	bl	8002c6c <WIZCHIP_WRITE>
   wizphy_reset();
 80037c0:	f7ff ff9b 	bl	80036fa <wizphy_reset>
}
 80037c4:	bf00      	nop
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80037d4:	2300      	movs	r3, #0
 80037d6:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80037d8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80037dc:	f7ff fa16 	bl	8002c0c <WIZCHIP_READ>
 80037e0:	4603      	mov	r3, r0
 80037e2:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80037e4:	7bfb      	ldrb	r3, [r7, #15]
 80037e6:	119b      	asrs	r3, r3, #6
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80037f4:	7bfb      	ldrb	r3, [r7, #15]
 80037f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037fa:	2b20      	cmp	r3, #32
 80037fc:	d001      	beq.n	8003802 <wizphy_getphyconf+0x36>
 80037fe:	2b38      	cmp	r3, #56	; 0x38
 8003800:	d103      	bne.n	800380a <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA:
         phyconf->mode = PHY_MODE_AUTONEGO;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	705a      	strb	r2, [r3, #1]
         break;
 8003808:	e003      	b.n	8003812 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	705a      	strb	r2, [r3, #1]
         break;
 8003810:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003812:	7bfb      	ldrb	r3, [r7, #15]
 8003814:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003818:	2b18      	cmp	r3, #24
 800381a:	d003      	beq.n	8003824 <wizphy_getphyconf+0x58>
 800381c:	2b20      	cmp	r3, #32
 800381e:	d001      	beq.n	8003824 <wizphy_getphyconf+0x58>
 8003820:	2b10      	cmp	r3, #16
 8003822:	d103      	bne.n	800382c <wizphy_getphyconf+0x60>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	709a      	strb	r2, [r3, #2]
         break;
 800382a:	e003      	b.n	8003834 <wizphy_getphyconf+0x68>
      default:
         phyconf->speed = PHY_SPEED_10;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	709a      	strb	r2, [r3, #2]
         break;
 8003832:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003834:	7bfb      	ldrb	r3, [r7, #15]
 8003836:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800383a:	2b18      	cmp	r3, #24
 800383c:	d003      	beq.n	8003846 <wizphy_getphyconf+0x7a>
 800383e:	2b20      	cmp	r3, #32
 8003840:	d001      	beq.n	8003846 <wizphy_getphyconf+0x7a>
 8003842:	2b08      	cmp	r3, #8
 8003844:	d103      	bne.n	800384e <wizphy_getphyconf+0x82>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2201      	movs	r2, #1
 800384a:	70da      	strb	r2, [r3, #3]
         break;
 800384c:	e003      	b.n	8003856 <wizphy_getphyconf+0x8a>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	70da      	strb	r2, [r3, #3]
         break;
 8003854:	bf00      	nop
   }
}
 8003856:	bf00      	nop
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b084      	sub	sp, #16
 8003862:	af00      	add	r7, sp, #0
 8003864:	4603      	mov	r3, r0
 8003866:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8003868:	2300      	movs	r3, #0
 800386a:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 800386c:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003870:	f7ff f9cc 	bl	8002c0c <WIZCHIP_READ>
 8003874:	4603      	mov	r3, r0
 8003876:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8003878:	7bfb      	ldrb	r3, [r7, #15]
 800387a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800387e:	2b00      	cmp	r3, #0
 8003880:	d102      	bne.n	8003888 <wizphy_setphypmode+0x2a>
 8003882:	f04f 33ff 	mov.w	r3, #4294967295
 8003886:	e030      	b.n	80038ea <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;
 8003888:	7bfb      	ldrb	r3, [r7, #15]
 800388a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800388e:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d104      	bne.n	80038a0 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8003896:	7bfb      	ldrb	r3, [r7, #15]
 8003898:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800389c:	73fb      	strb	r3, [r7, #15]
 800389e:	e003      	b.n	80038a8 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
 80038a2:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80038a6:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80038a8:	7bfb      	ldrb	r3, [r7, #15]
 80038aa:	4619      	mov	r1, r3
 80038ac:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80038b0:	f7ff f9dc 	bl	8002c6c <WIZCHIP_WRITE>
   wizphy_reset();
 80038b4:	f7ff ff21 	bl	80036fa <wizphy_reset>
   tmp = getPHYCFGR();
 80038b8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80038bc:	f7ff f9a6 	bl	8002c0c <WIZCHIP_READ>
 80038c0:	4603      	mov	r3, r0
 80038c2:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d106      	bne.n	80038d8 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 80038ca:	7bfb      	ldrb	r3, [r7, #15]
 80038cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d008      	beq.n	80038e6 <wizphy_setphypmode+0x88>
 80038d4:	2300      	movs	r3, #0
 80038d6:	e008      	b.n	80038ea <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <wizphy_setphypmode+0x88>
 80038e2:	2300      	movs	r3, #0
 80038e4:	e001      	b.n	80038ea <wizphy_setphypmode+0x8c>
   }
   return -1;
 80038e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
	...

080038f4 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2206      	movs	r2, #6
 8003900:	4619      	mov	r1, r3
 8003902:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003906:	f7ff fa2b 	bl	8002d60 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	330e      	adds	r3, #14
 800390e:	2204      	movs	r2, #4
 8003910:	4619      	mov	r1, r3
 8003912:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003916:	f7ff fa23 	bl	8002d60 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	330a      	adds	r3, #10
 800391e:	2204      	movs	r2, #4
 8003920:	4619      	mov	r1, r3
 8003922:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003926:	f7ff fa1b 	bl	8002d60 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	3306      	adds	r3, #6
 800392e:	2204      	movs	r2, #4
 8003930:	4619      	mov	r1, r3
 8003932:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003936:	f7ff fa13 	bl	8002d60 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	7c9a      	ldrb	r2, [r3, #18]
 800393e:	4b0b      	ldr	r3, [pc, #44]	; (800396c <wizchip_setnetinfo+0x78>)
 8003940:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	7cda      	ldrb	r2, [r3, #19]
 8003946:	4b09      	ldr	r3, [pc, #36]	; (800396c <wizchip_setnetinfo+0x78>)
 8003948:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	7d1a      	ldrb	r2, [r3, #20]
 800394e:	4b07      	ldr	r3, [pc, #28]	; (800396c <wizchip_setnetinfo+0x78>)
 8003950:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	7d5a      	ldrb	r2, [r3, #21]
 8003956:	4b05      	ldr	r3, [pc, #20]	; (800396c <wizchip_setnetinfo+0x78>)
 8003958:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	7d9a      	ldrb	r2, [r3, #22]
 800395e:	4b04      	ldr	r3, [pc, #16]	; (8003970 <wizchip_setnetinfo+0x7c>)
 8003960:	701a      	strb	r2, [r3, #0]
}
 8003962:	bf00      	nop
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	2000026c 	.word	0x2000026c
 8003970:	20000270 	.word	0x20000270

08003974 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2206      	movs	r2, #6
 8003980:	4619      	mov	r1, r3
 8003982:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003986:	f7ff f9a7 	bl	8002cd8 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	330e      	adds	r3, #14
 800398e:	2204      	movs	r2, #4
 8003990:	4619      	mov	r1, r3
 8003992:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003996:	f7ff f99f 	bl	8002cd8 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	330a      	adds	r3, #10
 800399e:	2204      	movs	r2, #4
 80039a0:	4619      	mov	r1, r3
 80039a2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80039a6:	f7ff f997 	bl	8002cd8 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	3306      	adds	r3, #6
 80039ae:	2204      	movs	r2, #4
 80039b0:	4619      	mov	r1, r3
 80039b2:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80039b6:	f7ff f98f 	bl	8002cd8 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80039ba:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <wizchip_getnetinfo+0x78>)
 80039bc:	781a      	ldrb	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80039c2:	4b0a      	ldr	r3, [pc, #40]	; (80039ec <wizchip_getnetinfo+0x78>)
 80039c4:	785a      	ldrb	r2, [r3, #1]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 80039ca:	4b08      	ldr	r3, [pc, #32]	; (80039ec <wizchip_getnetinfo+0x78>)
 80039cc:	789a      	ldrb	r2, [r3, #2]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80039d2:	4b06      	ldr	r3, [pc, #24]	; (80039ec <wizchip_getnetinfo+0x78>)
 80039d4:	78da      	ldrb	r2, [r3, #3]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 80039da:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <wizchip_getnetinfo+0x7c>)
 80039dc:	781a      	ldrb	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	759a      	strb	r2, [r3, #22]
}
 80039e2:	bf00      	nop
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	2000026c 	.word	0x2000026c
 80039f0:	20000270 	.word	0x20000270

080039f4 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80039fe:	2300      	movs	r3, #0
 8003a00:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != 5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d002      	beq.n	8003a12 <wizchip_setnetmode+0x1e>
 8003a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a10:	e00e      	b.n	8003a30 <wizchip_setnetmode+0x3c>
#endif
   tmp = getMR();
 8003a12:	2000      	movs	r0, #0
 8003a14:	f7ff f8fa 	bl	8002c0c <WIZCHIP_READ>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8003a1c:	7bfa      	ldrb	r2, [r7, #15]
 8003a1e:	79fb      	ldrb	r3, [r7, #7]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
 8003a26:	4619      	mov	r1, r3
 8003a28:	2000      	movs	r0, #0
 8003a2a:	f7ff f91f 	bl	8002c6c <WIZCHIP_WRITE>
   return 0;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f7ff f8e5 	bl	8002c0c <WIZCHIP_READ>
 8003a42:	4603      	mov	r3, r0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	4619      	mov	r1, r3
 8003a56:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8003a5a:	f7ff f907 	bl	8002c6c <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	885b      	ldrh	r3, [r3, #2]
 8003a62:	0a1b      	lsrs	r3, r3, #8
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8003a6e:	f7ff f8fd 	bl	8002c6c <WIZCHIP_WRITE>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	885b      	ldrh	r3, [r3, #2]
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	4619      	mov	r1, r3
 8003a7a:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8003a7e:	f7ff f8f5 	bl	8002c6c <WIZCHIP_WRITE>
}
 8003a82:	bf00      	nop
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8003a8a:	b590      	push	{r4, r7, lr}
 8003a8c:	b083      	sub	sp, #12
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8003a92:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8003a96:	f7ff f8b9 	bl	8002c0c <WIZCHIP_READ>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8003aa2:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8003aa6:	f7ff f8b1 	bl	8002c0c <WIZCHIP_READ>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	021b      	lsls	r3, r3, #8
 8003ab0:	b29c      	uxth	r4, r3
 8003ab2:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8003ab6:	f7ff f8a9 	bl	8002c0c <WIZCHIP_READ>
 8003aba:	4603      	mov	r3, r0
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	4423      	add	r3, r4
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	805a      	strh	r2, [r3, #2]
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd90      	pop	{r4, r7, pc}
	...

08003ad0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ad4:	4b08      	ldr	r3, [pc, #32]	; (8003af8 <HAL_Init+0x28>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a07      	ldr	r2, [pc, #28]	; (8003af8 <HAL_Init+0x28>)
 8003ada:	f043 0310 	orr.w	r3, r3, #16
 8003ade:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ae0:	2003      	movs	r0, #3
 8003ae2:	f000 f8f3 	bl	8003ccc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	f7fe fbd6 	bl	8002298 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003aec:	f7fe fb10 	bl	8002110 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	40022000 	.word	0x40022000

08003afc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b00:	4b05      	ldr	r3, [pc, #20]	; (8003b18 <HAL_IncTick+0x1c>)
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	461a      	mov	r2, r3
 8003b06:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <HAL_IncTick+0x20>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	4a03      	ldr	r2, [pc, #12]	; (8003b1c <HAL_IncTick+0x20>)
 8003b0e:	6013      	str	r3, [r2, #0]
}
 8003b10:	bf00      	nop
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bc80      	pop	{r7}
 8003b16:	4770      	bx	lr
 8003b18:	20000048 	.word	0x20000048
 8003b1c:	20002fd0 	.word	0x20002fd0

08003b20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  return uwTick;
 8003b24:	4b02      	ldr	r3, [pc, #8]	; (8003b30 <HAL_GetTick+0x10>)
 8003b26:	681b      	ldr	r3, [r3, #0]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr
 8003b30:	20002fd0 	.word	0x20002fd0

08003b34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b3c:	f7ff fff0 	bl	8003b20 <HAL_GetTick>
 8003b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b4c:	d005      	beq.n	8003b5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b4e:	4b09      	ldr	r3, [pc, #36]	; (8003b74 <HAL_Delay+0x40>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	4413      	add	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b5a:	bf00      	nop
 8003b5c:	f7ff ffe0 	bl	8003b20 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d8f7      	bhi.n	8003b5c <HAL_Delay+0x28>
  {
  }
}
 8003b6c:	bf00      	nop
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	20000048 	.word	0x20000048

08003b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f003 0307 	and.w	r3, r3, #7
 8003b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b88:	4b0c      	ldr	r3, [pc, #48]	; (8003bbc <__NVIC_SetPriorityGrouping+0x44>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b94:	4013      	ands	r3, r2
 8003b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003baa:	4a04      	ldr	r2, [pc, #16]	; (8003bbc <__NVIC_SetPriorityGrouping+0x44>)
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	60d3      	str	r3, [r2, #12]
}
 8003bb0:	bf00      	nop
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bc80      	pop	{r7}
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	e000ed00 	.word	0xe000ed00

08003bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bc4:	4b04      	ldr	r3, [pc, #16]	; (8003bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	0a1b      	lsrs	r3, r3, #8
 8003bca:	f003 0307 	and.w	r3, r3, #7
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bc80      	pop	{r7}
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	e000ed00 	.word	0xe000ed00

08003bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	db0b      	blt.n	8003c06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bee:	79fb      	ldrb	r3, [r7, #7]
 8003bf0:	f003 021f 	and.w	r2, r3, #31
 8003bf4:	4906      	ldr	r1, [pc, #24]	; (8003c10 <__NVIC_EnableIRQ+0x34>)
 8003bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfa:	095b      	lsrs	r3, r3, #5
 8003bfc:	2001      	movs	r0, #1
 8003bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8003c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c06:	bf00      	nop
 8003c08:	370c      	adds	r7, #12
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bc80      	pop	{r7}
 8003c0e:	4770      	bx	lr
 8003c10:	e000e100 	.word	0xe000e100

08003c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	6039      	str	r1, [r7, #0]
 8003c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	db0a      	blt.n	8003c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	b2da      	uxtb	r2, r3
 8003c2c:	490c      	ldr	r1, [pc, #48]	; (8003c60 <__NVIC_SetPriority+0x4c>)
 8003c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c32:	0112      	lsls	r2, r2, #4
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	440b      	add	r3, r1
 8003c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c3c:	e00a      	b.n	8003c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	4908      	ldr	r1, [pc, #32]	; (8003c64 <__NVIC_SetPriority+0x50>)
 8003c44:	79fb      	ldrb	r3, [r7, #7]
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	3b04      	subs	r3, #4
 8003c4c:	0112      	lsls	r2, r2, #4
 8003c4e:	b2d2      	uxtb	r2, r2
 8003c50:	440b      	add	r3, r1
 8003c52:	761a      	strb	r2, [r3, #24]
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bc80      	pop	{r7}
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	e000e100 	.word	0xe000e100
 8003c64:	e000ed00 	.word	0xe000ed00

08003c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b089      	sub	sp, #36	; 0x24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f1c3 0307 	rsb	r3, r3, #7
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	bf28      	it	cs
 8003c86:	2304      	movcs	r3, #4
 8003c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	3304      	adds	r3, #4
 8003c8e:	2b06      	cmp	r3, #6
 8003c90:	d902      	bls.n	8003c98 <NVIC_EncodePriority+0x30>
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	3b03      	subs	r3, #3
 8003c96:	e000      	b.n	8003c9a <NVIC_EncodePriority+0x32>
 8003c98:	2300      	movs	r3, #0
 8003c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca6:	43da      	mvns	r2, r3
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	401a      	ands	r2, r3
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cba:	43d9      	mvns	r1, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc0:	4313      	orrs	r3, r2
         );
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3724      	adds	r7, #36	; 0x24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bc80      	pop	{r7}
 8003cca:	4770      	bx	lr

08003ccc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7ff ff4f 	bl	8003b78 <__NVIC_SetPriorityGrouping>
}
 8003cda:	bf00      	nop
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b086      	sub	sp, #24
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	4603      	mov	r3, r0
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	607a      	str	r2, [r7, #4]
 8003cee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cf4:	f7ff ff64 	bl	8003bc0 <__NVIC_GetPriorityGrouping>
 8003cf8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	68b9      	ldr	r1, [r7, #8]
 8003cfe:	6978      	ldr	r0, [r7, #20]
 8003d00:	f7ff ffb2 	bl	8003c68 <NVIC_EncodePriority>
 8003d04:	4602      	mov	r2, r0
 8003d06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d0a:	4611      	mov	r1, r2
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7ff ff81 	bl	8003c14 <__NVIC_SetPriority>
}
 8003d12:	bf00      	nop
 8003d14:	3718      	adds	r7, #24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b082      	sub	sp, #8
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	4603      	mov	r3, r0
 8003d22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff ff57 	bl	8003bdc <__NVIC_EnableIRQ>
}
 8003d2e:	bf00      	nop
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
	...

08003d38 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003d52:	4b2f      	ldr	r3, [pc, #188]	; (8003e10 <HAL_FLASH_Program+0xd8>)
 8003d54:	7e1b      	ldrb	r3, [r3, #24]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d101      	bne.n	8003d5e <HAL_FLASH_Program+0x26>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e054      	b.n	8003e08 <HAL_FLASH_Program+0xd0>
 8003d5e:	4b2c      	ldr	r3, [pc, #176]	; (8003e10 <HAL_FLASH_Program+0xd8>)
 8003d60:	2201      	movs	r2, #1
 8003d62:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003d64:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d68:	f000 f8d4 	bl	8003f14 <FLASH_WaitForLastOperation>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8003d70:	7dfb      	ldrb	r3, [r7, #23]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d144      	bne.n	8003e00 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d102      	bne.n	8003d82 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	757b      	strb	r3, [r7, #21]
 8003d80:	e007      	b.n	8003d92 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d102      	bne.n	8003d8e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	757b      	strb	r3, [r7, #21]
 8003d8c:	e001      	b.n	8003d92 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003d8e:	2304      	movs	r3, #4
 8003d90:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003d92:	2300      	movs	r3, #0
 8003d94:	75bb      	strb	r3, [r7, #22]
 8003d96:	e02d      	b.n	8003df4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003d98:	7dbb      	ldrb	r3, [r7, #22]
 8003d9a:	005a      	lsls	r2, r3, #1
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	eb02 0c03 	add.w	ip, r2, r3
 8003da2:	7dbb      	ldrb	r3, [r7, #22]
 8003da4:	0119      	lsls	r1, r3, #4
 8003da6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003daa:	f1c1 0620 	rsb	r6, r1, #32
 8003dae:	f1a1 0020 	sub.w	r0, r1, #32
 8003db2:	fa22 f401 	lsr.w	r4, r2, r1
 8003db6:	fa03 f606 	lsl.w	r6, r3, r6
 8003dba:	4334      	orrs	r4, r6
 8003dbc:	fa23 f000 	lsr.w	r0, r3, r0
 8003dc0:	4304      	orrs	r4, r0
 8003dc2:	fa23 f501 	lsr.w	r5, r3, r1
 8003dc6:	b2a3      	uxth	r3, r4
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4660      	mov	r0, ip
 8003dcc:	f000 f886 	bl	8003edc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003dd0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003dd4:	f000 f89e 	bl	8003f14 <FLASH_WaitForLastOperation>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003ddc:	4b0d      	ldr	r3, [pc, #52]	; (8003e14 <HAL_FLASH_Program+0xdc>)
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	4a0c      	ldr	r2, [pc, #48]	; (8003e14 <HAL_FLASH_Program+0xdc>)
 8003de2:	f023 0301 	bic.w	r3, r3, #1
 8003de6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003de8:	7dfb      	ldrb	r3, [r7, #23]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d107      	bne.n	8003dfe <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003dee:	7dbb      	ldrb	r3, [r7, #22]
 8003df0:	3301      	adds	r3, #1
 8003df2:	75bb      	strb	r3, [r7, #22]
 8003df4:	7dba      	ldrb	r2, [r7, #22]
 8003df6:	7d7b      	ldrb	r3, [r7, #21]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d3cd      	bcc.n	8003d98 <HAL_FLASH_Program+0x60>
 8003dfc:	e000      	b.n	8003e00 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003dfe:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003e00:	4b03      	ldr	r3, [pc, #12]	; (8003e10 <HAL_FLASH_Program+0xd8>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	761a      	strb	r2, [r3, #24]

  return status;
 8003e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	371c      	adds	r7, #28
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e10:	20002fd8 	.word	0x20002fd8
 8003e14:	40022000 	.word	0x40022000

08003e18 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e22:	4b0d      	ldr	r3, [pc, #52]	; (8003e58 <HAL_FLASH_Unlock+0x40>)
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00d      	beq.n	8003e4a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003e2e:	4b0a      	ldr	r3, [pc, #40]	; (8003e58 <HAL_FLASH_Unlock+0x40>)
 8003e30:	4a0a      	ldr	r2, [pc, #40]	; (8003e5c <HAL_FLASH_Unlock+0x44>)
 8003e32:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003e34:	4b08      	ldr	r3, [pc, #32]	; (8003e58 <HAL_FLASH_Unlock+0x40>)
 8003e36:	4a0a      	ldr	r2, [pc, #40]	; (8003e60 <HAL_FLASH_Unlock+0x48>)
 8003e38:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003e3a:	4b07      	ldr	r3, [pc, #28]	; (8003e58 <HAL_FLASH_Unlock+0x40>)
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bc80      	pop	{r7}
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	40022000 	.word	0x40022000
 8003e5c:	45670123 	.word	0x45670123
 8003e60:	cdef89ab 	.word	0xcdef89ab

08003e64 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003e68:	4b05      	ldr	r3, [pc, #20]	; (8003e80 <HAL_FLASH_Lock+0x1c>)
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	4a04      	ldr	r2, [pc, #16]	; (8003e80 <HAL_FLASH_Lock+0x1c>)
 8003e6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e72:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	40022000 	.word	0x40022000

08003e84 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8003e88:	4b09      	ldr	r3, [pc, #36]	; (8003eb0 <HAL_FLASH_OB_Unlock+0x2c>)
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d107      	bne.n	8003ea4 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8003e94:	4b06      	ldr	r3, [pc, #24]	; (8003eb0 <HAL_FLASH_OB_Unlock+0x2c>)
 8003e96:	4a07      	ldr	r2, [pc, #28]	; (8003eb4 <HAL_FLASH_OB_Unlock+0x30>)
 8003e98:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8003e9a:	4b05      	ldr	r3, [pc, #20]	; (8003eb0 <HAL_FLASH_OB_Unlock+0x2c>)
 8003e9c:	4a06      	ldr	r2, [pc, #24]	; (8003eb8 <HAL_FLASH_OB_Unlock+0x34>)
 8003e9e:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	e000      	b.n	8003ea6 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bc80      	pop	{r7}
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	40022000 	.word	0x40022000
 8003eb4:	45670123 	.word	0x45670123
 8003eb8:	cdef89ab 	.word	0xcdef89ab

08003ebc <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  /* Clear the OPTWRE Bit to lock the FLASH Option Byte Registers access */
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 8003ec0:	4b05      	ldr	r3, [pc, #20]	; (8003ed8 <HAL_FLASH_OB_Lock+0x1c>)
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	4a04      	ldr	r2, [pc, #16]	; (8003ed8 <HAL_FLASH_OB_Lock+0x1c>)
 8003ec6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003eca:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bc80      	pop	{r7}
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	40022000 	.word	0x40022000

08003edc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ee8:	4b08      	ldr	r3, [pc, #32]	; (8003f0c <FLASH_Program_HalfWord+0x30>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003eee:	4b08      	ldr	r3, [pc, #32]	; (8003f10 <FLASH_Program_HalfWord+0x34>)
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	4a07      	ldr	r2, [pc, #28]	; (8003f10 <FLASH_Program_HalfWord+0x34>)
 8003ef4:	f043 0301 	orr.w	r3, r3, #1
 8003ef8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	887a      	ldrh	r2, [r7, #2]
 8003efe:	801a      	strh	r2, [r3, #0]
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bc80      	pop	{r7}
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	20002fd8 	.word	0x20002fd8
 8003f10:	40022000 	.word	0x40022000

08003f14 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003f1c:	f7ff fe00 	bl	8003b20 <HAL_GetTick>
 8003f20:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003f22:	e010      	b.n	8003f46 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f2a:	d00c      	beq.n	8003f46 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d007      	beq.n	8003f42 <FLASH_WaitForLastOperation+0x2e>
 8003f32:	f7ff fdf5 	bl	8003b20 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d201      	bcs.n	8003f46 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e025      	b.n	8003f92 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <FLASH_WaitForLastOperation+0x88>)
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1e8      	bne.n	8003f24 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003f52:	4b12      	ldr	r3, [pc, #72]	; (8003f9c <FLASH_WaitForLastOperation+0x88>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d002      	beq.n	8003f64 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003f5e:	4b0f      	ldr	r3, [pc, #60]	; (8003f9c <FLASH_WaitForLastOperation+0x88>)
 8003f60:	2220      	movs	r2, #32
 8003f62:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003f64:	4b0d      	ldr	r3, [pc, #52]	; (8003f9c <FLASH_WaitForLastOperation+0x88>)
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f003 0310 	and.w	r3, r3, #16
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10b      	bne.n	8003f88 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003f70:	4b0a      	ldr	r3, [pc, #40]	; (8003f9c <FLASH_WaitForLastOperation+0x88>)
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d105      	bne.n	8003f88 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003f7c:	4b07      	ldr	r3, [pc, #28]	; (8003f9c <FLASH_WaitForLastOperation+0x88>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d003      	beq.n	8003f90 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003f88:	f000 f80a 	bl	8003fa0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e000      	b.n	8003f92 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40022000 	.word	0x40022000

08003fa0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003faa:	4b23      	ldr	r3, [pc, #140]	; (8004038 <FLASH_SetErrorCode+0x98>)
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	f003 0310 	and.w	r3, r3, #16
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d009      	beq.n	8003fca <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003fb6:	4b21      	ldr	r3, [pc, #132]	; (800403c <FLASH_SetErrorCode+0x9c>)
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f043 0302 	orr.w	r3, r3, #2
 8003fbe:	4a1f      	ldr	r2, [pc, #124]	; (800403c <FLASH_SetErrorCode+0x9c>)
 8003fc0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f043 0310 	orr.w	r3, r3, #16
 8003fc8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003fca:	4b1b      	ldr	r3, [pc, #108]	; (8004038 <FLASH_SetErrorCode+0x98>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f003 0304 	and.w	r3, r3, #4
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d009      	beq.n	8003fea <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003fd6:	4b19      	ldr	r3, [pc, #100]	; (800403c <FLASH_SetErrorCode+0x9c>)
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	f043 0301 	orr.w	r3, r3, #1
 8003fde:	4a17      	ldr	r2, [pc, #92]	; (800403c <FLASH_SetErrorCode+0x9c>)
 8003fe0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f043 0304 	orr.w	r3, r3, #4
 8003fe8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003fea:	4b13      	ldr	r3, [pc, #76]	; (8004038 <FLASH_SetErrorCode+0x98>)
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00b      	beq.n	800400e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003ff6:	4b11      	ldr	r3, [pc, #68]	; (800403c <FLASH_SetErrorCode+0x9c>)
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	f043 0304 	orr.w	r3, r3, #4
 8003ffe:	4a0f      	ldr	r2, [pc, #60]	; (800403c <FLASH_SetErrorCode+0x9c>)
 8004000:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8004002:	4b0d      	ldr	r3, [pc, #52]	; (8004038 <FLASH_SetErrorCode+0x98>)
 8004004:	69db      	ldr	r3, [r3, #28]
 8004006:	4a0c      	ldr	r2, [pc, #48]	; (8004038 <FLASH_SetErrorCode+0x98>)
 8004008:	f023 0301 	bic.w	r3, r3, #1
 800400c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f240 1201 	movw	r2, #257	; 0x101
 8004014:	4293      	cmp	r3, r2
 8004016:	d106      	bne.n	8004026 <FLASH_SetErrorCode+0x86>
 8004018:	4b07      	ldr	r3, [pc, #28]	; (8004038 <FLASH_SetErrorCode+0x98>)
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	4a06      	ldr	r2, [pc, #24]	; (8004038 <FLASH_SetErrorCode+0x98>)
 800401e:	f023 0301 	bic.w	r3, r3, #1
 8004022:	61d3      	str	r3, [r2, #28]
}  
 8004024:	e002      	b.n	800402c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004026:	4a04      	ldr	r2, [pc, #16]	; (8004038 <FLASH_SetErrorCode+0x98>)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	60d3      	str	r3, [r2, #12]
}  
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	bc80      	pop	{r7}
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40022000 	.word	0x40022000
 800403c:	20002fd8 	.word	0x20002fd8

08004040 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800404e:	2300      	movs	r3, #0
 8004050:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004052:	4b2f      	ldr	r3, [pc, #188]	; (8004110 <HAL_FLASHEx_Erase+0xd0>)
 8004054:	7e1b      	ldrb	r3, [r3, #24]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d101      	bne.n	800405e <HAL_FLASHEx_Erase+0x1e>
 800405a:	2302      	movs	r3, #2
 800405c:	e053      	b.n	8004106 <HAL_FLASHEx_Erase+0xc6>
 800405e:	4b2c      	ldr	r3, [pc, #176]	; (8004110 <HAL_FLASHEx_Erase+0xd0>)
 8004060:	2201      	movs	r2, #1
 8004062:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2b02      	cmp	r3, #2
 800406a:	d116      	bne.n	800409a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800406c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004070:	f7ff ff50 	bl	8003f14 <FLASH_WaitForLastOperation>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d141      	bne.n	80040fe <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800407a:	2001      	movs	r0, #1
 800407c:	f000 f84c 	bl	8004118 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004080:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004084:	f7ff ff46 	bl	8003f14 <FLASH_WaitForLastOperation>
 8004088:	4603      	mov	r3, r0
 800408a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800408c:	4b21      	ldr	r3, [pc, #132]	; (8004114 <HAL_FLASHEx_Erase+0xd4>)
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	4a20      	ldr	r2, [pc, #128]	; (8004114 <HAL_FLASHEx_Erase+0xd4>)
 8004092:	f023 0304 	bic.w	r3, r3, #4
 8004096:	6113      	str	r3, [r2, #16]
 8004098:	e031      	b.n	80040fe <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800409a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800409e:	f7ff ff39 	bl	8003f14 <FLASH_WaitForLastOperation>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d12a      	bne.n	80040fe <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	f04f 32ff 	mov.w	r2, #4294967295
 80040ae:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	60bb      	str	r3, [r7, #8]
 80040b6:	e019      	b.n	80040ec <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80040b8:	68b8      	ldr	r0, [r7, #8]
 80040ba:	f000 f849 	bl	8004150 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80040be:	f24c 3050 	movw	r0, #50000	; 0xc350
 80040c2:	f7ff ff27 	bl	8003f14 <FLASH_WaitForLastOperation>
 80040c6:	4603      	mov	r3, r0
 80040c8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80040ca:	4b12      	ldr	r3, [pc, #72]	; (8004114 <HAL_FLASHEx_Erase+0xd4>)
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	4a11      	ldr	r2, [pc, #68]	; (8004114 <HAL_FLASHEx_Erase+0xd4>)
 80040d0:	f023 0302 	bic.w	r3, r3, #2
 80040d4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	601a      	str	r2, [r3, #0]
            break;
 80040e2:	e00c      	b.n	80040fe <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040ea:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	029a      	lsls	r2, r3, #10
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80040f8:	68ba      	ldr	r2, [r7, #8]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d3dc      	bcc.n	80040b8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80040fe:	4b04      	ldr	r3, [pc, #16]	; (8004110 <HAL_FLASHEx_Erase+0xd0>)
 8004100:	2200      	movs	r2, #0
 8004102:	761a      	strb	r2, [r3, #24]

  return status;
 8004104:	7bfb      	ldrb	r3, [r7, #15]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	20002fd8 	.word	0x20002fd8
 8004114:	40022000 	.word	0x40022000

08004118 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004120:	4b09      	ldr	r3, [pc, #36]	; (8004148 <FLASH_MassErase+0x30>)
 8004122:	2200      	movs	r2, #0
 8004124:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8004126:	4b09      	ldr	r3, [pc, #36]	; (800414c <FLASH_MassErase+0x34>)
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	4a08      	ldr	r2, [pc, #32]	; (800414c <FLASH_MassErase+0x34>)
 800412c:	f043 0304 	orr.w	r3, r3, #4
 8004130:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004132:	4b06      	ldr	r3, [pc, #24]	; (800414c <FLASH_MassErase+0x34>)
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	4a05      	ldr	r2, [pc, #20]	; (800414c <FLASH_MassErase+0x34>)
 8004138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800413c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800413e:	bf00      	nop
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	bc80      	pop	{r7}
 8004146:	4770      	bx	lr
 8004148:	20002fd8 	.word	0x20002fd8
 800414c:	40022000 	.word	0x40022000

08004150 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004158:	4b0b      	ldr	r3, [pc, #44]	; (8004188 <FLASH_PageErase+0x38>)
 800415a:	2200      	movs	r2, #0
 800415c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800415e:	4b0b      	ldr	r3, [pc, #44]	; (800418c <FLASH_PageErase+0x3c>)
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	4a0a      	ldr	r2, [pc, #40]	; (800418c <FLASH_PageErase+0x3c>)
 8004164:	f043 0302 	orr.w	r3, r3, #2
 8004168:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800416a:	4a08      	ldr	r2, [pc, #32]	; (800418c <FLASH_PageErase+0x3c>)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004170:	4b06      	ldr	r3, [pc, #24]	; (800418c <FLASH_PageErase+0x3c>)
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	4a05      	ldr	r2, [pc, #20]	; (800418c <FLASH_PageErase+0x3c>)
 8004176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800417a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	bc80      	pop	{r7}
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	20002fd8 	.word	0x20002fd8
 800418c:	40022000 	.word	0x40022000

08004190 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004190:	b480      	push	{r7}
 8004192:	b08b      	sub	sp, #44	; 0x2c
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800419a:	2300      	movs	r3, #0
 800419c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800419e:	2300      	movs	r3, #0
 80041a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041a2:	e127      	b.n	80043f4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80041a4:	2201      	movs	r2, #1
 80041a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69fa      	ldr	r2, [r7, #28]
 80041b4:	4013      	ands	r3, r2
 80041b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	429a      	cmp	r2, r3
 80041be:	f040 8116 	bne.w	80043ee <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	2b12      	cmp	r3, #18
 80041c8:	d034      	beq.n	8004234 <HAL_GPIO_Init+0xa4>
 80041ca:	2b12      	cmp	r3, #18
 80041cc:	d80d      	bhi.n	80041ea <HAL_GPIO_Init+0x5a>
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d02b      	beq.n	800422a <HAL_GPIO_Init+0x9a>
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d804      	bhi.n	80041e0 <HAL_GPIO_Init+0x50>
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d031      	beq.n	800423e <HAL_GPIO_Init+0xae>
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d01c      	beq.n	8004218 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80041de:	e048      	b.n	8004272 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80041e0:	2b03      	cmp	r3, #3
 80041e2:	d043      	beq.n	800426c <HAL_GPIO_Init+0xdc>
 80041e4:	2b11      	cmp	r3, #17
 80041e6:	d01b      	beq.n	8004220 <HAL_GPIO_Init+0x90>
          break;
 80041e8:	e043      	b.n	8004272 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80041ea:	4a89      	ldr	r2, [pc, #548]	; (8004410 <HAL_GPIO_Init+0x280>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d026      	beq.n	800423e <HAL_GPIO_Init+0xae>
 80041f0:	4a87      	ldr	r2, [pc, #540]	; (8004410 <HAL_GPIO_Init+0x280>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d806      	bhi.n	8004204 <HAL_GPIO_Init+0x74>
 80041f6:	4a87      	ldr	r2, [pc, #540]	; (8004414 <HAL_GPIO_Init+0x284>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d020      	beq.n	800423e <HAL_GPIO_Init+0xae>
 80041fc:	4a86      	ldr	r2, [pc, #536]	; (8004418 <HAL_GPIO_Init+0x288>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d01d      	beq.n	800423e <HAL_GPIO_Init+0xae>
          break;
 8004202:	e036      	b.n	8004272 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004204:	4a85      	ldr	r2, [pc, #532]	; (800441c <HAL_GPIO_Init+0x28c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d019      	beq.n	800423e <HAL_GPIO_Init+0xae>
 800420a:	4a85      	ldr	r2, [pc, #532]	; (8004420 <HAL_GPIO_Init+0x290>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d016      	beq.n	800423e <HAL_GPIO_Init+0xae>
 8004210:	4a84      	ldr	r2, [pc, #528]	; (8004424 <HAL_GPIO_Init+0x294>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d013      	beq.n	800423e <HAL_GPIO_Init+0xae>
          break;
 8004216:	e02c      	b.n	8004272 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	623b      	str	r3, [r7, #32]
          break;
 800421e:	e028      	b.n	8004272 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	3304      	adds	r3, #4
 8004226:	623b      	str	r3, [r7, #32]
          break;
 8004228:	e023      	b.n	8004272 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	3308      	adds	r3, #8
 8004230:	623b      	str	r3, [r7, #32]
          break;
 8004232:	e01e      	b.n	8004272 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	330c      	adds	r3, #12
 800423a:	623b      	str	r3, [r7, #32]
          break;
 800423c:	e019      	b.n	8004272 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d102      	bne.n	800424c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004246:	2304      	movs	r3, #4
 8004248:	623b      	str	r3, [r7, #32]
          break;
 800424a:	e012      	b.n	8004272 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d105      	bne.n	8004260 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004254:	2308      	movs	r3, #8
 8004256:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	69fa      	ldr	r2, [r7, #28]
 800425c:	611a      	str	r2, [r3, #16]
          break;
 800425e:	e008      	b.n	8004272 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004260:	2308      	movs	r3, #8
 8004262:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69fa      	ldr	r2, [r7, #28]
 8004268:	615a      	str	r2, [r3, #20]
          break;
 800426a:	e002      	b.n	8004272 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800426c:	2300      	movs	r3, #0
 800426e:	623b      	str	r3, [r7, #32]
          break;
 8004270:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	2bff      	cmp	r3, #255	; 0xff
 8004276:	d801      	bhi.n	800427c <HAL_GPIO_Init+0xec>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	e001      	b.n	8004280 <HAL_GPIO_Init+0xf0>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3304      	adds	r3, #4
 8004280:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	2bff      	cmp	r3, #255	; 0xff
 8004286:	d802      	bhi.n	800428e <HAL_GPIO_Init+0xfe>
 8004288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	e002      	b.n	8004294 <HAL_GPIO_Init+0x104>
 800428e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004290:	3b08      	subs	r3, #8
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	210f      	movs	r1, #15
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	fa01 f303 	lsl.w	r3, r1, r3
 80042a2:	43db      	mvns	r3, r3
 80042a4:	401a      	ands	r2, r3
 80042a6:	6a39      	ldr	r1, [r7, #32]
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	fa01 f303 	lsl.w	r3, r1, r3
 80042ae:	431a      	orrs	r2, r3
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f000 8096 	beq.w	80043ee <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80042c2:	4b59      	ldr	r3, [pc, #356]	; (8004428 <HAL_GPIO_Init+0x298>)
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	4a58      	ldr	r2, [pc, #352]	; (8004428 <HAL_GPIO_Init+0x298>)
 80042c8:	f043 0301 	orr.w	r3, r3, #1
 80042cc:	6193      	str	r3, [r2, #24]
 80042ce:	4b56      	ldr	r3, [pc, #344]	; (8004428 <HAL_GPIO_Init+0x298>)
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	60bb      	str	r3, [r7, #8]
 80042d8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80042da:	4a54      	ldr	r2, [pc, #336]	; (800442c <HAL_GPIO_Init+0x29c>)
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	089b      	lsrs	r3, r3, #2
 80042e0:	3302      	adds	r3, #2
 80042e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80042e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	220f      	movs	r2, #15
 80042f2:	fa02 f303 	lsl.w	r3, r2, r3
 80042f6:	43db      	mvns	r3, r3
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4013      	ands	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a4b      	ldr	r2, [pc, #300]	; (8004430 <HAL_GPIO_Init+0x2a0>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d013      	beq.n	800432e <HAL_GPIO_Init+0x19e>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a4a      	ldr	r2, [pc, #296]	; (8004434 <HAL_GPIO_Init+0x2a4>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d00d      	beq.n	800432a <HAL_GPIO_Init+0x19a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a49      	ldr	r2, [pc, #292]	; (8004438 <HAL_GPIO_Init+0x2a8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d007      	beq.n	8004326 <HAL_GPIO_Init+0x196>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a48      	ldr	r2, [pc, #288]	; (800443c <HAL_GPIO_Init+0x2ac>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d101      	bne.n	8004322 <HAL_GPIO_Init+0x192>
 800431e:	2303      	movs	r3, #3
 8004320:	e006      	b.n	8004330 <HAL_GPIO_Init+0x1a0>
 8004322:	2304      	movs	r3, #4
 8004324:	e004      	b.n	8004330 <HAL_GPIO_Init+0x1a0>
 8004326:	2302      	movs	r3, #2
 8004328:	e002      	b.n	8004330 <HAL_GPIO_Init+0x1a0>
 800432a:	2301      	movs	r3, #1
 800432c:	e000      	b.n	8004330 <HAL_GPIO_Init+0x1a0>
 800432e:	2300      	movs	r3, #0
 8004330:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004332:	f002 0203 	and.w	r2, r2, #3
 8004336:	0092      	lsls	r2, r2, #2
 8004338:	4093      	lsls	r3, r2
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	4313      	orrs	r3, r2
 800433e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004340:	493a      	ldr	r1, [pc, #232]	; (800442c <HAL_GPIO_Init+0x29c>)
 8004342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004344:	089b      	lsrs	r3, r3, #2
 8004346:	3302      	adds	r3, #2
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d006      	beq.n	8004368 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800435a:	4b39      	ldr	r3, [pc, #228]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	4938      	ldr	r1, [pc, #224]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	4313      	orrs	r3, r2
 8004364:	600b      	str	r3, [r1, #0]
 8004366:	e006      	b.n	8004376 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004368:	4b35      	ldr	r3, [pc, #212]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	43db      	mvns	r3, r3
 8004370:	4933      	ldr	r1, [pc, #204]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 8004372:	4013      	ands	r3, r2
 8004374:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d006      	beq.n	8004390 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004382:	4b2f      	ldr	r3, [pc, #188]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	492e      	ldr	r1, [pc, #184]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	4313      	orrs	r3, r2
 800438c:	604b      	str	r3, [r1, #4]
 800438e:	e006      	b.n	800439e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004390:	4b2b      	ldr	r3, [pc, #172]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 8004392:	685a      	ldr	r2, [r3, #4]
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	43db      	mvns	r3, r3
 8004398:	4929      	ldr	r1, [pc, #164]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 800439a:	4013      	ands	r3, r2
 800439c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d006      	beq.n	80043b8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80043aa:	4b25      	ldr	r3, [pc, #148]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 80043ac:	689a      	ldr	r2, [r3, #8]
 80043ae:	4924      	ldr	r1, [pc, #144]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	608b      	str	r3, [r1, #8]
 80043b6:	e006      	b.n	80043c6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80043b8:	4b21      	ldr	r3, [pc, #132]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	43db      	mvns	r3, r3
 80043c0:	491f      	ldr	r1, [pc, #124]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 80043c2:	4013      	ands	r3, r2
 80043c4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d006      	beq.n	80043e0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80043d2:	4b1b      	ldr	r3, [pc, #108]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 80043d4:	68da      	ldr	r2, [r3, #12]
 80043d6:	491a      	ldr	r1, [pc, #104]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60cb      	str	r3, [r1, #12]
 80043de:	e006      	b.n	80043ee <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80043e0:	4b17      	ldr	r3, [pc, #92]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	43db      	mvns	r3, r3
 80043e8:	4915      	ldr	r1, [pc, #84]	; (8004440 <HAL_GPIO_Init+0x2b0>)
 80043ea:	4013      	ands	r3, r2
 80043ec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	3301      	adds	r3, #1
 80043f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fa:	fa22 f303 	lsr.w	r3, r2, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f47f aed0 	bne.w	80041a4 <HAL_GPIO_Init+0x14>
  }
}
 8004404:	bf00      	nop
 8004406:	372c      	adds	r7, #44	; 0x2c
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	10210000 	.word	0x10210000
 8004414:	10110000 	.word	0x10110000
 8004418:	10120000 	.word	0x10120000
 800441c:	10310000 	.word	0x10310000
 8004420:	10320000 	.word	0x10320000
 8004424:	10220000 	.word	0x10220000
 8004428:	40021000 	.word	0x40021000
 800442c:	40010000 	.word	0x40010000
 8004430:	40010800 	.word	0x40010800
 8004434:	40010c00 	.word	0x40010c00
 8004438:	40011000 	.word	0x40011000
 800443c:	40011400 	.word	0x40011400
 8004440:	40010400 	.word	0x40010400

08004444 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689a      	ldr	r2, [r3, #8]
 8004454:	887b      	ldrh	r3, [r7, #2]
 8004456:	4013      	ands	r3, r2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d002      	beq.n	8004462 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800445c:	2301      	movs	r3, #1
 800445e:	73fb      	strb	r3, [r7, #15]
 8004460:	e001      	b.n	8004466 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004462:	2300      	movs	r3, #0
 8004464:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004466:	7bfb      	ldrb	r3, [r7, #15]
}
 8004468:	4618      	mov	r0, r3
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	bc80      	pop	{r7}
 8004470:	4770      	bx	lr

08004472 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004472:	b480      	push	{r7}
 8004474:	b083      	sub	sp, #12
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
 800447a:	460b      	mov	r3, r1
 800447c:	807b      	strh	r3, [r7, #2]
 800447e:	4613      	mov	r3, r2
 8004480:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004482:	787b      	ldrb	r3, [r7, #1]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d003      	beq.n	8004490 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004488:	887a      	ldrh	r2, [r7, #2]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800448e:	e003      	b.n	8004498 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004490:	887b      	ldrh	r3, [r7, #2]
 8004492:	041a      	lsls	r2, r3, #16
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	611a      	str	r2, [r3, #16]
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	bc80      	pop	{r7}
 80044a0:	4770      	bx	lr
	...

080044a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e11f      	b.n	80046f6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d106      	bne.n	80044d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f7fd fe58 	bl	8002180 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2224      	movs	r2, #36	; 0x24
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0201 	bic.w	r2, r2, #1
 80044e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004506:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004508:	f000 fcda 	bl	8004ec0 <HAL_RCC_GetPCLK1Freq>
 800450c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	4a7b      	ldr	r2, [pc, #492]	; (8004700 <HAL_I2C_Init+0x25c>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d807      	bhi.n	8004528 <HAL_I2C_Init+0x84>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4a7a      	ldr	r2, [pc, #488]	; (8004704 <HAL_I2C_Init+0x260>)
 800451c:	4293      	cmp	r3, r2
 800451e:	bf94      	ite	ls
 8004520:	2301      	movls	r3, #1
 8004522:	2300      	movhi	r3, #0
 8004524:	b2db      	uxtb	r3, r3
 8004526:	e006      	b.n	8004536 <HAL_I2C_Init+0x92>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	4a77      	ldr	r2, [pc, #476]	; (8004708 <HAL_I2C_Init+0x264>)
 800452c:	4293      	cmp	r3, r2
 800452e:	bf94      	ite	ls
 8004530:	2301      	movls	r3, #1
 8004532:	2300      	movhi	r3, #0
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e0db      	b.n	80046f6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	4a72      	ldr	r2, [pc, #456]	; (800470c <HAL_I2C_Init+0x268>)
 8004542:	fba2 2303 	umull	r2, r3, r2, r3
 8004546:	0c9b      	lsrs	r3, r3, #18
 8004548:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68ba      	ldr	r2, [r7, #8]
 800455a:	430a      	orrs	r2, r1
 800455c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	4a64      	ldr	r2, [pc, #400]	; (8004700 <HAL_I2C_Init+0x25c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d802      	bhi.n	8004578 <HAL_I2C_Init+0xd4>
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	3301      	adds	r3, #1
 8004576:	e009      	b.n	800458c <HAL_I2C_Init+0xe8>
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800457e:	fb02 f303 	mul.w	r3, r2, r3
 8004582:	4a63      	ldr	r2, [pc, #396]	; (8004710 <HAL_I2C_Init+0x26c>)
 8004584:	fba2 2303 	umull	r2, r3, r2, r3
 8004588:	099b      	lsrs	r3, r3, #6
 800458a:	3301      	adds	r3, #1
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	6812      	ldr	r2, [r2, #0]
 8004590:	430b      	orrs	r3, r1
 8004592:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800459e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	4956      	ldr	r1, [pc, #344]	; (8004700 <HAL_I2C_Init+0x25c>)
 80045a8:	428b      	cmp	r3, r1
 80045aa:	d80d      	bhi.n	80045c8 <HAL_I2C_Init+0x124>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	1e59      	subs	r1, r3, #1
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80045ba:	3301      	adds	r3, #1
 80045bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	bf38      	it	cc
 80045c4:	2304      	movcc	r3, #4
 80045c6:	e04f      	b.n	8004668 <HAL_I2C_Init+0x1c4>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d111      	bne.n	80045f4 <HAL_I2C_Init+0x150>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	1e58      	subs	r0, r3, #1
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6859      	ldr	r1, [r3, #4]
 80045d8:	460b      	mov	r3, r1
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	440b      	add	r3, r1
 80045de:	fbb0 f3f3 	udiv	r3, r0, r3
 80045e2:	3301      	adds	r3, #1
 80045e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	bf0c      	ite	eq
 80045ec:	2301      	moveq	r3, #1
 80045ee:	2300      	movne	r3, #0
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	e012      	b.n	800461a <HAL_I2C_Init+0x176>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	1e58      	subs	r0, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6859      	ldr	r1, [r3, #4]
 80045fc:	460b      	mov	r3, r1
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	440b      	add	r3, r1
 8004602:	0099      	lsls	r1, r3, #2
 8004604:	440b      	add	r3, r1
 8004606:	fbb0 f3f3 	udiv	r3, r0, r3
 800460a:	3301      	adds	r3, #1
 800460c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004610:	2b00      	cmp	r3, #0
 8004612:	bf0c      	ite	eq
 8004614:	2301      	moveq	r3, #1
 8004616:	2300      	movne	r3, #0
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <HAL_I2C_Init+0x17e>
 800461e:	2301      	movs	r3, #1
 8004620:	e022      	b.n	8004668 <HAL_I2C_Init+0x1c4>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d10e      	bne.n	8004648 <HAL_I2C_Init+0x1a4>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	1e58      	subs	r0, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6859      	ldr	r1, [r3, #4]
 8004632:	460b      	mov	r3, r1
 8004634:	005b      	lsls	r3, r3, #1
 8004636:	440b      	add	r3, r1
 8004638:	fbb0 f3f3 	udiv	r3, r0, r3
 800463c:	3301      	adds	r3, #1
 800463e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004642:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004646:	e00f      	b.n	8004668 <HAL_I2C_Init+0x1c4>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	1e58      	subs	r0, r3, #1
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6859      	ldr	r1, [r3, #4]
 8004650:	460b      	mov	r3, r1
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	440b      	add	r3, r1
 8004656:	0099      	lsls	r1, r3, #2
 8004658:	440b      	add	r3, r1
 800465a:	fbb0 f3f3 	udiv	r3, r0, r3
 800465e:	3301      	adds	r3, #1
 8004660:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004664:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004668:	6879      	ldr	r1, [r7, #4]
 800466a:	6809      	ldr	r1, [r1, #0]
 800466c:	4313      	orrs	r3, r2
 800466e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	69da      	ldr	r2, [r3, #28]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004696:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	6911      	ldr	r1, [r2, #16]
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	68d2      	ldr	r2, [r2, #12]
 80046a2:	4311      	orrs	r1, r2
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6812      	ldr	r2, [r2, #0]
 80046a8:	430b      	orrs	r3, r1
 80046aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	695a      	ldr	r2, [r3, #20]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	431a      	orrs	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	430a      	orrs	r2, r1
 80046c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0201 	orr.w	r2, r2, #1
 80046d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	000186a0 	.word	0x000186a0
 8004704:	001e847f 	.word	0x001e847f
 8004708:	003d08ff 	.word	0x003d08ff
 800470c:	431bde83 	.word	0x431bde83
 8004710:	10624dd3 	.word	0x10624dd3

08004714 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e26c      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 8087 	beq.w	8004842 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004734:	4b92      	ldr	r3, [pc, #584]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f003 030c 	and.w	r3, r3, #12
 800473c:	2b04      	cmp	r3, #4
 800473e:	d00c      	beq.n	800475a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004740:	4b8f      	ldr	r3, [pc, #572]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 030c 	and.w	r3, r3, #12
 8004748:	2b08      	cmp	r3, #8
 800474a:	d112      	bne.n	8004772 <HAL_RCC_OscConfig+0x5e>
 800474c:	4b8c      	ldr	r3, [pc, #560]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004758:	d10b      	bne.n	8004772 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800475a:	4b89      	ldr	r3, [pc, #548]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d06c      	beq.n	8004840 <HAL_RCC_OscConfig+0x12c>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d168      	bne.n	8004840 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e246      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800477a:	d106      	bne.n	800478a <HAL_RCC_OscConfig+0x76>
 800477c:	4b80      	ldr	r3, [pc, #512]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a7f      	ldr	r2, [pc, #508]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004782:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004786:	6013      	str	r3, [r2, #0]
 8004788:	e02e      	b.n	80047e8 <HAL_RCC_OscConfig+0xd4>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10c      	bne.n	80047ac <HAL_RCC_OscConfig+0x98>
 8004792:	4b7b      	ldr	r3, [pc, #492]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a7a      	ldr	r2, [pc, #488]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004798:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800479c:	6013      	str	r3, [r2, #0]
 800479e:	4b78      	ldr	r3, [pc, #480]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a77      	ldr	r2, [pc, #476]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047a8:	6013      	str	r3, [r2, #0]
 80047aa:	e01d      	b.n	80047e8 <HAL_RCC_OscConfig+0xd4>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047b4:	d10c      	bne.n	80047d0 <HAL_RCC_OscConfig+0xbc>
 80047b6:	4b72      	ldr	r3, [pc, #456]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a71      	ldr	r2, [pc, #452]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047c0:	6013      	str	r3, [r2, #0]
 80047c2:	4b6f      	ldr	r3, [pc, #444]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a6e      	ldr	r2, [pc, #440]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047cc:	6013      	str	r3, [r2, #0]
 80047ce:	e00b      	b.n	80047e8 <HAL_RCC_OscConfig+0xd4>
 80047d0:	4b6b      	ldr	r3, [pc, #428]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a6a      	ldr	r2, [pc, #424]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047da:	6013      	str	r3, [r2, #0]
 80047dc:	4b68      	ldr	r3, [pc, #416]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a67      	ldr	r2, [pc, #412]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d013      	beq.n	8004818 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f0:	f7ff f996 	bl	8003b20 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047f6:	e008      	b.n	800480a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047f8:	f7ff f992 	bl	8003b20 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b64      	cmp	r3, #100	; 0x64
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e1fa      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480a:	4b5d      	ldr	r3, [pc, #372]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d0f0      	beq.n	80047f8 <HAL_RCC_OscConfig+0xe4>
 8004816:	e014      	b.n	8004842 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004818:	f7ff f982 	bl	8003b20 <HAL_GetTick>
 800481c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800481e:	e008      	b.n	8004832 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004820:	f7ff f97e 	bl	8003b20 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b64      	cmp	r3, #100	; 0x64
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e1e6      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004832:	4b53      	ldr	r3, [pc, #332]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1f0      	bne.n	8004820 <HAL_RCC_OscConfig+0x10c>
 800483e:	e000      	b.n	8004842 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004840:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d063      	beq.n	8004916 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800484e:	4b4c      	ldr	r3, [pc, #304]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f003 030c 	and.w	r3, r3, #12
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00b      	beq.n	8004872 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800485a:	4b49      	ldr	r3, [pc, #292]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f003 030c 	and.w	r3, r3, #12
 8004862:	2b08      	cmp	r3, #8
 8004864:	d11c      	bne.n	80048a0 <HAL_RCC_OscConfig+0x18c>
 8004866:	4b46      	ldr	r3, [pc, #280]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d116      	bne.n	80048a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004872:	4b43      	ldr	r3, [pc, #268]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d005      	beq.n	800488a <HAL_RCC_OscConfig+0x176>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d001      	beq.n	800488a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e1ba      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800488a:	4b3d      	ldr	r3, [pc, #244]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	00db      	lsls	r3, r3, #3
 8004898:	4939      	ldr	r1, [pc, #228]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800489a:	4313      	orrs	r3, r2
 800489c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489e:	e03a      	b.n	8004916 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d020      	beq.n	80048ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048a8:	4b36      	ldr	r3, [pc, #216]	; (8004984 <HAL_RCC_OscConfig+0x270>)
 80048aa:	2201      	movs	r2, #1
 80048ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ae:	f7ff f937 	bl	8003b20 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048b4:	e008      	b.n	80048c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048b6:	f7ff f933 	bl	8003b20 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d901      	bls.n	80048c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e19b      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048c8:	4b2d      	ldr	r3, [pc, #180]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d0f0      	beq.n	80048b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d4:	4b2a      	ldr	r3, [pc, #168]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4927      	ldr	r1, [pc, #156]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	600b      	str	r3, [r1, #0]
 80048e8:	e015      	b.n	8004916 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048ea:	4b26      	ldr	r3, [pc, #152]	; (8004984 <HAL_RCC_OscConfig+0x270>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f0:	f7ff f916 	bl	8003b20 <HAL_GetTick>
 80048f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048f8:	f7ff f912 	bl	8003b20 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e17a      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800490a:	4b1d      	ldr	r3, [pc, #116]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1f0      	bne.n	80048f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d03a      	beq.n	8004998 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d019      	beq.n	800495e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800492a:	4b17      	ldr	r3, [pc, #92]	; (8004988 <HAL_RCC_OscConfig+0x274>)
 800492c:	2201      	movs	r2, #1
 800492e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004930:	f7ff f8f6 	bl	8003b20 <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004938:	f7ff f8f2 	bl	8003b20 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e15a      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800494a:	4b0d      	ldr	r3, [pc, #52]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800494c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d0f0      	beq.n	8004938 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004956:	2001      	movs	r0, #1
 8004958:	f000 fb0a 	bl	8004f70 <RCC_Delay>
 800495c:	e01c      	b.n	8004998 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800495e:	4b0a      	ldr	r3, [pc, #40]	; (8004988 <HAL_RCC_OscConfig+0x274>)
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004964:	f7ff f8dc 	bl	8003b20 <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800496a:	e00f      	b.n	800498c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800496c:	f7ff f8d8 	bl	8003b20 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d908      	bls.n	800498c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e140      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
 800497e:	bf00      	nop
 8004980:	40021000 	.word	0x40021000
 8004984:	42420000 	.word	0x42420000
 8004988:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800498c:	4b9e      	ldr	r3, [pc, #632]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 800498e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d1e9      	bne.n	800496c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0304 	and.w	r3, r3, #4
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 80a6 	beq.w	8004af2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049a6:	2300      	movs	r3, #0
 80049a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049aa:	4b97      	ldr	r3, [pc, #604]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 80049ac:	69db      	ldr	r3, [r3, #28]
 80049ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d10d      	bne.n	80049d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049b6:	4b94      	ldr	r3, [pc, #592]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	4a93      	ldr	r2, [pc, #588]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 80049bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049c0:	61d3      	str	r3, [r2, #28]
 80049c2:	4b91      	ldr	r3, [pc, #580]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 80049c4:	69db      	ldr	r3, [r3, #28]
 80049c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ca:	60bb      	str	r3, [r7, #8]
 80049cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ce:	2301      	movs	r3, #1
 80049d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d2:	4b8e      	ldr	r3, [pc, #568]	; (8004c0c <HAL_RCC_OscConfig+0x4f8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d118      	bne.n	8004a10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049de:	4b8b      	ldr	r3, [pc, #556]	; (8004c0c <HAL_RCC_OscConfig+0x4f8>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a8a      	ldr	r2, [pc, #552]	; (8004c0c <HAL_RCC_OscConfig+0x4f8>)
 80049e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ea:	f7ff f899 	bl	8003b20 <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f0:	e008      	b.n	8004a04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f2:	f7ff f895 	bl	8003b20 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b64      	cmp	r3, #100	; 0x64
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e0fd      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a04:	4b81      	ldr	r3, [pc, #516]	; (8004c0c <HAL_RCC_OscConfig+0x4f8>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0f0      	beq.n	80049f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d106      	bne.n	8004a26 <HAL_RCC_OscConfig+0x312>
 8004a18:	4b7b      	ldr	r3, [pc, #492]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	4a7a      	ldr	r2, [pc, #488]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a1e:	f043 0301 	orr.w	r3, r3, #1
 8004a22:	6213      	str	r3, [r2, #32]
 8004a24:	e02d      	b.n	8004a82 <HAL_RCC_OscConfig+0x36e>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10c      	bne.n	8004a48 <HAL_RCC_OscConfig+0x334>
 8004a2e:	4b76      	ldr	r3, [pc, #472]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	4a75      	ldr	r2, [pc, #468]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a34:	f023 0301 	bic.w	r3, r3, #1
 8004a38:	6213      	str	r3, [r2, #32]
 8004a3a:	4b73      	ldr	r3, [pc, #460]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	4a72      	ldr	r2, [pc, #456]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a40:	f023 0304 	bic.w	r3, r3, #4
 8004a44:	6213      	str	r3, [r2, #32]
 8004a46:	e01c      	b.n	8004a82 <HAL_RCC_OscConfig+0x36e>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	2b05      	cmp	r3, #5
 8004a4e:	d10c      	bne.n	8004a6a <HAL_RCC_OscConfig+0x356>
 8004a50:	4b6d      	ldr	r3, [pc, #436]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	4a6c      	ldr	r2, [pc, #432]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a56:	f043 0304 	orr.w	r3, r3, #4
 8004a5a:	6213      	str	r3, [r2, #32]
 8004a5c:	4b6a      	ldr	r3, [pc, #424]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	4a69      	ldr	r2, [pc, #420]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a62:	f043 0301 	orr.w	r3, r3, #1
 8004a66:	6213      	str	r3, [r2, #32]
 8004a68:	e00b      	b.n	8004a82 <HAL_RCC_OscConfig+0x36e>
 8004a6a:	4b67      	ldr	r3, [pc, #412]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	4a66      	ldr	r2, [pc, #408]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a70:	f023 0301 	bic.w	r3, r3, #1
 8004a74:	6213      	str	r3, [r2, #32]
 8004a76:	4b64      	ldr	r3, [pc, #400]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	4a63      	ldr	r2, [pc, #396]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a7c:	f023 0304 	bic.w	r3, r3, #4
 8004a80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d015      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a8a:	f7ff f849 	bl	8003b20 <HAL_GetTick>
 8004a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a90:	e00a      	b.n	8004aa8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a92:	f7ff f845 	bl	8003b20 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e0ab      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aa8:	4b57      	ldr	r3, [pc, #348]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0ee      	beq.n	8004a92 <HAL_RCC_OscConfig+0x37e>
 8004ab4:	e014      	b.n	8004ae0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ab6:	f7ff f833 	bl	8003b20 <HAL_GetTick>
 8004aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004abc:	e00a      	b.n	8004ad4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004abe:	f7ff f82f 	bl	8003b20 <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e095      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ad4:	4b4c      	ldr	r3, [pc, #304]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1ee      	bne.n	8004abe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ae0:	7dfb      	ldrb	r3, [r7, #23]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d105      	bne.n	8004af2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ae6:	4b48      	ldr	r3, [pc, #288]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	4a47      	ldr	r2, [pc, #284]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004aec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004af0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69db      	ldr	r3, [r3, #28]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 8081 	beq.w	8004bfe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004afc:	4b42      	ldr	r3, [pc, #264]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f003 030c 	and.w	r3, r3, #12
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d061      	beq.n	8004bcc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	69db      	ldr	r3, [r3, #28]
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d146      	bne.n	8004b9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b10:	4b3f      	ldr	r3, [pc, #252]	; (8004c10 <HAL_RCC_OscConfig+0x4fc>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b16:	f7ff f803 	bl	8003b20 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b1c:	e008      	b.n	8004b30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b1e:	f7fe ffff 	bl	8003b20 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e067      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b30:	4b35      	ldr	r3, [pc, #212]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1f0      	bne.n	8004b1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b44:	d108      	bne.n	8004b58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b46:	4b30      	ldr	r3, [pc, #192]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	492d      	ldr	r1, [pc, #180]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b58:	4b2b      	ldr	r3, [pc, #172]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a19      	ldr	r1, [r3, #32]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b68:	430b      	orrs	r3, r1
 8004b6a:	4927      	ldr	r1, [pc, #156]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b70:	4b27      	ldr	r3, [pc, #156]	; (8004c10 <HAL_RCC_OscConfig+0x4fc>)
 8004b72:	2201      	movs	r2, #1
 8004b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b76:	f7fe ffd3 	bl	8003b20 <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b7c:	e008      	b.n	8004b90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b7e:	f7fe ffcf 	bl	8003b20 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d901      	bls.n	8004b90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e037      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b90:	4b1d      	ldr	r3, [pc, #116]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d0f0      	beq.n	8004b7e <HAL_RCC_OscConfig+0x46a>
 8004b9c:	e02f      	b.n	8004bfe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b9e:	4b1c      	ldr	r3, [pc, #112]	; (8004c10 <HAL_RCC_OscConfig+0x4fc>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba4:	f7fe ffbc 	bl	8003b20 <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bac:	f7fe ffb8 	bl	8003b20 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e020      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bbe:	4b12      	ldr	r3, [pc, #72]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1f0      	bne.n	8004bac <HAL_RCC_OscConfig+0x498>
 8004bca:	e018      	b.n	8004bfe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e013      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d106      	bne.n	8004bfa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d001      	beq.n	8004bfe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e000      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3718      	adds	r7, #24
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	40007000 	.word	0x40007000
 8004c10:	42420060 	.word	0x42420060

08004c14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d101      	bne.n	8004c28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e0d0      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c28:	4b6a      	ldr	r3, [pc, #424]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0307 	and.w	r3, r3, #7
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d910      	bls.n	8004c58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c36:	4b67      	ldr	r3, [pc, #412]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f023 0207 	bic.w	r2, r3, #7
 8004c3e:	4965      	ldr	r1, [pc, #404]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c46:	4b63      	ldr	r3, [pc, #396]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0307 	and.w	r3, r3, #7
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d001      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e0b8      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0302 	and.w	r3, r3, #2
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d020      	beq.n	8004ca6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0304 	and.w	r3, r3, #4
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d005      	beq.n	8004c7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c70:	4b59      	ldr	r3, [pc, #356]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	4a58      	ldr	r2, [pc, #352]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004c7a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0308 	and.w	r3, r3, #8
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d005      	beq.n	8004c94 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c88:	4b53      	ldr	r3, [pc, #332]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	4a52      	ldr	r2, [pc, #328]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c8e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004c92:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c94:	4b50      	ldr	r3, [pc, #320]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	494d      	ldr	r1, [pc, #308]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d040      	beq.n	8004d34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d107      	bne.n	8004cca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cba:	4b47      	ldr	r3, [pc, #284]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d115      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e07f      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d107      	bne.n	8004ce2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cd2:	4b41      	ldr	r3, [pc, #260]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d109      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e073      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce2:	4b3d      	ldr	r3, [pc, #244]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e06b      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cf2:	4b39      	ldr	r3, [pc, #228]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f023 0203 	bic.w	r2, r3, #3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	4936      	ldr	r1, [pc, #216]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d04:	f7fe ff0c 	bl	8003b20 <HAL_GetTick>
 8004d08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d0c:	f7fe ff08 	bl	8003b20 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e053      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d22:	4b2d      	ldr	r3, [pc, #180]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f003 020c 	and.w	r2, r3, #12
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d1eb      	bne.n	8004d0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d34:	4b27      	ldr	r3, [pc, #156]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d210      	bcs.n	8004d64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d42:	4b24      	ldr	r3, [pc, #144]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f023 0207 	bic.w	r2, r3, #7
 8004d4a:	4922      	ldr	r1, [pc, #136]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d52:	4b20      	ldr	r3, [pc, #128]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0307 	and.w	r3, r3, #7
 8004d5a:	683a      	ldr	r2, [r7, #0]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d001      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e032      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d008      	beq.n	8004d82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d70:	4b19      	ldr	r3, [pc, #100]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	4916      	ldr	r1, [pc, #88]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0308 	and.w	r3, r3, #8
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d009      	beq.n	8004da2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d8e:	4b12      	ldr	r3, [pc, #72]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	00db      	lsls	r3, r3, #3
 8004d9c:	490e      	ldr	r1, [pc, #56]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004da2:	f000 f821 	bl	8004de8 <HAL_RCC_GetSysClockFreq>
 8004da6:	4601      	mov	r1, r0
 8004da8:	4b0b      	ldr	r3, [pc, #44]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	091b      	lsrs	r3, r3, #4
 8004dae:	f003 030f 	and.w	r3, r3, #15
 8004db2:	4a0a      	ldr	r2, [pc, #40]	; (8004ddc <HAL_RCC_ClockConfig+0x1c8>)
 8004db4:	5cd3      	ldrb	r3, [r2, r3]
 8004db6:	fa21 f303 	lsr.w	r3, r1, r3
 8004dba:	4a09      	ldr	r2, [pc, #36]	; (8004de0 <HAL_RCC_ClockConfig+0x1cc>)
 8004dbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004dbe:	4b09      	ldr	r3, [pc, #36]	; (8004de4 <HAL_RCC_ClockConfig+0x1d0>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7fd fa68 	bl	8002298 <HAL_InitTick>

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40022000 	.word	0x40022000
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	0800960c 	.word	0x0800960c
 8004de0:	2000001c 	.word	0x2000001c
 8004de4:	20000044 	.word	0x20000044

08004de8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004de8:	b490      	push	{r4, r7}
 8004dea:	b08a      	sub	sp, #40	; 0x28
 8004dec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004dee:	4b2a      	ldr	r3, [pc, #168]	; (8004e98 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004df0:	1d3c      	adds	r4, r7, #4
 8004df2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004df4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004df8:	4b28      	ldr	r3, [pc, #160]	; (8004e9c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
 8004e02:	2300      	movs	r3, #0
 8004e04:	61bb      	str	r3, [r7, #24]
 8004e06:	2300      	movs	r3, #0
 8004e08:	627b      	str	r3, [r7, #36]	; 0x24
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004e12:	4b23      	ldr	r3, [pc, #140]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	f003 030c 	and.w	r3, r3, #12
 8004e1e:	2b04      	cmp	r3, #4
 8004e20:	d002      	beq.n	8004e28 <HAL_RCC_GetSysClockFreq+0x40>
 8004e22:	2b08      	cmp	r3, #8
 8004e24:	d003      	beq.n	8004e2e <HAL_RCC_GetSysClockFreq+0x46>
 8004e26:	e02d      	b.n	8004e84 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e28:	4b1e      	ldr	r3, [pc, #120]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e2a:	623b      	str	r3, [r7, #32]
      break;
 8004e2c:	e02d      	b.n	8004e8a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	0c9b      	lsrs	r3, r3, #18
 8004e32:	f003 030f 	and.w	r3, r3, #15
 8004e36:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e3a:	4413      	add	r3, r2
 8004e3c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004e40:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d013      	beq.n	8004e74 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e4c:	4b14      	ldr	r3, [pc, #80]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	0c5b      	lsrs	r3, r3, #17
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004e60:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	4a0f      	ldr	r2, [pc, #60]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e66:	fb02 f203 	mul.w	r2, r2, r3
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e70:	627b      	str	r3, [r7, #36]	; 0x24
 8004e72:	e004      	b.n	8004e7e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	4a0c      	ldr	r2, [pc, #48]	; (8004ea8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e78:	fb02 f303 	mul.w	r3, r2, r3
 8004e7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e80:	623b      	str	r3, [r7, #32]
      break;
 8004e82:	e002      	b.n	8004e8a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e84:	4b07      	ldr	r3, [pc, #28]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e86:	623b      	str	r3, [r7, #32]
      break;
 8004e88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3728      	adds	r7, #40	; 0x28
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bc90      	pop	{r4, r7}
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	0800952c 	.word	0x0800952c
 8004e9c:	0800953c 	.word	0x0800953c
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	007a1200 	.word	0x007a1200
 8004ea8:	003d0900 	.word	0x003d0900

08004eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eb0:	4b02      	ldr	r3, [pc, #8]	; (8004ebc <HAL_RCC_GetHCLKFreq+0x10>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr
 8004ebc:	2000001c 	.word	0x2000001c

08004ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ec4:	f7ff fff2 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004ec8:	4601      	mov	r1, r0
 8004eca:	4b05      	ldr	r3, [pc, #20]	; (8004ee0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	0a1b      	lsrs	r3, r3, #8
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	4a03      	ldr	r2, [pc, #12]	; (8004ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ed6:	5cd3      	ldrb	r3, [r2, r3]
 8004ed8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	0800961c 	.word	0x0800961c

08004ee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004eec:	f7ff ffde 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004ef0:	4601      	mov	r1, r0
 8004ef2:	4b05      	ldr	r3, [pc, #20]	; (8004f08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	0adb      	lsrs	r3, r3, #11
 8004ef8:	f003 0307 	and.w	r3, r3, #7
 8004efc:	4a03      	ldr	r2, [pc, #12]	; (8004f0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004efe:	5cd3      	ldrb	r3, [r2, r3]
 8004f00:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	0800961c 	.word	0x0800961c

08004f10 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	220f      	movs	r2, #15
 8004f1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004f20:	4b11      	ldr	r3, [pc, #68]	; (8004f68 <HAL_RCC_GetClockConfig+0x58>)
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f003 0203 	and.w	r2, r3, #3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004f2c:	4b0e      	ldr	r3, [pc, #56]	; (8004f68 <HAL_RCC_GetClockConfig+0x58>)
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004f38:	4b0b      	ldr	r3, [pc, #44]	; (8004f68 <HAL_RCC_GetClockConfig+0x58>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004f44:	4b08      	ldr	r3, [pc, #32]	; (8004f68 <HAL_RCC_GetClockConfig+0x58>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	08db      	lsrs	r3, r3, #3
 8004f4a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004f52:	4b06      	ldr	r3, [pc, #24]	; (8004f6c <HAL_RCC_GetClockConfig+0x5c>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0207 	and.w	r2, r3, #7
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004f5e:	bf00      	nop
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr
 8004f68:	40021000 	.word	0x40021000
 8004f6c:	40022000 	.word	0x40022000

08004f70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004f78:	4b0a      	ldr	r3, [pc, #40]	; (8004fa4 <RCC_Delay+0x34>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a0a      	ldr	r2, [pc, #40]	; (8004fa8 <RCC_Delay+0x38>)
 8004f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f82:	0a5b      	lsrs	r3, r3, #9
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	fb02 f303 	mul.w	r3, r2, r3
 8004f8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004f8c:	bf00      	nop
  }
  while (Delay --);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	1e5a      	subs	r2, r3, #1
 8004f92:	60fa      	str	r2, [r7, #12]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d1f9      	bne.n	8004f8c <RCC_Delay+0x1c>
}
 8004f98:	bf00      	nop
 8004f9a:	3714      	adds	r7, #20
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bc80      	pop	{r7}
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	2000001c 	.word	0x2000001c
 8004fa8:	10624dd3 	.word	0x10624dd3

08004fac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e076      	b.n	80050ac <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d108      	bne.n	8004fd8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fce:	d009      	beq.n	8004fe4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	61da      	str	r2, [r3, #28]
 8004fd6:	e005      	b.n	8004fe4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d106      	bne.n	8005004 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7fd f8fe 	bl	8002200 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2202      	movs	r2, #2
 8005008:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800501a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800502c:	431a      	orrs	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005036:	431a      	orrs	r2, r3
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	f003 0302 	and.w	r3, r3, #2
 8005040:	431a      	orrs	r2, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	431a      	orrs	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005054:	431a      	orrs	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	69db      	ldr	r3, [r3, #28]
 800505a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800505e:	431a      	orrs	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005068:	ea42 0103 	orr.w	r1, r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005070:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	430a      	orrs	r2, r1
 800507a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	0c1a      	lsrs	r2, r3, #16
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f002 0204 	and.w	r2, r2, #4
 800508a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	69da      	ldr	r2, [r3, #28]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800509a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2201      	movs	r2, #1
 80050a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3708      	adds	r7, #8
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b08c      	sub	sp, #48	; 0x30
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
 80050c0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050c2:	2301      	movs	r3, #1
 80050c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80050c6:	2300      	movs	r3, #0
 80050c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d101      	bne.n	80050da <HAL_SPI_TransmitReceive+0x26>
 80050d6:	2302      	movs	r3, #2
 80050d8:	e18a      	b.n	80053f0 <HAL_SPI_TransmitReceive+0x33c>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050e2:	f7fe fd1d 	bl	8003b20 <HAL_GetTick>
 80050e6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80050f8:	887b      	ldrh	r3, [r7, #2]
 80050fa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005100:	2b01      	cmp	r3, #1
 8005102:	d00f      	beq.n	8005124 <HAL_SPI_TransmitReceive+0x70>
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800510a:	d107      	bne.n	800511c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d103      	bne.n	800511c <HAL_SPI_TransmitReceive+0x68>
 8005114:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005118:	2b04      	cmp	r3, #4
 800511a:	d003      	beq.n	8005124 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800511c:	2302      	movs	r3, #2
 800511e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005122:	e15b      	b.n	80053dc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d005      	beq.n	8005136 <HAL_SPI_TransmitReceive+0x82>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <HAL_SPI_TransmitReceive+0x82>
 8005130:	887b      	ldrh	r3, [r7, #2]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d103      	bne.n	800513e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800513c:	e14e      	b.n	80053dc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b04      	cmp	r3, #4
 8005148:	d003      	beq.n	8005152 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2205      	movs	r2, #5
 800514e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	887a      	ldrh	r2, [r7, #2]
 8005162:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	887a      	ldrh	r2, [r7, #2]
 8005168:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	68ba      	ldr	r2, [r7, #8]
 800516e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	887a      	ldrh	r2, [r7, #2]
 8005174:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	887a      	ldrh	r2, [r7, #2]
 800517a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005192:	2b40      	cmp	r3, #64	; 0x40
 8005194:	d007      	beq.n	80051a6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051ae:	d178      	bne.n	80052a2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d002      	beq.n	80051be <HAL_SPI_TransmitReceive+0x10a>
 80051b8:	8b7b      	ldrh	r3, [r7, #26]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d166      	bne.n	800528c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c2:	881a      	ldrh	r2, [r3, #0]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ce:	1c9a      	adds	r2, r3, #2
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051d8:	b29b      	uxth	r3, r3
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051e2:	e053      	b.n	800528c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d11b      	bne.n	800522a <HAL_SPI_TransmitReceive+0x176>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d016      	beq.n	800522a <HAL_SPI_TransmitReceive+0x176>
 80051fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d113      	bne.n	800522a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005206:	881a      	ldrh	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005212:	1c9a      	adds	r2, r3, #2
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800521c:	b29b      	uxth	r3, r3
 800521e:	3b01      	subs	r3, #1
 8005220:	b29a      	uxth	r2, r3
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005226:	2300      	movs	r3, #0
 8005228:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f003 0301 	and.w	r3, r3, #1
 8005234:	2b01      	cmp	r3, #1
 8005236:	d119      	bne.n	800526c <HAL_SPI_TransmitReceive+0x1b8>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800523c:	b29b      	uxth	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d014      	beq.n	800526c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68da      	ldr	r2, [r3, #12]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800524c:	b292      	uxth	r2, r2
 800524e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005254:	1c9a      	adds	r2, r3, #2
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800525e:	b29b      	uxth	r3, r3
 8005260:	3b01      	subs	r3, #1
 8005262:	b29a      	uxth	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005268:	2301      	movs	r3, #1
 800526a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800526c:	f7fe fc58 	bl	8003b20 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005278:	429a      	cmp	r2, r3
 800527a:	d807      	bhi.n	800528c <HAL_SPI_TransmitReceive+0x1d8>
 800527c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800527e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005282:	d003      	beq.n	800528c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800528a:	e0a7      	b.n	80053dc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005290:	b29b      	uxth	r3, r3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1a6      	bne.n	80051e4 <HAL_SPI_TransmitReceive+0x130>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800529a:	b29b      	uxth	r3, r3
 800529c:	2b00      	cmp	r3, #0
 800529e:	d1a1      	bne.n	80051e4 <HAL_SPI_TransmitReceive+0x130>
 80052a0:	e07c      	b.n	800539c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <HAL_SPI_TransmitReceive+0x1fc>
 80052aa:	8b7b      	ldrh	r3, [r7, #26]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d16b      	bne.n	8005388 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	330c      	adds	r3, #12
 80052ba:	7812      	ldrb	r2, [r2, #0]
 80052bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052d6:	e057      	b.n	8005388 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d11c      	bne.n	8005320 <HAL_SPI_TransmitReceive+0x26c>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d017      	beq.n	8005320 <HAL_SPI_TransmitReceive+0x26c>
 80052f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d114      	bne.n	8005320 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	330c      	adds	r3, #12
 8005300:	7812      	ldrb	r2, [r2, #0]
 8005302:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005308:	1c5a      	adds	r2, r3, #1
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005312:	b29b      	uxth	r3, r3
 8005314:	3b01      	subs	r3, #1
 8005316:	b29a      	uxth	r2, r3
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800531c:	2300      	movs	r3, #0
 800531e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b01      	cmp	r3, #1
 800532c:	d119      	bne.n	8005362 <HAL_SPI_TransmitReceive+0x2ae>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005332:	b29b      	uxth	r3, r3
 8005334:	2b00      	cmp	r3, #0
 8005336:	d014      	beq.n	8005362 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005342:	b2d2      	uxtb	r2, r2
 8005344:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005354:	b29b      	uxth	r3, r3
 8005356:	3b01      	subs	r3, #1
 8005358:	b29a      	uxth	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800535e:	2301      	movs	r3, #1
 8005360:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005362:	f7fe fbdd 	bl	8003b20 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800536e:	429a      	cmp	r2, r3
 8005370:	d803      	bhi.n	800537a <HAL_SPI_TransmitReceive+0x2c6>
 8005372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005378:	d102      	bne.n	8005380 <HAL_SPI_TransmitReceive+0x2cc>
 800537a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800537c:	2b00      	cmp	r3, #0
 800537e:	d103      	bne.n	8005388 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005386:	e029      	b.n	80053dc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800538c:	b29b      	uxth	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1a2      	bne.n	80052d8 <HAL_SPI_TransmitReceive+0x224>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005396:	b29b      	uxth	r3, r3
 8005398:	2b00      	cmp	r3, #0
 800539a:	d19d      	bne.n	80052d8 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800539c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800539e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 f8b1 	bl	8005508 <SPI_EndRxTxTransaction>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d006      	beq.n	80053ba <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2220      	movs	r2, #32
 80053b6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80053b8:	e010      	b.n	80053dc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10b      	bne.n	80053da <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053c2:	2300      	movs	r3, #0
 80053c4:	617b      	str	r3, [r7, #20]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	617b      	str	r3, [r7, #20]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	617b      	str	r3, [r7, #20]
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	e000      	b.n	80053dc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80053da:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80053ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3730      	adds	r7, #48	; 0x30
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	603b      	str	r3, [r7, #0]
 8005404:	4613      	mov	r3, r2
 8005406:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005408:	f7fe fb8a 	bl	8003b20 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005410:	1a9b      	subs	r3, r3, r2
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	4413      	add	r3, r2
 8005416:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005418:	f7fe fb82 	bl	8003b20 <HAL_GetTick>
 800541c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800541e:	4b39      	ldr	r3, [pc, #228]	; (8005504 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	015b      	lsls	r3, r3, #5
 8005424:	0d1b      	lsrs	r3, r3, #20
 8005426:	69fa      	ldr	r2, [r7, #28]
 8005428:	fb02 f303 	mul.w	r3, r2, r3
 800542c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800542e:	e054      	b.n	80054da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005436:	d050      	beq.n	80054da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005438:	f7fe fb72 	bl	8003b20 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	69fa      	ldr	r2, [r7, #28]
 8005444:	429a      	cmp	r2, r3
 8005446:	d902      	bls.n	800544e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d13d      	bne.n	80054ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	685a      	ldr	r2, [r3, #4]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800545c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005466:	d111      	bne.n	800548c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005470:	d004      	beq.n	800547c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800547a:	d107      	bne.n	800548c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800548a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005494:	d10f      	bne.n	80054b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e017      	b.n	80054fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d101      	bne.n	80054d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80054d0:	2300      	movs	r3, #0
 80054d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	3b01      	subs	r3, #1
 80054d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689a      	ldr	r2, [r3, #8]
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	4013      	ands	r3, r2
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	bf0c      	ite	eq
 80054ea:	2301      	moveq	r3, #1
 80054ec:	2300      	movne	r3, #0
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	461a      	mov	r2, r3
 80054f2:	79fb      	ldrb	r3, [r7, #7]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d19b      	bne.n	8005430 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3720      	adds	r7, #32
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	2000001c 	.word	0x2000001c

08005508 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b086      	sub	sp, #24
 800550c:	af02      	add	r7, sp, #8
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	2200      	movs	r2, #0
 800551c:	2180      	movs	r1, #128	; 0x80
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f7ff ff6a 	bl	80053f8 <SPI_WaitFlagStateUntilTimeout>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d007      	beq.n	800553a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800552e:	f043 0220 	orr.w	r2, r3, #32
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e000      	b.n	800553c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e041      	b.n	80055da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d106      	bne.n	8005570 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f839 	bl	80055e2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2202      	movs	r2, #2
 8005574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3304      	adds	r3, #4
 8005580:	4619      	mov	r1, r3
 8005582:	4610      	mov	r0, r2
 8005584:	f000 f9b4 	bl	80058f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3708      	adds	r7, #8
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}

080055e2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80055e2:	b480      	push	{r7}
 80055e4:	b083      	sub	sp, #12
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bc80      	pop	{r7}
 80055f2:	4770      	bx	lr

080055f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b01      	cmp	r3, #1
 8005606:	d001      	beq.n	800560c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e03a      	b.n	8005682 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68da      	ldr	r2, [r3, #12]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f042 0201 	orr.w	r2, r2, #1
 8005622:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a18      	ldr	r2, [pc, #96]	; (800568c <HAL_TIM_Base_Start_IT+0x98>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d00e      	beq.n	800564c <HAL_TIM_Base_Start_IT+0x58>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005636:	d009      	beq.n	800564c <HAL_TIM_Base_Start_IT+0x58>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a14      	ldr	r2, [pc, #80]	; (8005690 <HAL_TIM_Base_Start_IT+0x9c>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d004      	beq.n	800564c <HAL_TIM_Base_Start_IT+0x58>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a13      	ldr	r2, [pc, #76]	; (8005694 <HAL_TIM_Base_Start_IT+0xa0>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d111      	bne.n	8005670 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f003 0307 	and.w	r3, r3, #7
 8005656:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2b06      	cmp	r3, #6
 800565c:	d010      	beq.n	8005680 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f042 0201 	orr.w	r2, r2, #1
 800566c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800566e:	e007      	b.n	8005680 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3714      	adds	r7, #20
 8005686:	46bd      	mov	sp, r7
 8005688:	bc80      	pop	{r7}
 800568a:	4770      	bx	lr
 800568c:	40012c00 	.word	0x40012c00
 8005690:	40000400 	.word	0x40000400
 8005694:	40000800 	.word	0x40000800

08005698 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d122      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f003 0302 	and.w	r3, r3, #2
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d11b      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f06f 0202 	mvn.w	r2, #2
 80056c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	f003 0303 	and.w	r3, r3, #3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f8ed 	bl	80058ba <HAL_TIM_IC_CaptureCallback>
 80056e0:	e005      	b.n	80056ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f8e0 	bl	80058a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f8ef 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b04      	cmp	r3, #4
 8005700:	d122      	bne.n	8005748 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b04      	cmp	r3, #4
 800570e:	d11b      	bne.n	8005748 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f06f 0204 	mvn.w	r2, #4
 8005718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2202      	movs	r2, #2
 800571e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800572a:	2b00      	cmp	r3, #0
 800572c:	d003      	beq.n	8005736 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f8c3 	bl	80058ba <HAL_TIM_IC_CaptureCallback>
 8005734:	e005      	b.n	8005742 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f8b6 	bl	80058a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 f8c5 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f003 0308 	and.w	r3, r3, #8
 8005752:	2b08      	cmp	r3, #8
 8005754:	d122      	bne.n	800579c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	2b08      	cmp	r3, #8
 8005762:	d11b      	bne.n	800579c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f06f 0208 	mvn.w	r2, #8
 800576c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2204      	movs	r2, #4
 8005772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	f003 0303 	and.w	r3, r3, #3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f899 	bl	80058ba <HAL_TIM_IC_CaptureCallback>
 8005788:	e005      	b.n	8005796 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 f88c 	bl	80058a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f89b 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	f003 0310 	and.w	r3, r3, #16
 80057a6:	2b10      	cmp	r3, #16
 80057a8:	d122      	bne.n	80057f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f003 0310 	and.w	r3, r3, #16
 80057b4:	2b10      	cmp	r3, #16
 80057b6:	d11b      	bne.n	80057f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f06f 0210 	mvn.w	r2, #16
 80057c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2208      	movs	r2, #8
 80057c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f86f 	bl	80058ba <HAL_TIM_IC_CaptureCallback>
 80057dc:	e005      	b.n	80057ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f862 	bl	80058a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f871 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d10e      	bne.n	800581c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b01      	cmp	r3, #1
 800580a:	d107      	bne.n	800581c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0201 	mvn.w	r2, #1
 8005814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7fc fc62 	bl	80020e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005826:	2b80      	cmp	r3, #128	; 0x80
 8005828:	d10e      	bne.n	8005848 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005834:	2b80      	cmp	r3, #128	; 0x80
 8005836:	d107      	bne.n	8005848 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f8bf 	bl	80059c6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005852:	2b40      	cmp	r3, #64	; 0x40
 8005854:	d10e      	bne.n	8005874 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005860:	2b40      	cmp	r3, #64	; 0x40
 8005862:	d107      	bne.n	8005874 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800586c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f835 	bl	80058de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	f003 0320 	and.w	r3, r3, #32
 800587e:	2b20      	cmp	r3, #32
 8005880:	d10e      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	f003 0320 	and.w	r3, r3, #32
 800588c:	2b20      	cmp	r3, #32
 800588e:	d107      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f06f 0220 	mvn.w	r2, #32
 8005898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f88a 	bl	80059b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058a0:	bf00      	nop
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bc80      	pop	{r7}
 80058b8:	4770      	bx	lr

080058ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b083      	sub	sp, #12
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058c2:	bf00      	nop
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bc80      	pop	{r7}
 80058ca:	4770      	bx	lr

080058cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	bc80      	pop	{r7}
 80058dc:	4770      	bx	lr

080058de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058de:	b480      	push	{r7}
 80058e0:	b083      	sub	sp, #12
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058e6:	bf00      	nop
 80058e8:	370c      	adds	r7, #12
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bc80      	pop	{r7}
 80058ee:	4770      	bx	lr

080058f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a29      	ldr	r2, [pc, #164]	; (80059a8 <TIM_Base_SetConfig+0xb8>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d00b      	beq.n	8005920 <TIM_Base_SetConfig+0x30>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800590e:	d007      	beq.n	8005920 <TIM_Base_SetConfig+0x30>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a26      	ldr	r2, [pc, #152]	; (80059ac <TIM_Base_SetConfig+0xbc>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d003      	beq.n	8005920 <TIM_Base_SetConfig+0x30>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a25      	ldr	r2, [pc, #148]	; (80059b0 <TIM_Base_SetConfig+0xc0>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d108      	bne.n	8005932 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005926:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	4313      	orrs	r3, r2
 8005930:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a1c      	ldr	r2, [pc, #112]	; (80059a8 <TIM_Base_SetConfig+0xb8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d00b      	beq.n	8005952 <TIM_Base_SetConfig+0x62>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005940:	d007      	beq.n	8005952 <TIM_Base_SetConfig+0x62>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a19      	ldr	r2, [pc, #100]	; (80059ac <TIM_Base_SetConfig+0xbc>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d003      	beq.n	8005952 <TIM_Base_SetConfig+0x62>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a18      	ldr	r2, [pc, #96]	; (80059b0 <TIM_Base_SetConfig+0xc0>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d108      	bne.n	8005964 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	4313      	orrs	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	689a      	ldr	r2, [r3, #8]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a07      	ldr	r2, [pc, #28]	; (80059a8 <TIM_Base_SetConfig+0xb8>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d103      	bne.n	8005998 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	691a      	ldr	r2, [r3, #16]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	615a      	str	r2, [r3, #20]
}
 800599e:	bf00      	nop
 80059a0:	3714      	adds	r7, #20
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bc80      	pop	{r7}
 80059a6:	4770      	bx	lr
 80059a8:	40012c00 	.word	0x40012c00
 80059ac:	40000400 	.word	0x40000400
 80059b0:	40000800 	.word	0x40000800

080059b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059bc:	bf00      	nop
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bc80      	pop	{r7}
 80059c4:	4770      	bx	lr

080059c6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b083      	sub	sp, #12
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059ce:	bf00      	nop
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bc80      	pop	{r7}
 80059d6:	4770      	bx	lr

080059d8 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059de:	f3ef 8305 	mrs	r3, IPSR
 80059e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80059e4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10f      	bne.n	8005a0a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059ea:	f3ef 8310 	mrs	r3, PRIMASK
 80059ee:	607b      	str	r3, [r7, #4]
  return(result);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d109      	bne.n	8005a0a <osKernelInitialize+0x32>
 80059f6:	4b10      	ldr	r3, [pc, #64]	; (8005a38 <osKernelInitialize+0x60>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d109      	bne.n	8005a12 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80059fe:	f3ef 8311 	mrs	r3, BASEPRI
 8005a02:	603b      	str	r3, [r7, #0]
  return(result);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005a0a:	f06f 0305 	mvn.w	r3, #5
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	e00c      	b.n	8005a2c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a12:	4b09      	ldr	r3, [pc, #36]	; (8005a38 <osKernelInitialize+0x60>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d105      	bne.n	8005a26 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005a1a:	4b07      	ldr	r3, [pc, #28]	; (8005a38 <osKernelInitialize+0x60>)
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	e002      	b.n	8005a2c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005a26:	f04f 33ff 	mov.w	r3, #4294967295
 8005a2a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bc80      	pop	{r7}
 8005a36:	4770      	bx	lr
 8005a38:	20000274 	.word	0x20000274

08005a3c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a42:	f3ef 8305 	mrs	r3, IPSR
 8005a46:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a48:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10f      	bne.n	8005a6e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a4e:	f3ef 8310 	mrs	r3, PRIMASK
 8005a52:	607b      	str	r3, [r7, #4]
  return(result);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d109      	bne.n	8005a6e <osKernelStart+0x32>
 8005a5a:	4b11      	ldr	r3, [pc, #68]	; (8005aa0 <osKernelStart+0x64>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d109      	bne.n	8005a76 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005a62:	f3ef 8311 	mrs	r3, BASEPRI
 8005a66:	603b      	str	r3, [r7, #0]
  return(result);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <osKernelStart+0x3a>
    stat = osErrorISR;
 8005a6e:	f06f 0305 	mvn.w	r3, #5
 8005a72:	60fb      	str	r3, [r7, #12]
 8005a74:	e00e      	b.n	8005a94 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005a76:	4b0a      	ldr	r3, [pc, #40]	; (8005aa0 <osKernelStart+0x64>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d107      	bne.n	8005a8e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005a7e:	4b08      	ldr	r3, [pc, #32]	; (8005aa0 <osKernelStart+0x64>)
 8005a80:	2202      	movs	r2, #2
 8005a82:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005a84:	f001 f864 	bl	8006b50 <vTaskStartScheduler>
      stat = osOK;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	e002      	b.n	8005a94 <osKernelStart+0x58>
    } else {
      stat = osError;
 8005a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a92:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005a94:	68fb      	ldr	r3, [r7, #12]
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	20000274 	.word	0x20000274

08005aa4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b092      	sub	sp, #72	; 0x48
 8005aa8:	af04      	add	r7, sp, #16
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ab4:	f3ef 8305 	mrs	r3, IPSR
 8005ab8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f040 8094 	bne.w	8005bea <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ac2:	f3ef 8310 	mrs	r3, PRIMASK
 8005ac6:	623b      	str	r3, [r7, #32]
  return(result);
 8005ac8:	6a3b      	ldr	r3, [r7, #32]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f040 808d 	bne.w	8005bea <osThreadNew+0x146>
 8005ad0:	4b48      	ldr	r3, [pc, #288]	; (8005bf4 <osThreadNew+0x150>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d106      	bne.n	8005ae6 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005ad8:	f3ef 8311 	mrs	r3, BASEPRI
 8005adc:	61fb      	str	r3, [r7, #28]
  return(result);
 8005ade:	69fb      	ldr	r3, [r7, #28]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f040 8082 	bne.w	8005bea <osThreadNew+0x146>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d07e      	beq.n	8005bea <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005aec:	2380      	movs	r3, #128	; 0x80
 8005aee:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005af0:	2318      	movs	r3, #24
 8005af2:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8005af4:	2300      	movs	r3, #0
 8005af6:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005af8:	f107 031b 	add.w	r3, r7, #27
 8005afc:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8005afe:	f04f 33ff 	mov.w	r3, #4294967295
 8005b02:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d045      	beq.n	8005b96 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d002      	beq.n	8005b18 <osThreadNew+0x74>
        name = attr->name;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d002      	beq.n	8005b26 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	699b      	ldr	r3, [r3, #24]
 8005b24:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d008      	beq.n	8005b3e <osThreadNew+0x9a>
 8005b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b2e:	2b38      	cmp	r3, #56	; 0x38
 8005b30:	d805      	bhi.n	8005b3e <osThreadNew+0x9a>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <osThreadNew+0x9e>
        return (NULL);
 8005b3e:	2300      	movs	r3, #0
 8005b40:	e054      	b.n	8005bec <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	695b      	ldr	r3, [r3, #20]
 8005b4e:	089b      	lsrs	r3, r3, #2
 8005b50:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00e      	beq.n	8005b78 <osThreadNew+0xd4>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	2b5b      	cmp	r3, #91	; 0x5b
 8005b60:	d90a      	bls.n	8005b78 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d006      	beq.n	8005b78 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d002      	beq.n	8005b78 <osThreadNew+0xd4>
        mem = 1;
 8005b72:	2301      	movs	r3, #1
 8005b74:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b76:	e010      	b.n	8005b9a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10c      	bne.n	8005b9a <osThreadNew+0xf6>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d108      	bne.n	8005b9a <osThreadNew+0xf6>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d104      	bne.n	8005b9a <osThreadNew+0xf6>
          mem = 0;
 8005b90:	2300      	movs	r3, #0
 8005b92:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b94:	e001      	b.n	8005b9a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005b96:	2300      	movs	r3, #0
 8005b98:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d110      	bne.n	8005bc2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005ba8:	9202      	str	r2, [sp, #8]
 8005baa:	9301      	str	r3, [sp, #4]
 8005bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bb4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f000 fe02 	bl	80067c0 <xTaskCreateStatic>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	617b      	str	r3, [r7, #20]
 8005bc0:	e013      	b.n	8005bea <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8005bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d110      	bne.n	8005bea <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	f107 0314 	add.w	r3, r7, #20
 8005bd0:	9301      	str	r3, [sp, #4]
 8005bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd4:	9300      	str	r3, [sp, #0]
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f000 fe49 	bl	8006872 <xTaskCreate>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d001      	beq.n	8005bea <osThreadNew+0x146>
          hTask = NULL;
 8005be6:	2300      	movs	r3, #0
 8005be8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005bea:	697b      	ldr	r3, [r7, #20]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3738      	adds	r7, #56	; 0x38
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	20000274 	.word	0x20000274

08005bf8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b086      	sub	sp, #24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c00:	f3ef 8305 	mrs	r3, IPSR
 8005c04:	613b      	str	r3, [r7, #16]
  return(result);
 8005c06:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10f      	bne.n	8005c2c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c0c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c10:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d109      	bne.n	8005c2c <osDelay+0x34>
 8005c18:	4b0d      	ldr	r3, [pc, #52]	; (8005c50 <osDelay+0x58>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d109      	bne.n	8005c34 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005c20:	f3ef 8311 	mrs	r3, BASEPRI
 8005c24:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <osDelay+0x3c>
    stat = osErrorISR;
 8005c2c:	f06f 0305 	mvn.w	r3, #5
 8005c30:	617b      	str	r3, [r7, #20]
 8005c32:	e007      	b.n	8005c44 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d002      	beq.n	8005c44 <osDelay+0x4c>
      vTaskDelay(ticks);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 ff52 	bl	8006ae8 <vTaskDelay>
    }
  }

  return (stat);
 8005c44:	697b      	ldr	r3, [r7, #20]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20000274 	.word	0x20000274

08005c54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	4a06      	ldr	r2, [pc, #24]	; (8005c7c <vApplicationGetIdleTaskMemory+0x28>)
 8005c64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	4a05      	ldr	r2, [pc, #20]	; (8005c80 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2280      	movs	r2, #128	; 0x80
 8005c70:	601a      	str	r2, [r3, #0]
}
 8005c72:	bf00      	nop
 8005c74:	3714      	adds	r7, #20
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bc80      	pop	{r7}
 8005c7a:	4770      	bx	lr
 8005c7c:	20000278 	.word	0x20000278
 8005c80:	200002d4 	.word	0x200002d4

08005c84 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	4a07      	ldr	r2, [pc, #28]	; (8005cb0 <vApplicationGetTimerTaskMemory+0x2c>)
 8005c94:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	4a06      	ldr	r2, [pc, #24]	; (8005cb4 <vApplicationGetTimerTaskMemory+0x30>)
 8005c9a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ca2:	601a      	str	r2, [r3, #0]
}
 8005ca4:	bf00      	nop
 8005ca6:	3714      	adds	r7, #20
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bc80      	pop	{r7}
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	200004d4 	.word	0x200004d4
 8005cb4:	20000530 	.word	0x20000530

08005cb8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f103 0208 	add.w	r2, r3, #8
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f103 0208 	add.w	r2, r3, #8
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f103 0208 	add.w	r2, r3, #8
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bc80      	pop	{r7}
 8005cf4:	4770      	bx	lr

08005cf6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	b083      	sub	sp, #12
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bc80      	pop	{r7}
 8005d0c:	4770      	bx	lr

08005d0e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b085      	sub	sp, #20
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
 8005d16:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	689a      	ldr	r2, [r3, #8]
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	683a      	ldr	r2, [r7, #0]
 8005d32:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	601a      	str	r2, [r3, #0]
}
 8005d4a:	bf00      	nop
 8005d4c:	3714      	adds	r7, #20
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bc80      	pop	{r7}
 8005d52:	4770      	bx	lr

08005d54 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6a:	d103      	bne.n	8005d74 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	60fb      	str	r3, [r7, #12]
 8005d72:	e00c      	b.n	8005d8e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	3308      	adds	r3, #8
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	e002      	b.n	8005d82 <vListInsert+0x2e>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	60fb      	str	r3, [r7, #12]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d2f6      	bcs.n	8005d7c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	683a      	ldr	r2, [r7, #0]
 8005d9c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	1c5a      	adds	r2, r3, #1
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	601a      	str	r2, [r3, #0]
}
 8005dba:	bf00      	nop
 8005dbc:	3714      	adds	r7, #20
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bc80      	pop	{r7}
 8005dc2:	4770      	bx	lr

08005dc4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	6892      	ldr	r2, [r2, #8]
 8005dda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	6852      	ldr	r2, [r2, #4]
 8005de4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d103      	bne.n	8005df8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	689a      	ldr	r2, [r3, #8]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	1e5a      	subs	r2, r3, #1
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3714      	adds	r7, #20
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr
	...

08005e18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d109      	bne.n	8005e40 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e30:	f383 8811 	msr	BASEPRI, r3
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	60bb      	str	r3, [r7, #8]
 8005e3e:	e7fe      	b.n	8005e3e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8005e40:	f001 ff9a 	bl	8007d78 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e4c:	68f9      	ldr	r1, [r7, #12]
 8005e4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005e50:	fb01 f303 	mul.w	r3, r1, r3
 8005e54:	441a      	add	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e70:	3b01      	subs	r3, #1
 8005e72:	68f9      	ldr	r1, [r7, #12]
 8005e74:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005e76:	fb01 f303 	mul.w	r3, r1, r3
 8005e7a:	441a      	add	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	22ff      	movs	r2, #255	; 0xff
 8005e84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	22ff      	movs	r2, #255	; 0xff
 8005e8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d114      	bne.n	8005ec0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d01a      	beq.n	8005ed4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	3310      	adds	r3, #16
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f001 f8d8 	bl	8007058 <xTaskRemoveFromEventList>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d012      	beq.n	8005ed4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005eae:	4b0d      	ldr	r3, [pc, #52]	; (8005ee4 <xQueueGenericReset+0xcc>)
 8005eb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eb4:	601a      	str	r2, [r3, #0]
 8005eb6:	f3bf 8f4f 	dsb	sy
 8005eba:	f3bf 8f6f 	isb	sy
 8005ebe:	e009      	b.n	8005ed4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	3310      	adds	r3, #16
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7ff fef7 	bl	8005cb8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	3324      	adds	r3, #36	; 0x24
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7ff fef2 	bl	8005cb8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005ed4:	f001 ff7e 	bl	8007dd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005ed8:	2301      	movs	r3, #1
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3710      	adds	r7, #16
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	e000ed04 	.word	0xe000ed04

08005ee8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b08e      	sub	sp, #56	; 0x38
 8005eec:	af02      	add	r7, sp, #8
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	607a      	str	r2, [r7, #4]
 8005ef4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d109      	bne.n	8005f10 <xQueueGenericCreateStatic+0x28>
 8005efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f00:	f383 8811 	msr	BASEPRI, r3
 8005f04:	f3bf 8f6f 	isb	sy
 8005f08:	f3bf 8f4f 	dsb	sy
 8005f0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f0e:	e7fe      	b.n	8005f0e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d109      	bne.n	8005f2a <xQueueGenericCreateStatic+0x42>
 8005f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
 8005f26:	627b      	str	r3, [r7, #36]	; 0x24
 8005f28:	e7fe      	b.n	8005f28 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <xQueueGenericCreateStatic+0x4e>
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <xQueueGenericCreateStatic+0x52>
 8005f36:	2301      	movs	r3, #1
 8005f38:	e000      	b.n	8005f3c <xQueueGenericCreateStatic+0x54>
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d109      	bne.n	8005f54 <xQueueGenericCreateStatic+0x6c>
 8005f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	623b      	str	r3, [r7, #32]
 8005f52:	e7fe      	b.n	8005f52 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d102      	bne.n	8005f60 <xQueueGenericCreateStatic+0x78>
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d101      	bne.n	8005f64 <xQueueGenericCreateStatic+0x7c>
 8005f60:	2301      	movs	r3, #1
 8005f62:	e000      	b.n	8005f66 <xQueueGenericCreateStatic+0x7e>
 8005f64:	2300      	movs	r3, #0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d109      	bne.n	8005f7e <xQueueGenericCreateStatic+0x96>
 8005f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f6e:	f383 8811 	msr	BASEPRI, r3
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	f3bf 8f4f 	dsb	sy
 8005f7a:	61fb      	str	r3, [r7, #28]
 8005f7c:	e7fe      	b.n	8005f7c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f7e:	2350      	movs	r3, #80	; 0x50
 8005f80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	2b50      	cmp	r3, #80	; 0x50
 8005f86:	d009      	beq.n	8005f9c <xQueueGenericCreateStatic+0xb4>
 8005f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f8c:	f383 8811 	msr	BASEPRI, r3
 8005f90:	f3bf 8f6f 	isb	sy
 8005f94:	f3bf 8f4f 	dsb	sy
 8005f98:	61bb      	str	r3, [r7, #24]
 8005f9a:	e7fe      	b.n	8005f9a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00d      	beq.n	8005fc2 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa8:	2201      	movs	r2, #1
 8005faa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005fae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb4:	9300      	str	r3, [sp, #0]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	68b9      	ldr	r1, [r7, #8]
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f000 f805 	bl	8005fcc <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3730      	adds	r7, #48	; 0x30
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
 8005fd8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d103      	bne.n	8005fe8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	601a      	str	r2, [r3, #0]
 8005fe6:	e002      	b.n	8005fee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fe8:	69bb      	ldr	r3, [r7, #24]
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ffa:	2101      	movs	r1, #1
 8005ffc:	69b8      	ldr	r0, [r7, #24]
 8005ffe:	f7ff ff0b 	bl	8005e18 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	78fa      	ldrb	r2, [r7, #3]
 8006006:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800600a:	bf00      	nop
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
	...

08006014 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b08e      	sub	sp, #56	; 0x38
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
 8006020:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006022:	2300      	movs	r3, #0
 8006024:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800602a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602c:	2b00      	cmp	r3, #0
 800602e:	d109      	bne.n	8006044 <xQueueGenericSend+0x30>
 8006030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006034:	f383 8811 	msr	BASEPRI, r3
 8006038:	f3bf 8f6f 	isb	sy
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	62bb      	str	r3, [r7, #40]	; 0x28
 8006042:	e7fe      	b.n	8006042 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d103      	bne.n	8006052 <xQueueGenericSend+0x3e>
 800604a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <xQueueGenericSend+0x42>
 8006052:	2301      	movs	r3, #1
 8006054:	e000      	b.n	8006058 <xQueueGenericSend+0x44>
 8006056:	2300      	movs	r3, #0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d109      	bne.n	8006070 <xQueueGenericSend+0x5c>
 800605c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006060:	f383 8811 	msr	BASEPRI, r3
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	627b      	str	r3, [r7, #36]	; 0x24
 800606e:	e7fe      	b.n	800606e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	2b02      	cmp	r3, #2
 8006074:	d103      	bne.n	800607e <xQueueGenericSend+0x6a>
 8006076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800607a:	2b01      	cmp	r3, #1
 800607c:	d101      	bne.n	8006082 <xQueueGenericSend+0x6e>
 800607e:	2301      	movs	r3, #1
 8006080:	e000      	b.n	8006084 <xQueueGenericSend+0x70>
 8006082:	2300      	movs	r3, #0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d109      	bne.n	800609c <xQueueGenericSend+0x88>
 8006088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800608c:	f383 8811 	msr	BASEPRI, r3
 8006090:	f3bf 8f6f 	isb	sy
 8006094:	f3bf 8f4f 	dsb	sy
 8006098:	623b      	str	r3, [r7, #32]
 800609a:	e7fe      	b.n	800609a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800609c:	f001 f996 	bl	80073cc <xTaskGetSchedulerState>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d102      	bne.n	80060ac <xQueueGenericSend+0x98>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d101      	bne.n	80060b0 <xQueueGenericSend+0x9c>
 80060ac:	2301      	movs	r3, #1
 80060ae:	e000      	b.n	80060b2 <xQueueGenericSend+0x9e>
 80060b0:	2300      	movs	r3, #0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d109      	bne.n	80060ca <xQueueGenericSend+0xb6>
 80060b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ba:	f383 8811 	msr	BASEPRI, r3
 80060be:	f3bf 8f6f 	isb	sy
 80060c2:	f3bf 8f4f 	dsb	sy
 80060c6:	61fb      	str	r3, [r7, #28]
 80060c8:	e7fe      	b.n	80060c8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80060ca:	f001 fe55 	bl	8007d78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d302      	bcc.n	80060e0 <xQueueGenericSend+0xcc>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d129      	bne.n	8006134 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	68b9      	ldr	r1, [r7, #8]
 80060e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060e6:	f000 f9ff 	bl	80064e8 <prvCopyDataToQueue>
 80060ea:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d010      	beq.n	8006116 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060f6:	3324      	adds	r3, #36	; 0x24
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 ffad 	bl	8007058 <xTaskRemoveFromEventList>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d013      	beq.n	800612c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006104:	4b3f      	ldr	r3, [pc, #252]	; (8006204 <xQueueGenericSend+0x1f0>)
 8006106:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	f3bf 8f6f 	isb	sy
 8006114:	e00a      	b.n	800612c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006118:	2b00      	cmp	r3, #0
 800611a:	d007      	beq.n	800612c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800611c:	4b39      	ldr	r3, [pc, #228]	; (8006204 <xQueueGenericSend+0x1f0>)
 800611e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	f3bf 8f4f 	dsb	sy
 8006128:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800612c:	f001 fe52 	bl	8007dd4 <vPortExitCritical>
				return pdPASS;
 8006130:	2301      	movs	r3, #1
 8006132:	e063      	b.n	80061fc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d103      	bne.n	8006142 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800613a:	f001 fe4b 	bl	8007dd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800613e:	2300      	movs	r3, #0
 8006140:	e05c      	b.n	80061fc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006144:	2b00      	cmp	r3, #0
 8006146:	d106      	bne.n	8006156 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006148:	f107 0314 	add.w	r3, r7, #20
 800614c:	4618      	mov	r0, r3
 800614e:	f000 ffe5 	bl	800711c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006152:	2301      	movs	r3, #1
 8006154:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006156:	f001 fe3d 	bl	8007dd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800615a:	f000 fd5d 	bl	8006c18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800615e:	f001 fe0b 	bl	8007d78 <vPortEnterCritical>
 8006162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006164:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006168:	b25b      	sxtb	r3, r3
 800616a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616e:	d103      	bne.n	8006178 <xQueueGenericSend+0x164>
 8006170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006172:	2200      	movs	r2, #0
 8006174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800617e:	b25b      	sxtb	r3, r3
 8006180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006184:	d103      	bne.n	800618e <xQueueGenericSend+0x17a>
 8006186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006188:	2200      	movs	r2, #0
 800618a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800618e:	f001 fe21 	bl	8007dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006192:	1d3a      	adds	r2, r7, #4
 8006194:	f107 0314 	add.w	r3, r7, #20
 8006198:	4611      	mov	r1, r2
 800619a:	4618      	mov	r0, r3
 800619c:	f000 ffd4 	bl	8007148 <xTaskCheckForTimeOut>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d124      	bne.n	80061f0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80061a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061a8:	f000 fa96 	bl	80066d8 <prvIsQueueFull>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d018      	beq.n	80061e4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80061b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b4:	3310      	adds	r3, #16
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	4611      	mov	r1, r2
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 fefe 	bl	8006fbc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80061c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061c2:	f000 fa21 	bl	8006608 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80061c6:	f000 fd35 	bl	8006c34 <xTaskResumeAll>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f47f af7c 	bne.w	80060ca <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80061d2:	4b0c      	ldr	r3, [pc, #48]	; (8006204 <xQueueGenericSend+0x1f0>)
 80061d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061d8:	601a      	str	r2, [r3, #0]
 80061da:	f3bf 8f4f 	dsb	sy
 80061de:	f3bf 8f6f 	isb	sy
 80061e2:	e772      	b.n	80060ca <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80061e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061e6:	f000 fa0f 	bl	8006608 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80061ea:	f000 fd23 	bl	8006c34 <xTaskResumeAll>
 80061ee:	e76c      	b.n	80060ca <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80061f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061f2:	f000 fa09 	bl	8006608 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061f6:	f000 fd1d 	bl	8006c34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80061fa:	2300      	movs	r3, #0
		}
	}
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3738      	adds	r7, #56	; 0x38
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}
 8006204:	e000ed04 	.word	0xe000ed04

08006208 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b08e      	sub	sp, #56	; 0x38
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]
 8006214:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800621a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621c:	2b00      	cmp	r3, #0
 800621e:	d109      	bne.n	8006234 <xQueueGenericSendFromISR+0x2c>
 8006220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006224:	f383 8811 	msr	BASEPRI, r3
 8006228:	f3bf 8f6f 	isb	sy
 800622c:	f3bf 8f4f 	dsb	sy
 8006230:	627b      	str	r3, [r7, #36]	; 0x24
 8006232:	e7fe      	b.n	8006232 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d103      	bne.n	8006242 <xQueueGenericSendFromISR+0x3a>
 800623a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800623c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <xQueueGenericSendFromISR+0x3e>
 8006242:	2301      	movs	r3, #1
 8006244:	e000      	b.n	8006248 <xQueueGenericSendFromISR+0x40>
 8006246:	2300      	movs	r3, #0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d109      	bne.n	8006260 <xQueueGenericSendFromISR+0x58>
 800624c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006250:	f383 8811 	msr	BASEPRI, r3
 8006254:	f3bf 8f6f 	isb	sy
 8006258:	f3bf 8f4f 	dsb	sy
 800625c:	623b      	str	r3, [r7, #32]
 800625e:	e7fe      	b.n	800625e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	2b02      	cmp	r3, #2
 8006264:	d103      	bne.n	800626e <xQueueGenericSendFromISR+0x66>
 8006266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800626a:	2b01      	cmp	r3, #1
 800626c:	d101      	bne.n	8006272 <xQueueGenericSendFromISR+0x6a>
 800626e:	2301      	movs	r3, #1
 8006270:	e000      	b.n	8006274 <xQueueGenericSendFromISR+0x6c>
 8006272:	2300      	movs	r3, #0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d109      	bne.n	800628c <xQueueGenericSendFromISR+0x84>
 8006278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800627c:	f383 8811 	msr	BASEPRI, r3
 8006280:	f3bf 8f6f 	isb	sy
 8006284:	f3bf 8f4f 	dsb	sy
 8006288:	61fb      	str	r3, [r7, #28]
 800628a:	e7fe      	b.n	800628a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800628c:	f001 fe2e 	bl	8007eec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006290:	f3ef 8211 	mrs	r2, BASEPRI
 8006294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006298:	f383 8811 	msr	BASEPRI, r3
 800629c:	f3bf 8f6f 	isb	sy
 80062a0:	f3bf 8f4f 	dsb	sy
 80062a4:	61ba      	str	r2, [r7, #24]
 80062a6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80062a8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80062aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80062ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d302      	bcc.n	80062be <xQueueGenericSendFromISR+0xb6>
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d12c      	bne.n	8006318 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80062be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80062c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	68b9      	ldr	r1, [r7, #8]
 80062cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062ce:	f000 f90b 	bl	80064e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80062d2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80062d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062da:	d112      	bne.n	8006302 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d016      	beq.n	8006312 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e6:	3324      	adds	r3, #36	; 0x24
 80062e8:	4618      	mov	r0, r3
 80062ea:	f000 feb5 	bl	8007058 <xTaskRemoveFromEventList>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00e      	beq.n	8006312 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00b      	beq.n	8006312 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	601a      	str	r2, [r3, #0]
 8006300:	e007      	b.n	8006312 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006302:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006306:	3301      	adds	r3, #1
 8006308:	b2db      	uxtb	r3, r3
 800630a:	b25a      	sxtb	r2, r3
 800630c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800630e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006312:	2301      	movs	r3, #1
 8006314:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006316:	e001      	b.n	800631c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006318:	2300      	movs	r3, #0
 800631a:	637b      	str	r3, [r7, #52]	; 0x34
 800631c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800631e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006328:	4618      	mov	r0, r3
 800632a:	3738      	adds	r7, #56	; 0x38
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b08c      	sub	sp, #48	; 0x30
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800633c:	2300      	movs	r3, #0
 800633e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006346:	2b00      	cmp	r3, #0
 8006348:	d109      	bne.n	800635e <xQueueReceive+0x2e>
	__asm volatile
 800634a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	623b      	str	r3, [r7, #32]
 800635c:	e7fe      	b.n	800635c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d103      	bne.n	800636c <xQueueReceive+0x3c>
 8006364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006368:	2b00      	cmp	r3, #0
 800636a:	d101      	bne.n	8006370 <xQueueReceive+0x40>
 800636c:	2301      	movs	r3, #1
 800636e:	e000      	b.n	8006372 <xQueueReceive+0x42>
 8006370:	2300      	movs	r3, #0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d109      	bne.n	800638a <xQueueReceive+0x5a>
 8006376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800637a:	f383 8811 	msr	BASEPRI, r3
 800637e:	f3bf 8f6f 	isb	sy
 8006382:	f3bf 8f4f 	dsb	sy
 8006386:	61fb      	str	r3, [r7, #28]
 8006388:	e7fe      	b.n	8006388 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800638a:	f001 f81f 	bl	80073cc <xTaskGetSchedulerState>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d102      	bne.n	800639a <xQueueReceive+0x6a>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <xQueueReceive+0x6e>
 800639a:	2301      	movs	r3, #1
 800639c:	e000      	b.n	80063a0 <xQueueReceive+0x70>
 800639e:	2300      	movs	r3, #0
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d109      	bne.n	80063b8 <xQueueReceive+0x88>
 80063a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a8:	f383 8811 	msr	BASEPRI, r3
 80063ac:	f3bf 8f6f 	isb	sy
 80063b0:	f3bf 8f4f 	dsb	sy
 80063b4:	61bb      	str	r3, [r7, #24]
 80063b6:	e7fe      	b.n	80063b6 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80063b8:	f001 fcde 	bl	8007d78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d01f      	beq.n	8006408 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80063c8:	68b9      	ldr	r1, [r7, #8]
 80063ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063cc:	f000 f8f6 	bl	80065bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80063d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d2:	1e5a      	subs	r2, r3, #1
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00f      	beq.n	8006400 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063e2:	3310      	adds	r3, #16
 80063e4:	4618      	mov	r0, r3
 80063e6:	f000 fe37 	bl	8007058 <xTaskRemoveFromEventList>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d007      	beq.n	8006400 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80063f0:	4b3c      	ldr	r3, [pc, #240]	; (80064e4 <xQueueReceive+0x1b4>)
 80063f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063f6:	601a      	str	r2, [r3, #0]
 80063f8:	f3bf 8f4f 	dsb	sy
 80063fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006400:	f001 fce8 	bl	8007dd4 <vPortExitCritical>
				return pdPASS;
 8006404:	2301      	movs	r3, #1
 8006406:	e069      	b.n	80064dc <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d103      	bne.n	8006416 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800640e:	f001 fce1 	bl	8007dd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006412:	2300      	movs	r3, #0
 8006414:	e062      	b.n	80064dc <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006418:	2b00      	cmp	r3, #0
 800641a:	d106      	bne.n	800642a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800641c:	f107 0310 	add.w	r3, r7, #16
 8006420:	4618      	mov	r0, r3
 8006422:	f000 fe7b 	bl	800711c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006426:	2301      	movs	r3, #1
 8006428:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800642a:	f001 fcd3 	bl	8007dd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800642e:	f000 fbf3 	bl	8006c18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006432:	f001 fca1 	bl	8007d78 <vPortEnterCritical>
 8006436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006438:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800643c:	b25b      	sxtb	r3, r3
 800643e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006442:	d103      	bne.n	800644c <xQueueReceive+0x11c>
 8006444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006446:	2200      	movs	r2, #0
 8006448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800644c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800644e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006452:	b25b      	sxtb	r3, r3
 8006454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006458:	d103      	bne.n	8006462 <xQueueReceive+0x132>
 800645a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006462:	f001 fcb7 	bl	8007dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006466:	1d3a      	adds	r2, r7, #4
 8006468:	f107 0310 	add.w	r3, r7, #16
 800646c:	4611      	mov	r1, r2
 800646e:	4618      	mov	r0, r3
 8006470:	f000 fe6a 	bl	8007148 <xTaskCheckForTimeOut>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d123      	bne.n	80064c2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800647a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800647c:	f000 f916 	bl	80066ac <prvIsQueueEmpty>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d017      	beq.n	80064b6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006488:	3324      	adds	r3, #36	; 0x24
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	4611      	mov	r1, r2
 800648e:	4618      	mov	r0, r3
 8006490:	f000 fd94 	bl	8006fbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006494:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006496:	f000 f8b7 	bl	8006608 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800649a:	f000 fbcb 	bl	8006c34 <xTaskResumeAll>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d189      	bne.n	80063b8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80064a4:	4b0f      	ldr	r3, [pc, #60]	; (80064e4 <xQueueReceive+0x1b4>)
 80064a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064aa:	601a      	str	r2, [r3, #0]
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	f3bf 8f6f 	isb	sy
 80064b4:	e780      	b.n	80063b8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80064b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064b8:	f000 f8a6 	bl	8006608 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80064bc:	f000 fbba 	bl	8006c34 <xTaskResumeAll>
 80064c0:	e77a      	b.n	80063b8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80064c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064c4:	f000 f8a0 	bl	8006608 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80064c8:	f000 fbb4 	bl	8006c34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064ce:	f000 f8ed 	bl	80066ac <prvIsQueueEmpty>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f43f af6f 	beq.w	80063b8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3730      	adds	r7, #48	; 0x30
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	e000ed04 	.word	0xe000ed04

080064e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b086      	sub	sp, #24
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80064f4:	2300      	movs	r3, #0
 80064f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006502:	2b00      	cmp	r3, #0
 8006504:	d10d      	bne.n	8006522 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d14d      	bne.n	80065aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	4618      	mov	r0, r3
 8006514:	f000 ff78 	bl	8007408 <xTaskPriorityDisinherit>
 8006518:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2200      	movs	r2, #0
 800651e:	605a      	str	r2, [r3, #4]
 8006520:	e043      	b.n	80065aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d119      	bne.n	800655c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6898      	ldr	r0, [r3, #8]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006530:	461a      	mov	r2, r3
 8006532:	68b9      	ldr	r1, [r7, #8]
 8006534:	f001 ff27 	bl	8008386 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	689a      	ldr	r2, [r3, #8]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006540:	441a      	add	r2, r3
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	689a      	ldr	r2, [r3, #8]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	429a      	cmp	r2, r3
 8006550:	d32b      	bcc.n	80065aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	609a      	str	r2, [r3, #8]
 800655a:	e026      	b.n	80065aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	68d8      	ldr	r0, [r3, #12]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006564:	461a      	mov	r2, r3
 8006566:	68b9      	ldr	r1, [r7, #8]
 8006568:	f001 ff0d 	bl	8008386 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	68da      	ldr	r2, [r3, #12]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006574:	425b      	negs	r3, r3
 8006576:	441a      	add	r2, r3
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	429a      	cmp	r2, r3
 8006586:	d207      	bcs.n	8006598 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	685a      	ldr	r2, [r3, #4]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006590:	425b      	negs	r3, r3
 8006592:	441a      	add	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d105      	bne.n	80065aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d002      	beq.n	80065aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	3b01      	subs	r3, #1
 80065a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	1c5a      	adds	r2, r3, #1
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80065b2:	697b      	ldr	r3, [r7, #20]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3718      	adds	r7, #24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b082      	sub	sp, #8
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d018      	beq.n	8006600 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	68da      	ldr	r2, [r3, #12]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d6:	441a      	add	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	68da      	ldr	r2, [r3, #12]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d303      	bcc.n	80065f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	68d9      	ldr	r1, [r3, #12]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f8:	461a      	mov	r2, r3
 80065fa:	6838      	ldr	r0, [r7, #0]
 80065fc:	f001 fec3 	bl	8008386 <memcpy>
	}
}
 8006600:	bf00      	nop
 8006602:	3708      	adds	r7, #8
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006610:	f001 fbb2 	bl	8007d78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800661a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800661c:	e011      	b.n	8006642 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006622:	2b00      	cmp	r3, #0
 8006624:	d012      	beq.n	800664c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	3324      	adds	r3, #36	; 0x24
 800662a:	4618      	mov	r0, r3
 800662c:	f000 fd14 	bl	8007058 <xTaskRemoveFromEventList>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006636:	f000 fde7 	bl	8007208 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800663a:	7bfb      	ldrb	r3, [r7, #15]
 800663c:	3b01      	subs	r3, #1
 800663e:	b2db      	uxtb	r3, r3
 8006640:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006646:	2b00      	cmp	r3, #0
 8006648:	dce9      	bgt.n	800661e <prvUnlockQueue+0x16>
 800664a:	e000      	b.n	800664e <prvUnlockQueue+0x46>
					break;
 800664c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	22ff      	movs	r2, #255	; 0xff
 8006652:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006656:	f001 fbbd 	bl	8007dd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800665a:	f001 fb8d 	bl	8007d78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006664:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006666:	e011      	b.n	800668c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d012      	beq.n	8006696 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	3310      	adds	r3, #16
 8006674:	4618      	mov	r0, r3
 8006676:	f000 fcef 	bl	8007058 <xTaskRemoveFromEventList>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d001      	beq.n	8006684 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006680:	f000 fdc2 	bl	8007208 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006684:	7bbb      	ldrb	r3, [r7, #14]
 8006686:	3b01      	subs	r3, #1
 8006688:	b2db      	uxtb	r3, r3
 800668a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800668c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006690:	2b00      	cmp	r3, #0
 8006692:	dce9      	bgt.n	8006668 <prvUnlockQueue+0x60>
 8006694:	e000      	b.n	8006698 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006696:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	22ff      	movs	r2, #255	; 0xff
 800669c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80066a0:	f001 fb98 	bl	8007dd4 <vPortExitCritical>
}
 80066a4:	bf00      	nop
 80066a6:	3710      	adds	r7, #16
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066b4:	f001 fb60 	bl	8007d78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d102      	bne.n	80066c6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80066c0:	2301      	movs	r3, #1
 80066c2:	60fb      	str	r3, [r7, #12]
 80066c4:	e001      	b.n	80066ca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80066c6:	2300      	movs	r3, #0
 80066c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066ca:	f001 fb83 	bl	8007dd4 <vPortExitCritical>

	return xReturn;
 80066ce:	68fb      	ldr	r3, [r7, #12]
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066e0:	f001 fb4a 	bl	8007d78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d102      	bne.n	80066f6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80066f0:	2301      	movs	r3, #1
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	e001      	b.n	80066fa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80066f6:	2300      	movs	r3, #0
 80066f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066fa:	f001 fb6b 	bl	8007dd4 <vPortExitCritical>

	return xReturn;
 80066fe:	68fb      	ldr	r3, [r7, #12]
}
 8006700:	4618      	mov	r0, r3
 8006702:	3710      	adds	r7, #16
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006712:	2300      	movs	r3, #0
 8006714:	60fb      	str	r3, [r7, #12]
 8006716:	e014      	b.n	8006742 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006718:	4a0e      	ldr	r2, [pc, #56]	; (8006754 <vQueueAddToRegistry+0x4c>)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10b      	bne.n	800673c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006724:	490b      	ldr	r1, [pc, #44]	; (8006754 <vQueueAddToRegistry+0x4c>)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	683a      	ldr	r2, [r7, #0]
 800672a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800672e:	4a09      	ldr	r2, [pc, #36]	; (8006754 <vQueueAddToRegistry+0x4c>)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	00db      	lsls	r3, r3, #3
 8006734:	4413      	add	r3, r2
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800673a:	e005      	b.n	8006748 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	3301      	adds	r3, #1
 8006740:	60fb      	str	r3, [r7, #12]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2b07      	cmp	r3, #7
 8006746:	d9e7      	bls.n	8006718 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006748:	bf00      	nop
 800674a:	3714      	adds	r7, #20
 800674c:	46bd      	mov	sp, r7
 800674e:	bc80      	pop	{r7}
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	20002ff8 	.word	0x20002ff8

08006758 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006768:	f001 fb06 	bl	8007d78 <vPortEnterCritical>
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006772:	b25b      	sxtb	r3, r3
 8006774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006778:	d103      	bne.n	8006782 <vQueueWaitForMessageRestricted+0x2a>
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	2200      	movs	r2, #0
 800677e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006788:	b25b      	sxtb	r3, r3
 800678a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678e:	d103      	bne.n	8006798 <vQueueWaitForMessageRestricted+0x40>
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006798:	f001 fb1c 	bl	8007dd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d106      	bne.n	80067b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	3324      	adds	r3, #36	; 0x24
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	68b9      	ldr	r1, [r7, #8]
 80067ac:	4618      	mov	r0, r3
 80067ae:	f000 fc29 	bl	8007004 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80067b2:	6978      	ldr	r0, [r7, #20]
 80067b4:	f7ff ff28 	bl	8006608 <prvUnlockQueue>
	}
 80067b8:	bf00      	nop
 80067ba:	3718      	adds	r7, #24
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08e      	sub	sp, #56	; 0x38
 80067c4:	af04      	add	r7, sp, #16
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
 80067cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d109      	bne.n	80067e8 <xTaskCreateStatic+0x28>
 80067d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d8:	f383 8811 	msr	BASEPRI, r3
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	f3bf 8f4f 	dsb	sy
 80067e4:	623b      	str	r3, [r7, #32]
 80067e6:	e7fe      	b.n	80067e6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80067e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d109      	bne.n	8006802 <xTaskCreateStatic+0x42>
 80067ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f2:	f383 8811 	msr	BASEPRI, r3
 80067f6:	f3bf 8f6f 	isb	sy
 80067fa:	f3bf 8f4f 	dsb	sy
 80067fe:	61fb      	str	r3, [r7, #28]
 8006800:	e7fe      	b.n	8006800 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006802:	235c      	movs	r3, #92	; 0x5c
 8006804:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	2b5c      	cmp	r3, #92	; 0x5c
 800680a:	d009      	beq.n	8006820 <xTaskCreateStatic+0x60>
 800680c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	61bb      	str	r3, [r7, #24]
 800681e:	e7fe      	b.n	800681e <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006822:	2b00      	cmp	r3, #0
 8006824:	d01e      	beq.n	8006864 <xTaskCreateStatic+0xa4>
 8006826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006828:	2b00      	cmp	r3, #0
 800682a:	d01b      	beq.n	8006864 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800682c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800682e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006832:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006834:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006838:	2202      	movs	r2, #2
 800683a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800683e:	2300      	movs	r3, #0
 8006840:	9303      	str	r3, [sp, #12]
 8006842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006844:	9302      	str	r3, [sp, #8]
 8006846:	f107 0314 	add.w	r3, r7, #20
 800684a:	9301      	str	r3, [sp, #4]
 800684c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800684e:	9300      	str	r3, [sp, #0]
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	68b9      	ldr	r1, [r7, #8]
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f000 f850 	bl	80068fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800685c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800685e:	f000 f8d3 	bl	8006a08 <prvAddNewTaskToReadyList>
 8006862:	e001      	b.n	8006868 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8006864:	2300      	movs	r3, #0
 8006866:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006868:	697b      	ldr	r3, [r7, #20]
	}
 800686a:	4618      	mov	r0, r3
 800686c:	3728      	adds	r7, #40	; 0x28
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006872:	b580      	push	{r7, lr}
 8006874:	b08c      	sub	sp, #48	; 0x30
 8006876:	af04      	add	r7, sp, #16
 8006878:	60f8      	str	r0, [r7, #12]
 800687a:	60b9      	str	r1, [r7, #8]
 800687c:	603b      	str	r3, [r7, #0]
 800687e:	4613      	mov	r3, r2
 8006880:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006882:	88fb      	ldrh	r3, [r7, #6]
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	4618      	mov	r0, r3
 8006888:	f001 fb6c 	bl	8007f64 <pvPortMalloc>
 800688c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00e      	beq.n	80068b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006894:	205c      	movs	r0, #92	; 0x5c
 8006896:	f001 fb65 	bl	8007f64 <pvPortMalloc>
 800689a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d003      	beq.n	80068aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	697a      	ldr	r2, [r7, #20]
 80068a6:	631a      	str	r2, [r3, #48]	; 0x30
 80068a8:	e005      	b.n	80068b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80068aa:	6978      	ldr	r0, [r7, #20]
 80068ac:	f001 fc1c 	bl	80080e8 <vPortFree>
 80068b0:	e001      	b.n	80068b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80068b2:	2300      	movs	r3, #0
 80068b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d017      	beq.n	80068ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068c4:	88fa      	ldrh	r2, [r7, #6]
 80068c6:	2300      	movs	r3, #0
 80068c8:	9303      	str	r3, [sp, #12]
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	9302      	str	r3, [sp, #8]
 80068ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068d0:	9301      	str	r3, [sp, #4]
 80068d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	68b9      	ldr	r1, [r7, #8]
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f000 f80e 	bl	80068fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068e0:	69f8      	ldr	r0, [r7, #28]
 80068e2:	f000 f891 	bl	8006a08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80068e6:	2301      	movs	r3, #1
 80068e8:	61bb      	str	r3, [r7, #24]
 80068ea:	e002      	b.n	80068f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80068ec:	f04f 33ff 	mov.w	r3, #4294967295
 80068f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80068f2:	69bb      	ldr	r3, [r7, #24]
	}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3720      	adds	r7, #32
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b088      	sub	sp, #32
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
 8006908:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800690a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	461a      	mov	r2, r3
 8006914:	21a5      	movs	r1, #165	; 0xa5
 8006916:	f001 fd5a 	bl	80083ce <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800691a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006924:	3b01      	subs	r3, #1
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	f023 0307 	bic.w	r3, r3, #7
 8006932:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	f003 0307 	and.w	r3, r3, #7
 800693a:	2b00      	cmp	r3, #0
 800693c:	d009      	beq.n	8006952 <prvInitialiseNewTask+0x56>
 800693e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006942:	f383 8811 	msr	BASEPRI, r3
 8006946:	f3bf 8f6f 	isb	sy
 800694a:	f3bf 8f4f 	dsb	sy
 800694e:	617b      	str	r3, [r7, #20]
 8006950:	e7fe      	b.n	8006950 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006952:	2300      	movs	r3, #0
 8006954:	61fb      	str	r3, [r7, #28]
 8006956:	e012      	b.n	800697e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	4413      	add	r3, r2
 800695e:	7819      	ldrb	r1, [r3, #0]
 8006960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	4413      	add	r3, r2
 8006966:	3334      	adds	r3, #52	; 0x34
 8006968:	460a      	mov	r2, r1
 800696a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	4413      	add	r3, r2
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d006      	beq.n	8006986 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006978:	69fb      	ldr	r3, [r7, #28]
 800697a:	3301      	adds	r3, #1
 800697c:	61fb      	str	r3, [r7, #28]
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	2b0f      	cmp	r3, #15
 8006982:	d9e9      	bls.n	8006958 <prvInitialiseNewTask+0x5c>
 8006984:	e000      	b.n	8006988 <prvInitialiseNewTask+0x8c>
		{
			break;
 8006986:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698a:	2200      	movs	r2, #0
 800698c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006992:	2b37      	cmp	r3, #55	; 0x37
 8006994:	d901      	bls.n	800699a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006996:	2337      	movs	r3, #55	; 0x37
 8006998:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800699a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800699e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80069a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069a4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80069a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a8:	2200      	movs	r2, #0
 80069aa:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ae:	3304      	adds	r3, #4
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7ff f9a0 	bl	8005cf6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b8:	3318      	adds	r3, #24
 80069ba:	4618      	mov	r0, r3
 80069bc:	f7ff f99b 	bl	8005cf6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80069cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80069d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069d4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80069d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d8:	2200      	movs	r2, #0
 80069da:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80069dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80069e4:	683a      	ldr	r2, [r7, #0]
 80069e6:	68f9      	ldr	r1, [r7, #12]
 80069e8:	69b8      	ldr	r0, [r7, #24]
 80069ea:	f001 f8d7 	bl	8007b9c <pxPortInitialiseStack>
 80069ee:	4602      	mov	r2, r0
 80069f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80069f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80069fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069fe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a00:	bf00      	nop
 8006a02:	3720      	adds	r7, #32
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}

08006a08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a10:	f001 f9b2 	bl	8007d78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a14:	4b2d      	ldr	r3, [pc, #180]	; (8006acc <prvAddNewTaskToReadyList+0xc4>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	4a2c      	ldr	r2, [pc, #176]	; (8006acc <prvAddNewTaskToReadyList+0xc4>)
 8006a1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a1e:	4b2c      	ldr	r3, [pc, #176]	; (8006ad0 <prvAddNewTaskToReadyList+0xc8>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d109      	bne.n	8006a3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a26:	4a2a      	ldr	r2, [pc, #168]	; (8006ad0 <prvAddNewTaskToReadyList+0xc8>)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a2c:	4b27      	ldr	r3, [pc, #156]	; (8006acc <prvAddNewTaskToReadyList+0xc4>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d110      	bne.n	8006a56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006a34:	f000 fc0c 	bl	8007250 <prvInitialiseTaskLists>
 8006a38:	e00d      	b.n	8006a56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006a3a:	4b26      	ldr	r3, [pc, #152]	; (8006ad4 <prvAddNewTaskToReadyList+0xcc>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d109      	bne.n	8006a56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006a42:	4b23      	ldr	r3, [pc, #140]	; (8006ad0 <prvAddNewTaskToReadyList+0xc8>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d802      	bhi.n	8006a56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006a50:	4a1f      	ldr	r2, [pc, #124]	; (8006ad0 <prvAddNewTaskToReadyList+0xc8>)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006a56:	4b20      	ldr	r3, [pc, #128]	; (8006ad8 <prvAddNewTaskToReadyList+0xd0>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	4a1e      	ldr	r2, [pc, #120]	; (8006ad8 <prvAddNewTaskToReadyList+0xd0>)
 8006a5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006a60:	4b1d      	ldr	r3, [pc, #116]	; (8006ad8 <prvAddNewTaskToReadyList+0xd0>)
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a6c:	4b1b      	ldr	r3, [pc, #108]	; (8006adc <prvAddNewTaskToReadyList+0xd4>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d903      	bls.n	8006a7c <prvAddNewTaskToReadyList+0x74>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a78:	4a18      	ldr	r2, [pc, #96]	; (8006adc <prvAddNewTaskToReadyList+0xd4>)
 8006a7a:	6013      	str	r3, [r2, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a80:	4613      	mov	r3, r2
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	4a15      	ldr	r2, [pc, #84]	; (8006ae0 <prvAddNewTaskToReadyList+0xd8>)
 8006a8a:	441a      	add	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	3304      	adds	r3, #4
 8006a90:	4619      	mov	r1, r3
 8006a92:	4610      	mov	r0, r2
 8006a94:	f7ff f93b 	bl	8005d0e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006a98:	f001 f99c 	bl	8007dd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006a9c:	4b0d      	ldr	r3, [pc, #52]	; (8006ad4 <prvAddNewTaskToReadyList+0xcc>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00e      	beq.n	8006ac2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006aa4:	4b0a      	ldr	r3, [pc, #40]	; (8006ad0 <prvAddNewTaskToReadyList+0xc8>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d207      	bcs.n	8006ac2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ab2:	4b0c      	ldr	r3, [pc, #48]	; (8006ae4 <prvAddNewTaskToReadyList+0xdc>)
 8006ab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ac2:	bf00      	nop
 8006ac4:	3708      	adds	r7, #8
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	20000e04 	.word	0x20000e04
 8006ad0:	20000930 	.word	0x20000930
 8006ad4:	20000e10 	.word	0x20000e10
 8006ad8:	20000e20 	.word	0x20000e20
 8006adc:	20000e0c 	.word	0x20000e0c
 8006ae0:	20000934 	.word	0x20000934
 8006ae4:	e000ed04 	.word	0xe000ed04

08006ae8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006af0:	2300      	movs	r3, #0
 8006af2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d016      	beq.n	8006b28 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006afa:	4b13      	ldr	r3, [pc, #76]	; (8006b48 <vTaskDelay+0x60>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d009      	beq.n	8006b16 <vTaskDelay+0x2e>
 8006b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	60bb      	str	r3, [r7, #8]
 8006b14:	e7fe      	b.n	8006b14 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8006b16:	f000 f87f 	bl	8006c18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 fcdf 	bl	80074e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b22:	f000 f887 	bl	8006c34 <xTaskResumeAll>
 8006b26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d107      	bne.n	8006b3e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8006b2e:	4b07      	ldr	r3, [pc, #28]	; (8006b4c <vTaskDelay+0x64>)
 8006b30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	f3bf 8f4f 	dsb	sy
 8006b3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b3e:	bf00      	nop
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	20000e2c 	.word	0x20000e2c
 8006b4c:	e000ed04 	.word	0xe000ed04

08006b50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b08a      	sub	sp, #40	; 0x28
 8006b54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b56:	2300      	movs	r3, #0
 8006b58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b5e:	463a      	mov	r2, r7
 8006b60:	1d39      	adds	r1, r7, #4
 8006b62:	f107 0308 	add.w	r3, r7, #8
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7ff f874 	bl	8005c54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006b6c:	6839      	ldr	r1, [r7, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68ba      	ldr	r2, [r7, #8]
 8006b72:	9202      	str	r2, [sp, #8]
 8006b74:	9301      	str	r3, [sp, #4]
 8006b76:	2300      	movs	r3, #0
 8006b78:	9300      	str	r3, [sp, #0]
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	460a      	mov	r2, r1
 8006b7e:	4920      	ldr	r1, [pc, #128]	; (8006c00 <vTaskStartScheduler+0xb0>)
 8006b80:	4820      	ldr	r0, [pc, #128]	; (8006c04 <vTaskStartScheduler+0xb4>)
 8006b82:	f7ff fe1d 	bl	80067c0 <xTaskCreateStatic>
 8006b86:	4602      	mov	r2, r0
 8006b88:	4b1f      	ldr	r3, [pc, #124]	; (8006c08 <vTaskStartScheduler+0xb8>)
 8006b8a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006b8c:	4b1e      	ldr	r3, [pc, #120]	; (8006c08 <vTaskStartScheduler+0xb8>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d002      	beq.n	8006b9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006b94:	2301      	movs	r3, #1
 8006b96:	617b      	str	r3, [r7, #20]
 8006b98:	e001      	b.n	8006b9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d102      	bne.n	8006baa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006ba4:	f000 fcf0 	bl	8007588 <xTimerCreateTimerTask>
 8006ba8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d115      	bne.n	8006bdc <vTaskStartScheduler+0x8c>
 8006bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb4:	f383 8811 	msr	BASEPRI, r3
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006bc2:	4b12      	ldr	r3, [pc, #72]	; (8006c0c <vTaskStartScheduler+0xbc>)
 8006bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006bca:	4b11      	ldr	r3, [pc, #68]	; (8006c10 <vTaskStartScheduler+0xc0>)
 8006bcc:	2201      	movs	r2, #1
 8006bce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006bd0:	4b10      	ldr	r3, [pc, #64]	; (8006c14 <vTaskStartScheduler+0xc4>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006bd6:	f001 f85f 	bl	8007c98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006bda:	e00d      	b.n	8006bf8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006be2:	d109      	bne.n	8006bf8 <vTaskStartScheduler+0xa8>
 8006be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	60fb      	str	r3, [r7, #12]
 8006bf6:	e7fe      	b.n	8006bf6 <vTaskStartScheduler+0xa6>
}
 8006bf8:	bf00      	nop
 8006bfa:	3718      	adds	r7, #24
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	08009540 	.word	0x08009540
 8006c04:	08007221 	.word	0x08007221
 8006c08:	20000e28 	.word	0x20000e28
 8006c0c:	20000e24 	.word	0x20000e24
 8006c10:	20000e10 	.word	0x20000e10
 8006c14:	20000e08 	.word	0x20000e08

08006c18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c18:	b480      	push	{r7}
 8006c1a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006c1c:	4b04      	ldr	r3, [pc, #16]	; (8006c30 <vTaskSuspendAll+0x18>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	3301      	adds	r3, #1
 8006c22:	4a03      	ldr	r2, [pc, #12]	; (8006c30 <vTaskSuspendAll+0x18>)
 8006c24:	6013      	str	r3, [r2, #0]
}
 8006c26:	bf00      	nop
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bc80      	pop	{r7}
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	20000e2c 	.word	0x20000e2c

08006c34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c42:	4b41      	ldr	r3, [pc, #260]	; (8006d48 <xTaskResumeAll+0x114>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d109      	bne.n	8006c5e <xTaskResumeAll+0x2a>
 8006c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4e:	f383 8811 	msr	BASEPRI, r3
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	f3bf 8f4f 	dsb	sy
 8006c5a:	603b      	str	r3, [r7, #0]
 8006c5c:	e7fe      	b.n	8006c5c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006c5e:	f001 f88b 	bl	8007d78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006c62:	4b39      	ldr	r3, [pc, #228]	; (8006d48 <xTaskResumeAll+0x114>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	3b01      	subs	r3, #1
 8006c68:	4a37      	ldr	r2, [pc, #220]	; (8006d48 <xTaskResumeAll+0x114>)
 8006c6a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c6c:	4b36      	ldr	r3, [pc, #216]	; (8006d48 <xTaskResumeAll+0x114>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d162      	bne.n	8006d3a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006c74:	4b35      	ldr	r3, [pc, #212]	; (8006d4c <xTaskResumeAll+0x118>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d05e      	beq.n	8006d3a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c7c:	e02f      	b.n	8006cde <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006c7e:	4b34      	ldr	r3, [pc, #208]	; (8006d50 <xTaskResumeAll+0x11c>)
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	3318      	adds	r3, #24
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff f89a 	bl	8005dc4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	3304      	adds	r3, #4
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff f895 	bl	8005dc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c9e:	4b2d      	ldr	r3, [pc, #180]	; (8006d54 <xTaskResumeAll+0x120>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d903      	bls.n	8006cae <xTaskResumeAll+0x7a>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006caa:	4a2a      	ldr	r2, [pc, #168]	; (8006d54 <xTaskResumeAll+0x120>)
 8006cac:	6013      	str	r3, [r2, #0]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4413      	add	r3, r2
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	4a27      	ldr	r2, [pc, #156]	; (8006d58 <xTaskResumeAll+0x124>)
 8006cbc:	441a      	add	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	3304      	adds	r3, #4
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	4610      	mov	r0, r2
 8006cc6:	f7ff f822 	bl	8005d0e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cce:	4b23      	ldr	r3, [pc, #140]	; (8006d5c <xTaskResumeAll+0x128>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d302      	bcc.n	8006cde <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006cd8:	4b21      	ldr	r3, [pc, #132]	; (8006d60 <xTaskResumeAll+0x12c>)
 8006cda:	2201      	movs	r2, #1
 8006cdc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cde:	4b1c      	ldr	r3, [pc, #112]	; (8006d50 <xTaskResumeAll+0x11c>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d1cb      	bne.n	8006c7e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d001      	beq.n	8006cf0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006cec:	f000 fb4a 	bl	8007384 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006cf0:	4b1c      	ldr	r3, [pc, #112]	; (8006d64 <xTaskResumeAll+0x130>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d010      	beq.n	8006d1e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006cfc:	f000 f844 	bl	8006d88 <xTaskIncrementTick>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d002      	beq.n	8006d0c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006d06:	4b16      	ldr	r3, [pc, #88]	; (8006d60 <xTaskResumeAll+0x12c>)
 8006d08:	2201      	movs	r2, #1
 8006d0a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1f1      	bne.n	8006cfc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006d18:	4b12      	ldr	r3, [pc, #72]	; (8006d64 <xTaskResumeAll+0x130>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d1e:	4b10      	ldr	r3, [pc, #64]	; (8006d60 <xTaskResumeAll+0x12c>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d009      	beq.n	8006d3a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d26:	2301      	movs	r3, #1
 8006d28:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d2a:	4b0f      	ldr	r3, [pc, #60]	; (8006d68 <xTaskResumeAll+0x134>)
 8006d2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d30:	601a      	str	r2, [r3, #0]
 8006d32:	f3bf 8f4f 	dsb	sy
 8006d36:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d3a:	f001 f84b 	bl	8007dd4 <vPortExitCritical>

	return xAlreadyYielded;
 8006d3e:	68bb      	ldr	r3, [r7, #8]
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	20000e2c 	.word	0x20000e2c
 8006d4c:	20000e04 	.word	0x20000e04
 8006d50:	20000dc4 	.word	0x20000dc4
 8006d54:	20000e0c 	.word	0x20000e0c
 8006d58:	20000934 	.word	0x20000934
 8006d5c:	20000930 	.word	0x20000930
 8006d60:	20000e18 	.word	0x20000e18
 8006d64:	20000e14 	.word	0x20000e14
 8006d68:	e000ed04 	.word	0xe000ed04

08006d6c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006d72:	4b04      	ldr	r3, [pc, #16]	; (8006d84 <xTaskGetTickCount+0x18>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006d78:	687b      	ldr	r3, [r7, #4]
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	370c      	adds	r7, #12
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bc80      	pop	{r7}
 8006d82:	4770      	bx	lr
 8006d84:	20000e08 	.word	0x20000e08

08006d88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b086      	sub	sp, #24
 8006d8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d92:	4b51      	ldr	r3, [pc, #324]	; (8006ed8 <xTaskIncrementTick+0x150>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f040 808d 	bne.w	8006eb6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006d9c:	4b4f      	ldr	r3, [pc, #316]	; (8006edc <xTaskIncrementTick+0x154>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	3301      	adds	r3, #1
 8006da2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006da4:	4a4d      	ldr	r2, [pc, #308]	; (8006edc <xTaskIncrementTick+0x154>)
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d11f      	bne.n	8006df0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8006db0:	4b4b      	ldr	r3, [pc, #300]	; (8006ee0 <xTaskIncrementTick+0x158>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d009      	beq.n	8006dce <xTaskIncrementTick+0x46>
 8006dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	603b      	str	r3, [r7, #0]
 8006dcc:	e7fe      	b.n	8006dcc <xTaskIncrementTick+0x44>
 8006dce:	4b44      	ldr	r3, [pc, #272]	; (8006ee0 <xTaskIncrementTick+0x158>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	60fb      	str	r3, [r7, #12]
 8006dd4:	4b43      	ldr	r3, [pc, #268]	; (8006ee4 <xTaskIncrementTick+0x15c>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a41      	ldr	r2, [pc, #260]	; (8006ee0 <xTaskIncrementTick+0x158>)
 8006dda:	6013      	str	r3, [r2, #0]
 8006ddc:	4a41      	ldr	r2, [pc, #260]	; (8006ee4 <xTaskIncrementTick+0x15c>)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	4b41      	ldr	r3, [pc, #260]	; (8006ee8 <xTaskIncrementTick+0x160>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	3301      	adds	r3, #1
 8006de8:	4a3f      	ldr	r2, [pc, #252]	; (8006ee8 <xTaskIncrementTick+0x160>)
 8006dea:	6013      	str	r3, [r2, #0]
 8006dec:	f000 faca 	bl	8007384 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006df0:	4b3e      	ldr	r3, [pc, #248]	; (8006eec <xTaskIncrementTick+0x164>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	693a      	ldr	r2, [r7, #16]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d34e      	bcc.n	8006e98 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dfa:	4b39      	ldr	r3, [pc, #228]	; (8006ee0 <xTaskIncrementTick+0x158>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <xTaskIncrementTick+0x80>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e000      	b.n	8006e0a <xTaskIncrementTick+0x82>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d004      	beq.n	8006e18 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e0e:	4b37      	ldr	r3, [pc, #220]	; (8006eec <xTaskIncrementTick+0x164>)
 8006e10:	f04f 32ff 	mov.w	r2, #4294967295
 8006e14:	601a      	str	r2, [r3, #0]
					break;
 8006e16:	e03f      	b.n	8006e98 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006e18:	4b31      	ldr	r3, [pc, #196]	; (8006ee0 <xTaskIncrementTick+0x158>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d203      	bcs.n	8006e38 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006e30:	4a2e      	ldr	r2, [pc, #184]	; (8006eec <xTaskIncrementTick+0x164>)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6013      	str	r3, [r2, #0]
						break;
 8006e36:	e02f      	b.n	8006e98 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	3304      	adds	r3, #4
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7fe ffc1 	bl	8005dc4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d004      	beq.n	8006e54 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	3318      	adds	r3, #24
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f7fe ffb8 	bl	8005dc4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e58:	4b25      	ldr	r3, [pc, #148]	; (8006ef0 <xTaskIncrementTick+0x168>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d903      	bls.n	8006e68 <xTaskIncrementTick+0xe0>
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e64:	4a22      	ldr	r2, [pc, #136]	; (8006ef0 <xTaskIncrementTick+0x168>)
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	4413      	add	r3, r2
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4a1f      	ldr	r2, [pc, #124]	; (8006ef4 <xTaskIncrementTick+0x16c>)
 8006e76:	441a      	add	r2, r3
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	3304      	adds	r3, #4
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	4610      	mov	r0, r2
 8006e80:	f7fe ff45 	bl	8005d0e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e88:	4b1b      	ldr	r3, [pc, #108]	; (8006ef8 <xTaskIncrementTick+0x170>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d3b3      	bcc.n	8006dfa <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006e92:	2301      	movs	r3, #1
 8006e94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e96:	e7b0      	b.n	8006dfa <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006e98:	4b17      	ldr	r3, [pc, #92]	; (8006ef8 <xTaskIncrementTick+0x170>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e9e:	4915      	ldr	r1, [pc, #84]	; (8006ef4 <xTaskIncrementTick+0x16c>)
 8006ea0:	4613      	mov	r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	4413      	add	r3, r2
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	440b      	add	r3, r1
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d907      	bls.n	8006ec0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	617b      	str	r3, [r7, #20]
 8006eb4:	e004      	b.n	8006ec0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006eb6:	4b11      	ldr	r3, [pc, #68]	; (8006efc <xTaskIncrementTick+0x174>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	3301      	adds	r3, #1
 8006ebc:	4a0f      	ldr	r2, [pc, #60]	; (8006efc <xTaskIncrementTick+0x174>)
 8006ebe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006ec0:	4b0f      	ldr	r3, [pc, #60]	; (8006f00 <xTaskIncrementTick+0x178>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d001      	beq.n	8006ecc <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006ecc:	697b      	ldr	r3, [r7, #20]
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3718      	adds	r7, #24
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20000e2c 	.word	0x20000e2c
 8006edc:	20000e08 	.word	0x20000e08
 8006ee0:	20000dbc 	.word	0x20000dbc
 8006ee4:	20000dc0 	.word	0x20000dc0
 8006ee8:	20000e1c 	.word	0x20000e1c
 8006eec:	20000e24 	.word	0x20000e24
 8006ef0:	20000e0c 	.word	0x20000e0c
 8006ef4:	20000934 	.word	0x20000934
 8006ef8:	20000930 	.word	0x20000930
 8006efc:	20000e14 	.word	0x20000e14
 8006f00:	20000e18 	.word	0x20000e18

08006f04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f0a:	4b27      	ldr	r3, [pc, #156]	; (8006fa8 <vTaskSwitchContext+0xa4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f12:	4b26      	ldr	r3, [pc, #152]	; (8006fac <vTaskSwitchContext+0xa8>)
 8006f14:	2201      	movs	r2, #1
 8006f16:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f18:	e040      	b.n	8006f9c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006f1a:	4b24      	ldr	r3, [pc, #144]	; (8006fac <vTaskSwitchContext+0xa8>)
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006f20:	4b23      	ldr	r3, [pc, #140]	; (8006fb0 <vTaskSwitchContext+0xac>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	60fb      	str	r3, [r7, #12]
 8006f26:	e00f      	b.n	8006f48 <vTaskSwitchContext+0x44>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d109      	bne.n	8006f42 <vTaskSwitchContext+0x3e>
 8006f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f32:	f383 8811 	msr	BASEPRI, r3
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	607b      	str	r3, [r7, #4]
 8006f40:	e7fe      	b.n	8006f40 <vTaskSwitchContext+0x3c>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	3b01      	subs	r3, #1
 8006f46:	60fb      	str	r3, [r7, #12]
 8006f48:	491a      	ldr	r1, [pc, #104]	; (8006fb4 <vTaskSwitchContext+0xb0>)
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	4613      	mov	r3, r2
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	4413      	add	r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	440b      	add	r3, r1
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d0e5      	beq.n	8006f28 <vTaskSwitchContext+0x24>
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	4413      	add	r3, r2
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	4a13      	ldr	r2, [pc, #76]	; (8006fb4 <vTaskSwitchContext+0xb0>)
 8006f68:	4413      	add	r3, r2
 8006f6a:	60bb      	str	r3, [r7, #8]
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	685a      	ldr	r2, [r3, #4]
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	605a      	str	r2, [r3, #4]
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	685a      	ldr	r2, [r3, #4]
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	3308      	adds	r3, #8
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d104      	bne.n	8006f8c <vTaskSwitchContext+0x88>
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	605a      	str	r2, [r3, #4]
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	68db      	ldr	r3, [r3, #12]
 8006f92:	4a09      	ldr	r2, [pc, #36]	; (8006fb8 <vTaskSwitchContext+0xb4>)
 8006f94:	6013      	str	r3, [r2, #0]
 8006f96:	4a06      	ldr	r2, [pc, #24]	; (8006fb0 <vTaskSwitchContext+0xac>)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6013      	str	r3, [r2, #0]
}
 8006f9c:	bf00      	nop
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bc80      	pop	{r7}
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	20000e2c 	.word	0x20000e2c
 8006fac:	20000e18 	.word	0x20000e18
 8006fb0:	20000e0c 	.word	0x20000e0c
 8006fb4:	20000934 	.word	0x20000934
 8006fb8:	20000930 	.word	0x20000930

08006fbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d109      	bne.n	8006fe0 <vTaskPlaceOnEventList+0x24>
 8006fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd0:	f383 8811 	msr	BASEPRI, r3
 8006fd4:	f3bf 8f6f 	isb	sy
 8006fd8:	f3bf 8f4f 	dsb	sy
 8006fdc:	60fb      	str	r3, [r7, #12]
 8006fde:	e7fe      	b.n	8006fde <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006fe0:	4b07      	ldr	r3, [pc, #28]	; (8007000 <vTaskPlaceOnEventList+0x44>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	3318      	adds	r3, #24
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f7fe feb3 	bl	8005d54 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006fee:	2101      	movs	r1, #1
 8006ff0:	6838      	ldr	r0, [r7, #0]
 8006ff2:	f000 fa75 	bl	80074e0 <prvAddCurrentTaskToDelayedList>
}
 8006ff6:	bf00      	nop
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	20000930 	.word	0x20000930

08007004 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007004:	b580      	push	{r7, lr}
 8007006:	b086      	sub	sp, #24
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d109      	bne.n	800702a <vTaskPlaceOnEventListRestricted+0x26>
 8007016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701a:	f383 8811 	msr	BASEPRI, r3
 800701e:	f3bf 8f6f 	isb	sy
 8007022:	f3bf 8f4f 	dsb	sy
 8007026:	617b      	str	r3, [r7, #20]
 8007028:	e7fe      	b.n	8007028 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800702a:	4b0a      	ldr	r3, [pc, #40]	; (8007054 <vTaskPlaceOnEventListRestricted+0x50>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	3318      	adds	r3, #24
 8007030:	4619      	mov	r1, r3
 8007032:	68f8      	ldr	r0, [r7, #12]
 8007034:	f7fe fe6b 	bl	8005d0e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d002      	beq.n	8007044 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800703e:	f04f 33ff 	mov.w	r3, #4294967295
 8007042:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007044:	6879      	ldr	r1, [r7, #4]
 8007046:	68b8      	ldr	r0, [r7, #8]
 8007048:	f000 fa4a 	bl	80074e0 <prvAddCurrentTaskToDelayedList>
	}
 800704c:	bf00      	nop
 800704e:	3718      	adds	r7, #24
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}
 8007054:	20000930 	.word	0x20000930

08007058 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b086      	sub	sp, #24
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d109      	bne.n	8007082 <xTaskRemoveFromEventList+0x2a>
 800706e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007072:	f383 8811 	msr	BASEPRI, r3
 8007076:	f3bf 8f6f 	isb	sy
 800707a:	f3bf 8f4f 	dsb	sy
 800707e:	60fb      	str	r3, [r7, #12]
 8007080:	e7fe      	b.n	8007080 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	3318      	adds	r3, #24
 8007086:	4618      	mov	r0, r3
 8007088:	f7fe fe9c 	bl	8005dc4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800708c:	4b1d      	ldr	r3, [pc, #116]	; (8007104 <xTaskRemoveFromEventList+0xac>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d11d      	bne.n	80070d0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	3304      	adds	r3, #4
 8007098:	4618      	mov	r0, r3
 800709a:	f7fe fe93 	bl	8005dc4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070a2:	4b19      	ldr	r3, [pc, #100]	; (8007108 <xTaskRemoveFromEventList+0xb0>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d903      	bls.n	80070b2 <xTaskRemoveFromEventList+0x5a>
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ae:	4a16      	ldr	r2, [pc, #88]	; (8007108 <xTaskRemoveFromEventList+0xb0>)
 80070b0:	6013      	str	r3, [r2, #0]
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070b6:	4613      	mov	r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	4413      	add	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4a13      	ldr	r2, [pc, #76]	; (800710c <xTaskRemoveFromEventList+0xb4>)
 80070c0:	441a      	add	r2, r3
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	3304      	adds	r3, #4
 80070c6:	4619      	mov	r1, r3
 80070c8:	4610      	mov	r0, r2
 80070ca:	f7fe fe20 	bl	8005d0e <vListInsertEnd>
 80070ce:	e005      	b.n	80070dc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	3318      	adds	r3, #24
 80070d4:	4619      	mov	r1, r3
 80070d6:	480e      	ldr	r0, [pc, #56]	; (8007110 <xTaskRemoveFromEventList+0xb8>)
 80070d8:	f7fe fe19 	bl	8005d0e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e0:	4b0c      	ldr	r3, [pc, #48]	; (8007114 <xTaskRemoveFromEventList+0xbc>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d905      	bls.n	80070f6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80070ea:	2301      	movs	r3, #1
 80070ec:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80070ee:	4b0a      	ldr	r3, [pc, #40]	; (8007118 <xTaskRemoveFromEventList+0xc0>)
 80070f0:	2201      	movs	r2, #1
 80070f2:	601a      	str	r2, [r3, #0]
 80070f4:	e001      	b.n	80070fa <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80070f6:	2300      	movs	r3, #0
 80070f8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80070fa:	697b      	ldr	r3, [r7, #20]
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3718      	adds	r7, #24
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}
 8007104:	20000e2c 	.word	0x20000e2c
 8007108:	20000e0c 	.word	0x20000e0c
 800710c:	20000934 	.word	0x20000934
 8007110:	20000dc4 	.word	0x20000dc4
 8007114:	20000930 	.word	0x20000930
 8007118:	20000e18 	.word	0x20000e18

0800711c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007124:	4b06      	ldr	r3, [pc, #24]	; (8007140 <vTaskInternalSetTimeOutState+0x24>)
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800712c:	4b05      	ldr	r3, [pc, #20]	; (8007144 <vTaskInternalSetTimeOutState+0x28>)
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	605a      	str	r2, [r3, #4]
}
 8007134:	bf00      	nop
 8007136:	370c      	adds	r7, #12
 8007138:	46bd      	mov	sp, r7
 800713a:	bc80      	pop	{r7}
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop
 8007140:	20000e1c 	.word	0x20000e1c
 8007144:	20000e08 	.word	0x20000e08

08007148 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d109      	bne.n	800716c <xTaskCheckForTimeOut+0x24>
 8007158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715c:	f383 8811 	msr	BASEPRI, r3
 8007160:	f3bf 8f6f 	isb	sy
 8007164:	f3bf 8f4f 	dsb	sy
 8007168:	613b      	str	r3, [r7, #16]
 800716a:	e7fe      	b.n	800716a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d109      	bne.n	8007186 <xTaskCheckForTimeOut+0x3e>
 8007172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007176:	f383 8811 	msr	BASEPRI, r3
 800717a:	f3bf 8f6f 	isb	sy
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	60fb      	str	r3, [r7, #12]
 8007184:	e7fe      	b.n	8007184 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8007186:	f000 fdf7 	bl	8007d78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800718a:	4b1d      	ldr	r3, [pc, #116]	; (8007200 <xTaskCheckForTimeOut+0xb8>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	69ba      	ldr	r2, [r7, #24]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a2:	d102      	bne.n	80071aa <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80071a4:	2300      	movs	r3, #0
 80071a6:	61fb      	str	r3, [r7, #28]
 80071a8:	e023      	b.n	80071f2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	4b15      	ldr	r3, [pc, #84]	; (8007204 <xTaskCheckForTimeOut+0xbc>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d007      	beq.n	80071c6 <xTaskCheckForTimeOut+0x7e>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d302      	bcc.n	80071c6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80071c0:	2301      	movs	r3, #1
 80071c2:	61fb      	str	r3, [r7, #28]
 80071c4:	e015      	b.n	80071f2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d20b      	bcs.n	80071e8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	1ad2      	subs	r2, r2, r3
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7ff ff9d 	bl	800711c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80071e2:	2300      	movs	r3, #0
 80071e4:	61fb      	str	r3, [r7, #28]
 80071e6:	e004      	b.n	80071f2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	2200      	movs	r2, #0
 80071ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80071ee:	2301      	movs	r3, #1
 80071f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80071f2:	f000 fdef 	bl	8007dd4 <vPortExitCritical>

	return xReturn;
 80071f6:	69fb      	ldr	r3, [r7, #28]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3720      	adds	r7, #32
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	20000e08 	.word	0x20000e08
 8007204:	20000e1c 	.word	0x20000e1c

08007208 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007208:	b480      	push	{r7}
 800720a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800720c:	4b03      	ldr	r3, [pc, #12]	; (800721c <vTaskMissedYield+0x14>)
 800720e:	2201      	movs	r2, #1
 8007210:	601a      	str	r2, [r3, #0]
}
 8007212:	bf00      	nop
 8007214:	46bd      	mov	sp, r7
 8007216:	bc80      	pop	{r7}
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	20000e18 	.word	0x20000e18

08007220 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007228:	f000 f852 	bl	80072d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800722c:	4b06      	ldr	r3, [pc, #24]	; (8007248 <prvIdleTask+0x28>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d9f9      	bls.n	8007228 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007234:	4b05      	ldr	r3, [pc, #20]	; (800724c <prvIdleTask+0x2c>)
 8007236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800723a:	601a      	str	r2, [r3, #0]
 800723c:	f3bf 8f4f 	dsb	sy
 8007240:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007244:	e7f0      	b.n	8007228 <prvIdleTask+0x8>
 8007246:	bf00      	nop
 8007248:	20000934 	.word	0x20000934
 800724c:	e000ed04 	.word	0xe000ed04

08007250 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007256:	2300      	movs	r3, #0
 8007258:	607b      	str	r3, [r7, #4]
 800725a:	e00c      	b.n	8007276 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	4613      	mov	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	4413      	add	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	4a12      	ldr	r2, [pc, #72]	; (80072b0 <prvInitialiseTaskLists+0x60>)
 8007268:	4413      	add	r3, r2
 800726a:	4618      	mov	r0, r3
 800726c:	f7fe fd24 	bl	8005cb8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	3301      	adds	r3, #1
 8007274:	607b      	str	r3, [r7, #4]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2b37      	cmp	r3, #55	; 0x37
 800727a:	d9ef      	bls.n	800725c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800727c:	480d      	ldr	r0, [pc, #52]	; (80072b4 <prvInitialiseTaskLists+0x64>)
 800727e:	f7fe fd1b 	bl	8005cb8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007282:	480d      	ldr	r0, [pc, #52]	; (80072b8 <prvInitialiseTaskLists+0x68>)
 8007284:	f7fe fd18 	bl	8005cb8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007288:	480c      	ldr	r0, [pc, #48]	; (80072bc <prvInitialiseTaskLists+0x6c>)
 800728a:	f7fe fd15 	bl	8005cb8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800728e:	480c      	ldr	r0, [pc, #48]	; (80072c0 <prvInitialiseTaskLists+0x70>)
 8007290:	f7fe fd12 	bl	8005cb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007294:	480b      	ldr	r0, [pc, #44]	; (80072c4 <prvInitialiseTaskLists+0x74>)
 8007296:	f7fe fd0f 	bl	8005cb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800729a:	4b0b      	ldr	r3, [pc, #44]	; (80072c8 <prvInitialiseTaskLists+0x78>)
 800729c:	4a05      	ldr	r2, [pc, #20]	; (80072b4 <prvInitialiseTaskLists+0x64>)
 800729e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072a0:	4b0a      	ldr	r3, [pc, #40]	; (80072cc <prvInitialiseTaskLists+0x7c>)
 80072a2:	4a05      	ldr	r2, [pc, #20]	; (80072b8 <prvInitialiseTaskLists+0x68>)
 80072a4:	601a      	str	r2, [r3, #0]
}
 80072a6:	bf00      	nop
 80072a8:	3708      	adds	r7, #8
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop
 80072b0:	20000934 	.word	0x20000934
 80072b4:	20000d94 	.word	0x20000d94
 80072b8:	20000da8 	.word	0x20000da8
 80072bc:	20000dc4 	.word	0x20000dc4
 80072c0:	20000dd8 	.word	0x20000dd8
 80072c4:	20000df0 	.word	0x20000df0
 80072c8:	20000dbc 	.word	0x20000dbc
 80072cc:	20000dc0 	.word	0x20000dc0

080072d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072d6:	e019      	b.n	800730c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80072d8:	f000 fd4e 	bl	8007d78 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80072dc:	4b0f      	ldr	r3, [pc, #60]	; (800731c <prvCheckTasksWaitingTermination+0x4c>)
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	3304      	adds	r3, #4
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7fe fd6b 	bl	8005dc4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80072ee:	4b0c      	ldr	r3, [pc, #48]	; (8007320 <prvCheckTasksWaitingTermination+0x50>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	3b01      	subs	r3, #1
 80072f4:	4a0a      	ldr	r2, [pc, #40]	; (8007320 <prvCheckTasksWaitingTermination+0x50>)
 80072f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80072f8:	4b0a      	ldr	r3, [pc, #40]	; (8007324 <prvCheckTasksWaitingTermination+0x54>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	3b01      	subs	r3, #1
 80072fe:	4a09      	ldr	r2, [pc, #36]	; (8007324 <prvCheckTasksWaitingTermination+0x54>)
 8007300:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007302:	f000 fd67 	bl	8007dd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f80e 	bl	8007328 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800730c:	4b05      	ldr	r3, [pc, #20]	; (8007324 <prvCheckTasksWaitingTermination+0x54>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d1e1      	bne.n	80072d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007314:	bf00      	nop
 8007316:	3708      	adds	r7, #8
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	20000dd8 	.word	0x20000dd8
 8007320:	20000e04 	.word	0x20000e04
 8007324:	20000dec 	.word	0x20000dec

08007328 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007336:	2b00      	cmp	r3, #0
 8007338:	d108      	bne.n	800734c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733e:	4618      	mov	r0, r3
 8007340:	f000 fed2 	bl	80080e8 <vPortFree>
				vPortFree( pxTCB );
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 fecf 	bl	80080e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800734a:	e017      	b.n	800737c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007352:	2b01      	cmp	r3, #1
 8007354:	d103      	bne.n	800735e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 fec6 	bl	80080e8 <vPortFree>
	}
 800735c:	e00e      	b.n	800737c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007364:	2b02      	cmp	r3, #2
 8007366:	d009      	beq.n	800737c <prvDeleteTCB+0x54>
 8007368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736c:	f383 8811 	msr	BASEPRI, r3
 8007370:	f3bf 8f6f 	isb	sy
 8007374:	f3bf 8f4f 	dsb	sy
 8007378:	60fb      	str	r3, [r7, #12]
 800737a:	e7fe      	b.n	800737a <prvDeleteTCB+0x52>
	}
 800737c:	bf00      	nop
 800737e:	3710      	adds	r7, #16
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800738a:	4b0e      	ldr	r3, [pc, #56]	; (80073c4 <prvResetNextTaskUnblockTime+0x40>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d101      	bne.n	8007398 <prvResetNextTaskUnblockTime+0x14>
 8007394:	2301      	movs	r3, #1
 8007396:	e000      	b.n	800739a <prvResetNextTaskUnblockTime+0x16>
 8007398:	2300      	movs	r3, #0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d004      	beq.n	80073a8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800739e:	4b0a      	ldr	r3, [pc, #40]	; (80073c8 <prvResetNextTaskUnblockTime+0x44>)
 80073a0:	f04f 32ff 	mov.w	r2, #4294967295
 80073a4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80073a6:	e008      	b.n	80073ba <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80073a8:	4b06      	ldr	r3, [pc, #24]	; (80073c4 <prvResetNextTaskUnblockTime+0x40>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	4a04      	ldr	r2, [pc, #16]	; (80073c8 <prvResetNextTaskUnblockTime+0x44>)
 80073b8:	6013      	str	r3, [r2, #0]
}
 80073ba:	bf00      	nop
 80073bc:	370c      	adds	r7, #12
 80073be:	46bd      	mov	sp, r7
 80073c0:	bc80      	pop	{r7}
 80073c2:	4770      	bx	lr
 80073c4:	20000dbc 	.word	0x20000dbc
 80073c8:	20000e24 	.word	0x20000e24

080073cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80073d2:	4b0b      	ldr	r3, [pc, #44]	; (8007400 <xTaskGetSchedulerState+0x34>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d102      	bne.n	80073e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80073da:	2301      	movs	r3, #1
 80073dc:	607b      	str	r3, [r7, #4]
 80073de:	e008      	b.n	80073f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073e0:	4b08      	ldr	r3, [pc, #32]	; (8007404 <xTaskGetSchedulerState+0x38>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d102      	bne.n	80073ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80073e8:	2302      	movs	r3, #2
 80073ea:	607b      	str	r3, [r7, #4]
 80073ec:	e001      	b.n	80073f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80073ee:	2300      	movs	r3, #0
 80073f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80073f2:	687b      	ldr	r3, [r7, #4]
	}
 80073f4:	4618      	mov	r0, r3
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bc80      	pop	{r7}
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	20000e10 	.word	0x20000e10
 8007404:	20000e2c 	.word	0x20000e2c

08007408 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007408:	b580      	push	{r7, lr}
 800740a:	b086      	sub	sp, #24
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007414:	2300      	movs	r3, #0
 8007416:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d054      	beq.n	80074c8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800741e:	4b2d      	ldr	r3, [pc, #180]	; (80074d4 <xTaskPriorityDisinherit+0xcc>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	693a      	ldr	r2, [r7, #16]
 8007424:	429a      	cmp	r2, r3
 8007426:	d009      	beq.n	800743c <xTaskPriorityDisinherit+0x34>
 8007428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800742c:	f383 8811 	msr	BASEPRI, r3
 8007430:	f3bf 8f6f 	isb	sy
 8007434:	f3bf 8f4f 	dsb	sy
 8007438:	60fb      	str	r3, [r7, #12]
 800743a:	e7fe      	b.n	800743a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007440:	2b00      	cmp	r3, #0
 8007442:	d109      	bne.n	8007458 <xTaskPriorityDisinherit+0x50>
 8007444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007448:	f383 8811 	msr	BASEPRI, r3
 800744c:	f3bf 8f6f 	isb	sy
 8007450:	f3bf 8f4f 	dsb	sy
 8007454:	60bb      	str	r3, [r7, #8]
 8007456:	e7fe      	b.n	8007456 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800745c:	1e5a      	subs	r2, r3, #1
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800746a:	429a      	cmp	r2, r3
 800746c:	d02c      	beq.n	80074c8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007472:	2b00      	cmp	r3, #0
 8007474:	d128      	bne.n	80074c8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	3304      	adds	r3, #4
 800747a:	4618      	mov	r0, r3
 800747c:	f7fe fca2 	bl	8005dc4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800748c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007498:	4b0f      	ldr	r3, [pc, #60]	; (80074d8 <xTaskPriorityDisinherit+0xd0>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	429a      	cmp	r2, r3
 800749e:	d903      	bls.n	80074a8 <xTaskPriorityDisinherit+0xa0>
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a4:	4a0c      	ldr	r2, [pc, #48]	; (80074d8 <xTaskPriorityDisinherit+0xd0>)
 80074a6:	6013      	str	r3, [r2, #0]
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ac:	4613      	mov	r3, r2
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	4413      	add	r3, r2
 80074b2:	009b      	lsls	r3, r3, #2
 80074b4:	4a09      	ldr	r2, [pc, #36]	; (80074dc <xTaskPriorityDisinherit+0xd4>)
 80074b6:	441a      	add	r2, r3
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	3304      	adds	r3, #4
 80074bc:	4619      	mov	r1, r3
 80074be:	4610      	mov	r0, r2
 80074c0:	f7fe fc25 	bl	8005d0e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80074c4:	2301      	movs	r3, #1
 80074c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80074c8:	697b      	ldr	r3, [r7, #20]
	}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3718      	adds	r7, #24
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	20000930 	.word	0x20000930
 80074d8:	20000e0c 	.word	0x20000e0c
 80074dc:	20000934 	.word	0x20000934

080074e0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80074ea:	4b21      	ldr	r3, [pc, #132]	; (8007570 <prvAddCurrentTaskToDelayedList+0x90>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074f0:	4b20      	ldr	r3, [pc, #128]	; (8007574 <prvAddCurrentTaskToDelayedList+0x94>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	3304      	adds	r3, #4
 80074f6:	4618      	mov	r0, r3
 80074f8:	f7fe fc64 	bl	8005dc4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007502:	d10a      	bne.n	800751a <prvAddCurrentTaskToDelayedList+0x3a>
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d007      	beq.n	800751a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800750a:	4b1a      	ldr	r3, [pc, #104]	; (8007574 <prvAddCurrentTaskToDelayedList+0x94>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	3304      	adds	r3, #4
 8007510:	4619      	mov	r1, r3
 8007512:	4819      	ldr	r0, [pc, #100]	; (8007578 <prvAddCurrentTaskToDelayedList+0x98>)
 8007514:	f7fe fbfb 	bl	8005d0e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007518:	e026      	b.n	8007568 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800751a:	68fa      	ldr	r2, [r7, #12]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4413      	add	r3, r2
 8007520:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007522:	4b14      	ldr	r3, [pc, #80]	; (8007574 <prvAddCurrentTaskToDelayedList+0x94>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800752a:	68ba      	ldr	r2, [r7, #8]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	429a      	cmp	r2, r3
 8007530:	d209      	bcs.n	8007546 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007532:	4b12      	ldr	r3, [pc, #72]	; (800757c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	4b0f      	ldr	r3, [pc, #60]	; (8007574 <prvAddCurrentTaskToDelayedList+0x94>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3304      	adds	r3, #4
 800753c:	4619      	mov	r1, r3
 800753e:	4610      	mov	r0, r2
 8007540:	f7fe fc08 	bl	8005d54 <vListInsert>
}
 8007544:	e010      	b.n	8007568 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007546:	4b0e      	ldr	r3, [pc, #56]	; (8007580 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	4b0a      	ldr	r3, [pc, #40]	; (8007574 <prvAddCurrentTaskToDelayedList+0x94>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	3304      	adds	r3, #4
 8007550:	4619      	mov	r1, r3
 8007552:	4610      	mov	r0, r2
 8007554:	f7fe fbfe 	bl	8005d54 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007558:	4b0a      	ldr	r3, [pc, #40]	; (8007584 <prvAddCurrentTaskToDelayedList+0xa4>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68ba      	ldr	r2, [r7, #8]
 800755e:	429a      	cmp	r2, r3
 8007560:	d202      	bcs.n	8007568 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007562:	4a08      	ldr	r2, [pc, #32]	; (8007584 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	6013      	str	r3, [r2, #0]
}
 8007568:	bf00      	nop
 800756a:	3710      	adds	r7, #16
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	20000e08 	.word	0x20000e08
 8007574:	20000930 	.word	0x20000930
 8007578:	20000df0 	.word	0x20000df0
 800757c:	20000dc0 	.word	0x20000dc0
 8007580:	20000dbc 	.word	0x20000dbc
 8007584:	20000e24 	.word	0x20000e24

08007588 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b08a      	sub	sp, #40	; 0x28
 800758c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800758e:	2300      	movs	r3, #0
 8007590:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007592:	f000 fac3 	bl	8007b1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007596:	4b1c      	ldr	r3, [pc, #112]	; (8007608 <xTimerCreateTimerTask+0x80>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d021      	beq.n	80075e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800759e:	2300      	movs	r3, #0
 80075a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80075a2:	2300      	movs	r3, #0
 80075a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80075a6:	1d3a      	adds	r2, r7, #4
 80075a8:	f107 0108 	add.w	r1, r7, #8
 80075ac:	f107 030c 	add.w	r3, r7, #12
 80075b0:	4618      	mov	r0, r3
 80075b2:	f7fe fb67 	bl	8005c84 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80075b6:	6879      	ldr	r1, [r7, #4]
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	9202      	str	r2, [sp, #8]
 80075be:	9301      	str	r3, [sp, #4]
 80075c0:	2302      	movs	r3, #2
 80075c2:	9300      	str	r3, [sp, #0]
 80075c4:	2300      	movs	r3, #0
 80075c6:	460a      	mov	r2, r1
 80075c8:	4910      	ldr	r1, [pc, #64]	; (800760c <xTimerCreateTimerTask+0x84>)
 80075ca:	4811      	ldr	r0, [pc, #68]	; (8007610 <xTimerCreateTimerTask+0x88>)
 80075cc:	f7ff f8f8 	bl	80067c0 <xTaskCreateStatic>
 80075d0:	4602      	mov	r2, r0
 80075d2:	4b10      	ldr	r3, [pc, #64]	; (8007614 <xTimerCreateTimerTask+0x8c>)
 80075d4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80075d6:	4b0f      	ldr	r3, [pc, #60]	; (8007614 <xTimerCreateTimerTask+0x8c>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80075de:	2301      	movs	r3, #1
 80075e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d109      	bne.n	80075fc <xTimerCreateTimerTask+0x74>
 80075e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	613b      	str	r3, [r7, #16]
 80075fa:	e7fe      	b.n	80075fa <xTimerCreateTimerTask+0x72>
	return xReturn;
 80075fc:	697b      	ldr	r3, [r7, #20]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3718      	adds	r7, #24
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop
 8007608:	20000e60 	.word	0x20000e60
 800760c:	08009548 	.word	0x08009548
 8007610:	08007731 	.word	0x08007731
 8007614:	20000e64 	.word	0x20000e64

08007618 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b08a      	sub	sp, #40	; 0x28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
 8007624:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007626:	2300      	movs	r3, #0
 8007628:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d109      	bne.n	8007644 <xTimerGenericCommand+0x2c>
 8007630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	623b      	str	r3, [r7, #32]
 8007642:	e7fe      	b.n	8007642 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007644:	4b19      	ldr	r3, [pc, #100]	; (80076ac <xTimerGenericCommand+0x94>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d02a      	beq.n	80076a2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	2b05      	cmp	r3, #5
 800765c:	dc18      	bgt.n	8007690 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800765e:	f7ff feb5 	bl	80073cc <xTaskGetSchedulerState>
 8007662:	4603      	mov	r3, r0
 8007664:	2b02      	cmp	r3, #2
 8007666:	d109      	bne.n	800767c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007668:	4b10      	ldr	r3, [pc, #64]	; (80076ac <xTimerGenericCommand+0x94>)
 800766a:	6818      	ldr	r0, [r3, #0]
 800766c:	f107 0110 	add.w	r1, r7, #16
 8007670:	2300      	movs	r3, #0
 8007672:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007674:	f7fe fcce 	bl	8006014 <xQueueGenericSend>
 8007678:	6278      	str	r0, [r7, #36]	; 0x24
 800767a:	e012      	b.n	80076a2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800767c:	4b0b      	ldr	r3, [pc, #44]	; (80076ac <xTimerGenericCommand+0x94>)
 800767e:	6818      	ldr	r0, [r3, #0]
 8007680:	f107 0110 	add.w	r1, r7, #16
 8007684:	2300      	movs	r3, #0
 8007686:	2200      	movs	r2, #0
 8007688:	f7fe fcc4 	bl	8006014 <xQueueGenericSend>
 800768c:	6278      	str	r0, [r7, #36]	; 0x24
 800768e:	e008      	b.n	80076a2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007690:	4b06      	ldr	r3, [pc, #24]	; (80076ac <xTimerGenericCommand+0x94>)
 8007692:	6818      	ldr	r0, [r3, #0]
 8007694:	f107 0110 	add.w	r1, r7, #16
 8007698:	2300      	movs	r3, #0
 800769a:	683a      	ldr	r2, [r7, #0]
 800769c:	f7fe fdb4 	bl	8006208 <xQueueGenericSendFromISR>
 80076a0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80076a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3728      	adds	r7, #40	; 0x28
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	20000e60 	.word	0x20000e60

080076b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b088      	sub	sp, #32
 80076b4:	af02      	add	r7, sp, #8
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076ba:	4b1c      	ldr	r3, [pc, #112]	; (800772c <prvProcessExpiredTimer+0x7c>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	3304      	adds	r3, #4
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7fe fb7b 	bl	8005dc4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	69db      	ldr	r3, [r3, #28]
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d121      	bne.n	800771a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	699a      	ldr	r2, [r3, #24]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	18d1      	adds	r1, r2, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	683a      	ldr	r2, [r7, #0]
 80076e2:	6978      	ldr	r0, [r7, #20]
 80076e4:	f000 f8c8 	bl	8007878 <prvInsertTimerInActiveList>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d015      	beq.n	800771a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80076ee:	2300      	movs	r3, #0
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	2300      	movs	r3, #0
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	2100      	movs	r1, #0
 80076f8:	6978      	ldr	r0, [r7, #20]
 80076fa:	f7ff ff8d 	bl	8007618 <xTimerGenericCommand>
 80076fe:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d109      	bne.n	800771a <prvProcessExpiredTimer+0x6a>
 8007706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800770a:	f383 8811 	msr	BASEPRI, r3
 800770e:	f3bf 8f6f 	isb	sy
 8007712:	f3bf 8f4f 	dsb	sy
 8007716:	60fb      	str	r3, [r7, #12]
 8007718:	e7fe      	b.n	8007718 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800771e:	6978      	ldr	r0, [r7, #20]
 8007720:	4798      	blx	r3
}
 8007722:	bf00      	nop
 8007724:	3718      	adds	r7, #24
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
 800772a:	bf00      	nop
 800772c:	20000e58 	.word	0x20000e58

08007730 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007738:	f107 0308 	add.w	r3, r7, #8
 800773c:	4618      	mov	r0, r3
 800773e:	f000 f857 	bl	80077f0 <prvGetNextExpireTime>
 8007742:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	4619      	mov	r1, r3
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	f000 f803 	bl	8007754 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800774e:	f000 f8d5 	bl	80078fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007752:	e7f1      	b.n	8007738 <prvTimerTask+0x8>

08007754 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800775e:	f7ff fa5b 	bl	8006c18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007762:	f107 0308 	add.w	r3, r7, #8
 8007766:	4618      	mov	r0, r3
 8007768:	f000 f866 	bl	8007838 <prvSampleTimeNow>
 800776c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d130      	bne.n	80077d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10a      	bne.n	8007790 <prvProcessTimerOrBlockTask+0x3c>
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	429a      	cmp	r2, r3
 8007780:	d806      	bhi.n	8007790 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007782:	f7ff fa57 	bl	8006c34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007786:	68f9      	ldr	r1, [r7, #12]
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f7ff ff91 	bl	80076b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800778e:	e024      	b.n	80077da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d008      	beq.n	80077a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007796:	4b13      	ldr	r3, [pc, #76]	; (80077e4 <prvProcessTimerOrBlockTask+0x90>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	bf0c      	ite	eq
 80077a0:	2301      	moveq	r3, #1
 80077a2:	2300      	movne	r3, #0
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80077a8:	4b0f      	ldr	r3, [pc, #60]	; (80077e8 <prvProcessTimerOrBlockTask+0x94>)
 80077aa:	6818      	ldr	r0, [r3, #0]
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	1ad3      	subs	r3, r2, r3
 80077b2:	683a      	ldr	r2, [r7, #0]
 80077b4:	4619      	mov	r1, r3
 80077b6:	f7fe ffcf 	bl	8006758 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80077ba:	f7ff fa3b 	bl	8006c34 <xTaskResumeAll>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d10a      	bne.n	80077da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80077c4:	4b09      	ldr	r3, [pc, #36]	; (80077ec <prvProcessTimerOrBlockTask+0x98>)
 80077c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077ca:	601a      	str	r2, [r3, #0]
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	f3bf 8f6f 	isb	sy
}
 80077d4:	e001      	b.n	80077da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80077d6:	f7ff fa2d 	bl	8006c34 <xTaskResumeAll>
}
 80077da:	bf00      	nop
 80077dc:	3710      	adds	r7, #16
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop
 80077e4:	20000e5c 	.word	0x20000e5c
 80077e8:	20000e60 	.word	0x20000e60
 80077ec:	e000ed04 	.word	0xe000ed04

080077f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80077f8:	4b0e      	ldr	r3, [pc, #56]	; (8007834 <prvGetNextExpireTime+0x44>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	bf0c      	ite	eq
 8007802:	2301      	moveq	r3, #1
 8007804:	2300      	movne	r3, #0
 8007806:	b2db      	uxtb	r3, r3
 8007808:	461a      	mov	r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d105      	bne.n	8007822 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007816:	4b07      	ldr	r3, [pc, #28]	; (8007834 <prvGetNextExpireTime+0x44>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	60fb      	str	r3, [r7, #12]
 8007820:	e001      	b.n	8007826 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007822:	2300      	movs	r3, #0
 8007824:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007826:	68fb      	ldr	r3, [r7, #12]
}
 8007828:	4618      	mov	r0, r3
 800782a:	3714      	adds	r7, #20
 800782c:	46bd      	mov	sp, r7
 800782e:	bc80      	pop	{r7}
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	20000e58 	.word	0x20000e58

08007838 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b084      	sub	sp, #16
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007840:	f7ff fa94 	bl	8006d6c <xTaskGetTickCount>
 8007844:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007846:	4b0b      	ldr	r3, [pc, #44]	; (8007874 <prvSampleTimeNow+0x3c>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	429a      	cmp	r2, r3
 800784e:	d205      	bcs.n	800785c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007850:	f000 f904 	bl	8007a5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	601a      	str	r2, [r3, #0]
 800785a:	e002      	b.n	8007862 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007862:	4a04      	ldr	r2, [pc, #16]	; (8007874 <prvSampleTimeNow+0x3c>)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007868:	68fb      	ldr	r3, [r7, #12]
}
 800786a:	4618      	mov	r0, r3
 800786c:	3710      	adds	r7, #16
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	20000e68 	.word	0x20000e68

08007878 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
 8007884:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007886:	2300      	movs	r3, #0
 8007888:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007896:	68ba      	ldr	r2, [r7, #8]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	429a      	cmp	r2, r3
 800789c:	d812      	bhi.n	80078c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	1ad2      	subs	r2, r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d302      	bcc.n	80078b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80078ac:	2301      	movs	r3, #1
 80078ae:	617b      	str	r3, [r7, #20]
 80078b0:	e01b      	b.n	80078ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80078b2:	4b10      	ldr	r3, [pc, #64]	; (80078f4 <prvInsertTimerInActiveList+0x7c>)
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	3304      	adds	r3, #4
 80078ba:	4619      	mov	r1, r3
 80078bc:	4610      	mov	r0, r2
 80078be:	f7fe fa49 	bl	8005d54 <vListInsert>
 80078c2:	e012      	b.n	80078ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d206      	bcs.n	80078da <prvInsertTimerInActiveList+0x62>
 80078cc:	68ba      	ldr	r2, [r7, #8]
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	429a      	cmp	r2, r3
 80078d2:	d302      	bcc.n	80078da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80078d4:	2301      	movs	r3, #1
 80078d6:	617b      	str	r3, [r7, #20]
 80078d8:	e007      	b.n	80078ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078da:	4b07      	ldr	r3, [pc, #28]	; (80078f8 <prvInsertTimerInActiveList+0x80>)
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	3304      	adds	r3, #4
 80078e2:	4619      	mov	r1, r3
 80078e4:	4610      	mov	r0, r2
 80078e6:	f7fe fa35 	bl	8005d54 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80078ea:	697b      	ldr	r3, [r7, #20]
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3718      	adds	r7, #24
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	20000e5c 	.word	0x20000e5c
 80078f8:	20000e58 	.word	0x20000e58

080078fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b08e      	sub	sp, #56	; 0x38
 8007900:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007902:	e099      	b.n	8007a38 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2b00      	cmp	r3, #0
 8007908:	da17      	bge.n	800793a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800790a:	1d3b      	adds	r3, r7, #4
 800790c:	3304      	adds	r3, #4
 800790e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007912:	2b00      	cmp	r3, #0
 8007914:	d109      	bne.n	800792a <prvProcessReceivedCommands+0x2e>
 8007916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800791a:	f383 8811 	msr	BASEPRI, r3
 800791e:	f3bf 8f6f 	isb	sy
 8007922:	f3bf 8f4f 	dsb	sy
 8007926:	61fb      	str	r3, [r7, #28]
 8007928:	e7fe      	b.n	8007928 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800792a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007930:	6850      	ldr	r0, [r2, #4]
 8007932:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007934:	6892      	ldr	r2, [r2, #8]
 8007936:	4611      	mov	r1, r2
 8007938:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2b00      	cmp	r3, #0
 800793e:	db7a      	blt.n	8007a36 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007946:	695b      	ldr	r3, [r3, #20]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d004      	beq.n	8007956 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800794c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800794e:	3304      	adds	r3, #4
 8007950:	4618      	mov	r0, r3
 8007952:	f7fe fa37 	bl	8005dc4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007956:	463b      	mov	r3, r7
 8007958:	4618      	mov	r0, r3
 800795a:	f7ff ff6d 	bl	8007838 <prvSampleTimeNow>
 800795e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2b09      	cmp	r3, #9
 8007964:	d868      	bhi.n	8007a38 <prvProcessReceivedCommands+0x13c>
 8007966:	a201      	add	r2, pc, #4	; (adr r2, 800796c <prvProcessReceivedCommands+0x70>)
 8007968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796c:	08007995 	.word	0x08007995
 8007970:	08007995 	.word	0x08007995
 8007974:	08007995 	.word	0x08007995
 8007978:	08007a39 	.word	0x08007a39
 800797c:	080079ef 	.word	0x080079ef
 8007980:	08007a25 	.word	0x08007a25
 8007984:	08007995 	.word	0x08007995
 8007988:	08007995 	.word	0x08007995
 800798c:	08007a39 	.word	0x08007a39
 8007990:	080079ef 	.word	0x080079ef
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007994:	68ba      	ldr	r2, [r7, #8]
 8007996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	18d1      	adds	r1, r2, r3
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079a2:	f7ff ff69 	bl	8007878 <prvInsertTimerInActiveList>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d045      	beq.n	8007a38 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079b2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80079b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d13d      	bne.n	8007a38 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80079bc:	68ba      	ldr	r2, [r7, #8]
 80079be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c0:	699b      	ldr	r3, [r3, #24]
 80079c2:	441a      	add	r2, r3
 80079c4:	2300      	movs	r3, #0
 80079c6:	9300      	str	r3, [sp, #0]
 80079c8:	2300      	movs	r3, #0
 80079ca:	2100      	movs	r1, #0
 80079cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079ce:	f7ff fe23 	bl	8007618 <xTimerGenericCommand>
 80079d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80079d4:	6a3b      	ldr	r3, [r7, #32]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d12e      	bne.n	8007a38 <prvProcessReceivedCommands+0x13c>
 80079da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079de:	f383 8811 	msr	BASEPRI, r3
 80079e2:	f3bf 8f6f 	isb	sy
 80079e6:	f3bf 8f4f 	dsb	sy
 80079ea:	61bb      	str	r3, [r7, #24]
 80079ec:	e7fe      	b.n	80079ec <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80079ee:	68ba      	ldr	r2, [r7, #8]
 80079f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80079f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d109      	bne.n	8007a10 <prvProcessReceivedCommands+0x114>
 80079fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a00:	f383 8811 	msr	BASEPRI, r3
 8007a04:	f3bf 8f6f 	isb	sy
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	617b      	str	r3, [r7, #20]
 8007a0e:	e7fe      	b.n	8007a0e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a12:	699a      	ldr	r2, [r3, #24]
 8007a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a16:	18d1      	adds	r1, r2, r3
 8007a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a1e:	f7ff ff2b 	bl	8007878 <prvInsertTimerInActiveList>
					break;
 8007a22:	e009      	b.n	8007a38 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a26:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d104      	bne.n	8007a38 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8007a2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a30:	f000 fb5a 	bl	80080e8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a34:	e000      	b.n	8007a38 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007a36:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a38:	4b07      	ldr	r3, [pc, #28]	; (8007a58 <prvProcessReceivedCommands+0x15c>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	1d39      	adds	r1, r7, #4
 8007a3e:	2200      	movs	r2, #0
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7fe fc75 	bl	8006330 <xQueueReceive>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	f47f af5b 	bne.w	8007904 <prvProcessReceivedCommands+0x8>
	}
}
 8007a4e:	bf00      	nop
 8007a50:	3730      	adds	r7, #48	; 0x30
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	20000e60 	.word	0x20000e60

08007a5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b088      	sub	sp, #32
 8007a60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a62:	e044      	b.n	8007aee <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a64:	4b2b      	ldr	r3, [pc, #172]	; (8007b14 <prvSwitchTimerLists+0xb8>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a6e:	4b29      	ldr	r3, [pc, #164]	; (8007b14 <prvSwitchTimerLists+0xb8>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	3304      	adds	r3, #4
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f7fe f9a1 	bl	8005dc4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a86:	68f8      	ldr	r0, [r7, #12]
 8007a88:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d12d      	bne.n	8007aee <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4413      	add	r3, r2
 8007a9a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d90e      	bls.n	8007ac2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	68ba      	ldr	r2, [r7, #8]
 8007aa8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ab0:	4b18      	ldr	r3, [pc, #96]	; (8007b14 <prvSwitchTimerLists+0xb8>)
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	3304      	adds	r3, #4
 8007ab8:	4619      	mov	r1, r3
 8007aba:	4610      	mov	r0, r2
 8007abc:	f7fe f94a 	bl	8005d54 <vListInsert>
 8007ac0:	e015      	b.n	8007aee <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9300      	str	r3, [sp, #0]
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	2100      	movs	r1, #0
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f7ff fda3 	bl	8007618 <xTimerGenericCommand>
 8007ad2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d109      	bne.n	8007aee <prvSwitchTimerLists+0x92>
 8007ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	603b      	str	r3, [r7, #0]
 8007aec:	e7fe      	b.n	8007aec <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007aee:	4b09      	ldr	r3, [pc, #36]	; (8007b14 <prvSwitchTimerLists+0xb8>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1b5      	bne.n	8007a64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007af8:	4b06      	ldr	r3, [pc, #24]	; (8007b14 <prvSwitchTimerLists+0xb8>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007afe:	4b06      	ldr	r3, [pc, #24]	; (8007b18 <prvSwitchTimerLists+0xbc>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a04      	ldr	r2, [pc, #16]	; (8007b14 <prvSwitchTimerLists+0xb8>)
 8007b04:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007b06:	4a04      	ldr	r2, [pc, #16]	; (8007b18 <prvSwitchTimerLists+0xbc>)
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	6013      	str	r3, [r2, #0]
}
 8007b0c:	bf00      	nop
 8007b0e:	3718      	adds	r7, #24
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	20000e58 	.word	0x20000e58
 8007b18:	20000e5c 	.word	0x20000e5c

08007b1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b22:	f000 f929 	bl	8007d78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b26:	4b15      	ldr	r3, [pc, #84]	; (8007b7c <prvCheckForValidListAndQueue+0x60>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d120      	bne.n	8007b70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b2e:	4814      	ldr	r0, [pc, #80]	; (8007b80 <prvCheckForValidListAndQueue+0x64>)
 8007b30:	f7fe f8c2 	bl	8005cb8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b34:	4813      	ldr	r0, [pc, #76]	; (8007b84 <prvCheckForValidListAndQueue+0x68>)
 8007b36:	f7fe f8bf 	bl	8005cb8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b3a:	4b13      	ldr	r3, [pc, #76]	; (8007b88 <prvCheckForValidListAndQueue+0x6c>)
 8007b3c:	4a10      	ldr	r2, [pc, #64]	; (8007b80 <prvCheckForValidListAndQueue+0x64>)
 8007b3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b40:	4b12      	ldr	r3, [pc, #72]	; (8007b8c <prvCheckForValidListAndQueue+0x70>)
 8007b42:	4a10      	ldr	r2, [pc, #64]	; (8007b84 <prvCheckForValidListAndQueue+0x68>)
 8007b44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b46:	2300      	movs	r3, #0
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	4b11      	ldr	r3, [pc, #68]	; (8007b90 <prvCheckForValidListAndQueue+0x74>)
 8007b4c:	4a11      	ldr	r2, [pc, #68]	; (8007b94 <prvCheckForValidListAndQueue+0x78>)
 8007b4e:	2110      	movs	r1, #16
 8007b50:	200a      	movs	r0, #10
 8007b52:	f7fe f9c9 	bl	8005ee8 <xQueueGenericCreateStatic>
 8007b56:	4602      	mov	r2, r0
 8007b58:	4b08      	ldr	r3, [pc, #32]	; (8007b7c <prvCheckForValidListAndQueue+0x60>)
 8007b5a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007b5c:	4b07      	ldr	r3, [pc, #28]	; (8007b7c <prvCheckForValidListAndQueue+0x60>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d005      	beq.n	8007b70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007b64:	4b05      	ldr	r3, [pc, #20]	; (8007b7c <prvCheckForValidListAndQueue+0x60>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	490b      	ldr	r1, [pc, #44]	; (8007b98 <prvCheckForValidListAndQueue+0x7c>)
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f7fe fdcc 	bl	8006708 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b70:	f000 f930 	bl	8007dd4 <vPortExitCritical>
}
 8007b74:	bf00      	nop
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	20000e60 	.word	0x20000e60
 8007b80:	20000e30 	.word	0x20000e30
 8007b84:	20000e44 	.word	0x20000e44
 8007b88:	20000e58 	.word	0x20000e58
 8007b8c:	20000e5c 	.word	0x20000e5c
 8007b90:	20000f0c 	.word	0x20000f0c
 8007b94:	20000e6c 	.word	0x20000e6c
 8007b98:	08009550 	.word	0x08009550

08007b9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	3b04      	subs	r3, #4
 8007bac:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007bb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	3b04      	subs	r3, #4
 8007bba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	f023 0201 	bic.w	r2, r3, #1
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	3b04      	subs	r3, #4
 8007bca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007bcc:	4a08      	ldr	r2, [pc, #32]	; (8007bf0 <pxPortInitialiseStack+0x54>)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	3b14      	subs	r3, #20
 8007bd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	3b20      	subs	r3, #32
 8007be2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007be4:	68fb      	ldr	r3, [r7, #12]
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3714      	adds	r7, #20
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bc80      	pop	{r7}
 8007bee:	4770      	bx	lr
 8007bf0:	08007bf5 	.word	0x08007bf5

08007bf4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007bfe:	4b10      	ldr	r3, [pc, #64]	; (8007c40 <prvTaskExitError+0x4c>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c06:	d009      	beq.n	8007c1c <prvTaskExitError+0x28>
 8007c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0c:	f383 8811 	msr	BASEPRI, r3
 8007c10:	f3bf 8f6f 	isb	sy
 8007c14:	f3bf 8f4f 	dsb	sy
 8007c18:	60fb      	str	r3, [r7, #12]
 8007c1a:	e7fe      	b.n	8007c1a <prvTaskExitError+0x26>
 8007c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c20:	f383 8811 	msr	BASEPRI, r3
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c2e:	bf00      	nop
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0fc      	beq.n	8007c30 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c36:	bf00      	nop
 8007c38:	3714      	adds	r7, #20
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bc80      	pop	{r7}
 8007c3e:	4770      	bx	lr
 8007c40:	2000004c 	.word	0x2000004c
	...

08007c50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007c50:	4b07      	ldr	r3, [pc, #28]	; (8007c70 <pxCurrentTCBConst2>)
 8007c52:	6819      	ldr	r1, [r3, #0]
 8007c54:	6808      	ldr	r0, [r1, #0]
 8007c56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c5a:	f380 8809 	msr	PSP, r0
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f04f 0000 	mov.w	r0, #0
 8007c66:	f380 8811 	msr	BASEPRI, r0
 8007c6a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007c6e:	4770      	bx	lr

08007c70 <pxCurrentTCBConst2>:
 8007c70:	20000930 	.word	0x20000930
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007c74:	bf00      	nop
 8007c76:	bf00      	nop

08007c78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007c78:	4806      	ldr	r0, [pc, #24]	; (8007c94 <prvPortStartFirstTask+0x1c>)
 8007c7a:	6800      	ldr	r0, [r0, #0]
 8007c7c:	6800      	ldr	r0, [r0, #0]
 8007c7e:	f380 8808 	msr	MSP, r0
 8007c82:	b662      	cpsie	i
 8007c84:	b661      	cpsie	f
 8007c86:	f3bf 8f4f 	dsb	sy
 8007c8a:	f3bf 8f6f 	isb	sy
 8007c8e:	df00      	svc	0
 8007c90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c92:	bf00      	nop
 8007c94:	e000ed08 	.word	0xe000ed08

08007c98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007c9e:	4b31      	ldr	r3, [pc, #196]	; (8007d64 <xPortStartScheduler+0xcc>)
 8007ca0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	781b      	ldrb	r3, [r3, #0]
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	22ff      	movs	r2, #255	; 0xff
 8007cae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007cb8:	78fb      	ldrb	r3, [r7, #3]
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007cc0:	b2da      	uxtb	r2, r3
 8007cc2:	4b29      	ldr	r3, [pc, #164]	; (8007d68 <xPortStartScheduler+0xd0>)
 8007cc4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007cc6:	4b29      	ldr	r3, [pc, #164]	; (8007d6c <xPortStartScheduler+0xd4>)
 8007cc8:	2207      	movs	r2, #7
 8007cca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ccc:	e009      	b.n	8007ce2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007cce:	4b27      	ldr	r3, [pc, #156]	; (8007d6c <xPortStartScheduler+0xd4>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	3b01      	subs	r3, #1
 8007cd4:	4a25      	ldr	r2, [pc, #148]	; (8007d6c <xPortStartScheduler+0xd4>)
 8007cd6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007cd8:	78fb      	ldrb	r3, [r7, #3]
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	005b      	lsls	r3, r3, #1
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ce2:	78fb      	ldrb	r3, [r7, #3]
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cea:	2b80      	cmp	r3, #128	; 0x80
 8007cec:	d0ef      	beq.n	8007cce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007cee:	4b1f      	ldr	r3, [pc, #124]	; (8007d6c <xPortStartScheduler+0xd4>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f1c3 0307 	rsb	r3, r3, #7
 8007cf6:	2b04      	cmp	r3, #4
 8007cf8:	d009      	beq.n	8007d0e <xPortStartScheduler+0x76>
 8007cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfe:	f383 8811 	msr	BASEPRI, r3
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	f3bf 8f4f 	dsb	sy
 8007d0a:	60bb      	str	r3, [r7, #8]
 8007d0c:	e7fe      	b.n	8007d0c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007d0e:	4b17      	ldr	r3, [pc, #92]	; (8007d6c <xPortStartScheduler+0xd4>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	021b      	lsls	r3, r3, #8
 8007d14:	4a15      	ldr	r2, [pc, #84]	; (8007d6c <xPortStartScheduler+0xd4>)
 8007d16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d18:	4b14      	ldr	r3, [pc, #80]	; (8007d6c <xPortStartScheduler+0xd4>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007d20:	4a12      	ldr	r2, [pc, #72]	; (8007d6c <xPortStartScheduler+0xd4>)
 8007d22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	b2da      	uxtb	r2, r3
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d2c:	4b10      	ldr	r3, [pc, #64]	; (8007d70 <xPortStartScheduler+0xd8>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a0f      	ldr	r2, [pc, #60]	; (8007d70 <xPortStartScheduler+0xd8>)
 8007d32:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007d36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d38:	4b0d      	ldr	r3, [pc, #52]	; (8007d70 <xPortStartScheduler+0xd8>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a0c      	ldr	r2, [pc, #48]	; (8007d70 <xPortStartScheduler+0xd8>)
 8007d3e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007d42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007d44:	f000 f8b0 	bl	8007ea8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007d48:	4b0a      	ldr	r3, [pc, #40]	; (8007d74 <xPortStartScheduler+0xdc>)
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007d4e:	f7ff ff93 	bl	8007c78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007d52:	f7ff f8d7 	bl	8006f04 <vTaskSwitchContext>
	prvTaskExitError();
 8007d56:	f7ff ff4d 	bl	8007bf4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007d5a:	2300      	movs	r3, #0
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3710      	adds	r7, #16
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	e000e400 	.word	0xe000e400
 8007d68:	20000f5c 	.word	0x20000f5c
 8007d6c:	20000f60 	.word	0x20000f60
 8007d70:	e000ed20 	.word	0xe000ed20
 8007d74:	2000004c 	.word	0x2000004c

08007d78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d82:	f383 8811 	msr	BASEPRI, r3
 8007d86:	f3bf 8f6f 	isb	sy
 8007d8a:	f3bf 8f4f 	dsb	sy
 8007d8e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007d90:	4b0e      	ldr	r3, [pc, #56]	; (8007dcc <vPortEnterCritical+0x54>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	3301      	adds	r3, #1
 8007d96:	4a0d      	ldr	r2, [pc, #52]	; (8007dcc <vPortEnterCritical+0x54>)
 8007d98:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007d9a:	4b0c      	ldr	r3, [pc, #48]	; (8007dcc <vPortEnterCritical+0x54>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d10e      	bne.n	8007dc0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007da2:	4b0b      	ldr	r3, [pc, #44]	; (8007dd0 <vPortEnterCritical+0x58>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d009      	beq.n	8007dc0 <vPortEnterCritical+0x48>
 8007dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db0:	f383 8811 	msr	BASEPRI, r3
 8007db4:	f3bf 8f6f 	isb	sy
 8007db8:	f3bf 8f4f 	dsb	sy
 8007dbc:	603b      	str	r3, [r7, #0]
 8007dbe:	e7fe      	b.n	8007dbe <vPortEnterCritical+0x46>
	}
}
 8007dc0:	bf00      	nop
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bc80      	pop	{r7}
 8007dc8:	4770      	bx	lr
 8007dca:	bf00      	nop
 8007dcc:	2000004c 	.word	0x2000004c
 8007dd0:	e000ed04 	.word	0xe000ed04

08007dd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b083      	sub	sp, #12
 8007dd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007dda:	4b10      	ldr	r3, [pc, #64]	; (8007e1c <vPortExitCritical+0x48>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d109      	bne.n	8007df6 <vPortExitCritical+0x22>
 8007de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	607b      	str	r3, [r7, #4]
 8007df4:	e7fe      	b.n	8007df4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8007df6:	4b09      	ldr	r3, [pc, #36]	; (8007e1c <vPortExitCritical+0x48>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	4a07      	ldr	r2, [pc, #28]	; (8007e1c <vPortExitCritical+0x48>)
 8007dfe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007e00:	4b06      	ldr	r3, [pc, #24]	; (8007e1c <vPortExitCritical+0x48>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d104      	bne.n	8007e12 <vPortExitCritical+0x3e>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007e12:	bf00      	nop
 8007e14:	370c      	adds	r7, #12
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bc80      	pop	{r7}
 8007e1a:	4770      	bx	lr
 8007e1c:	2000004c 	.word	0x2000004c

08007e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007e20:	f3ef 8009 	mrs	r0, PSP
 8007e24:	f3bf 8f6f 	isb	sy
 8007e28:	4b0d      	ldr	r3, [pc, #52]	; (8007e60 <pxCurrentTCBConst>)
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007e30:	6010      	str	r0, [r2, #0]
 8007e32:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007e36:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007e3a:	f380 8811 	msr	BASEPRI, r0
 8007e3e:	f7ff f861 	bl	8006f04 <vTaskSwitchContext>
 8007e42:	f04f 0000 	mov.w	r0, #0
 8007e46:	f380 8811 	msr	BASEPRI, r0
 8007e4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007e4e:	6819      	ldr	r1, [r3, #0]
 8007e50:	6808      	ldr	r0, [r1, #0]
 8007e52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007e56:	f380 8809 	msr	PSP, r0
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	4770      	bx	lr

08007e60 <pxCurrentTCBConst>:
 8007e60:	20000930 	.word	0x20000930
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007e64:	bf00      	nop
 8007e66:	bf00      	nop

08007e68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e72:	f383 8811 	msr	BASEPRI, r3
 8007e76:	f3bf 8f6f 	isb	sy
 8007e7a:	f3bf 8f4f 	dsb	sy
 8007e7e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007e80:	f7fe ff82 	bl	8006d88 <xTaskIncrementTick>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d003      	beq.n	8007e92 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007e8a:	4b06      	ldr	r3, [pc, #24]	; (8007ea4 <SysTick_Handler+0x3c>)
 8007e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e90:	601a      	str	r2, [r3, #0]
 8007e92:	2300      	movs	r3, #0
 8007e94:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8007e9c:	bf00      	nop
 8007e9e:	3708      	adds	r7, #8
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}
 8007ea4:	e000ed04 	.word	0xe000ed04

08007ea8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007eac:	4b0a      	ldr	r3, [pc, #40]	; (8007ed8 <vPortSetupTimerInterrupt+0x30>)
 8007eae:	2200      	movs	r2, #0
 8007eb0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007eb2:	4b0a      	ldr	r3, [pc, #40]	; (8007edc <vPortSetupTimerInterrupt+0x34>)
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007eb8:	4b09      	ldr	r3, [pc, #36]	; (8007ee0 <vPortSetupTimerInterrupt+0x38>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a09      	ldr	r2, [pc, #36]	; (8007ee4 <vPortSetupTimerInterrupt+0x3c>)
 8007ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8007ec2:	099b      	lsrs	r3, r3, #6
 8007ec4:	4a08      	ldr	r2, [pc, #32]	; (8007ee8 <vPortSetupTimerInterrupt+0x40>)
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007eca:	4b03      	ldr	r3, [pc, #12]	; (8007ed8 <vPortSetupTimerInterrupt+0x30>)
 8007ecc:	2207      	movs	r2, #7
 8007ece:	601a      	str	r2, [r3, #0]
}
 8007ed0:	bf00      	nop
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bc80      	pop	{r7}
 8007ed6:	4770      	bx	lr
 8007ed8:	e000e010 	.word	0xe000e010
 8007edc:	e000e018 	.word	0xe000e018
 8007ee0:	2000001c 	.word	0x2000001c
 8007ee4:	10624dd3 	.word	0x10624dd3
 8007ee8:	e000e014 	.word	0xe000e014

08007eec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007ef2:	f3ef 8305 	mrs	r3, IPSR
 8007ef6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2b0f      	cmp	r3, #15
 8007efc:	d913      	bls.n	8007f26 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007efe:	4a15      	ldr	r2, [pc, #84]	; (8007f54 <vPortValidateInterruptPriority+0x68>)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	4413      	add	r3, r2
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007f08:	4b13      	ldr	r3, [pc, #76]	; (8007f58 <vPortValidateInterruptPriority+0x6c>)
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	7afa      	ldrb	r2, [r7, #11]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d209      	bcs.n	8007f26 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	607b      	str	r3, [r7, #4]
 8007f24:	e7fe      	b.n	8007f24 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007f26:	4b0d      	ldr	r3, [pc, #52]	; (8007f5c <vPortValidateInterruptPriority+0x70>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007f2e:	4b0c      	ldr	r3, [pc, #48]	; (8007f60 <vPortValidateInterruptPriority+0x74>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d909      	bls.n	8007f4a <vPortValidateInterruptPriority+0x5e>
 8007f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f3a:	f383 8811 	msr	BASEPRI, r3
 8007f3e:	f3bf 8f6f 	isb	sy
 8007f42:	f3bf 8f4f 	dsb	sy
 8007f46:	603b      	str	r3, [r7, #0]
 8007f48:	e7fe      	b.n	8007f48 <vPortValidateInterruptPriority+0x5c>
	}
 8007f4a:	bf00      	nop
 8007f4c:	3714      	adds	r7, #20
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bc80      	pop	{r7}
 8007f52:	4770      	bx	lr
 8007f54:	e000e3f0 	.word	0xe000e3f0
 8007f58:	20000f5c 	.word	0x20000f5c
 8007f5c:	e000ed0c 	.word	0xe000ed0c
 8007f60:	20000f60 	.word	0x20000f60

08007f64 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b08a      	sub	sp, #40	; 0x28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007f70:	f7fe fe52 	bl	8006c18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007f74:	4b57      	ldr	r3, [pc, #348]	; (80080d4 <pvPortMalloc+0x170>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d101      	bne.n	8007f80 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007f7c:	f000 f90c 	bl	8008198 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f80:	4b55      	ldr	r3, [pc, #340]	; (80080d8 <pvPortMalloc+0x174>)
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4013      	ands	r3, r2
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f040 808c 	bne.w	80080a6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d01c      	beq.n	8007fce <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007f94:	2208      	movs	r2, #8
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	4413      	add	r3, r2
 8007f9a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f003 0307 	and.w	r3, r3, #7
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d013      	beq.n	8007fce <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f023 0307 	bic.w	r3, r3, #7
 8007fac:	3308      	adds	r3, #8
 8007fae:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f003 0307 	and.w	r3, r3, #7
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d009      	beq.n	8007fce <pvPortMalloc+0x6a>
 8007fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	617b      	str	r3, [r7, #20]
 8007fcc:	e7fe      	b.n	8007fcc <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d068      	beq.n	80080a6 <pvPortMalloc+0x142>
 8007fd4:	4b41      	ldr	r3, [pc, #260]	; (80080dc <pvPortMalloc+0x178>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d863      	bhi.n	80080a6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007fde:	4b40      	ldr	r3, [pc, #256]	; (80080e0 <pvPortMalloc+0x17c>)
 8007fe0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007fe2:	4b3f      	ldr	r3, [pc, #252]	; (80080e0 <pvPortMalloc+0x17c>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fe8:	e004      	b.n	8007ff4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8007fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fec:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d903      	bls.n	8008006 <pvPortMalloc+0xa2>
 8007ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d1f1      	bne.n	8007fea <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008006:	4b33      	ldr	r3, [pc, #204]	; (80080d4 <pvPortMalloc+0x170>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800800c:	429a      	cmp	r2, r3
 800800e:	d04a      	beq.n	80080a6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008010:	6a3b      	ldr	r3, [r7, #32]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2208      	movs	r2, #8
 8008016:	4413      	add	r3, r2
 8008018:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800801a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	6a3b      	ldr	r3, [r7, #32]
 8008020:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008024:	685a      	ldr	r2, [r3, #4]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	1ad2      	subs	r2, r2, r3
 800802a:	2308      	movs	r3, #8
 800802c:	005b      	lsls	r3, r3, #1
 800802e:	429a      	cmp	r2, r3
 8008030:	d91e      	bls.n	8008070 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008032:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4413      	add	r3, r2
 8008038:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	f003 0307 	and.w	r3, r3, #7
 8008040:	2b00      	cmp	r3, #0
 8008042:	d009      	beq.n	8008058 <pvPortMalloc+0xf4>
 8008044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008048:	f383 8811 	msr	BASEPRI, r3
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	613b      	str	r3, [r7, #16]
 8008056:	e7fe      	b.n	8008056 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805a:	685a      	ldr	r2, [r3, #4]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	1ad2      	subs	r2, r2, r3
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800806a:	69b8      	ldr	r0, [r7, #24]
 800806c:	f000 f8f6 	bl	800825c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008070:	4b1a      	ldr	r3, [pc, #104]	; (80080dc <pvPortMalloc+0x178>)
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	1ad3      	subs	r3, r2, r3
 800807a:	4a18      	ldr	r2, [pc, #96]	; (80080dc <pvPortMalloc+0x178>)
 800807c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800807e:	4b17      	ldr	r3, [pc, #92]	; (80080dc <pvPortMalloc+0x178>)
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	4b18      	ldr	r3, [pc, #96]	; (80080e4 <pvPortMalloc+0x180>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	429a      	cmp	r2, r3
 8008088:	d203      	bcs.n	8008092 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800808a:	4b14      	ldr	r3, [pc, #80]	; (80080dc <pvPortMalloc+0x178>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a15      	ldr	r2, [pc, #84]	; (80080e4 <pvPortMalloc+0x180>)
 8008090:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008094:	685a      	ldr	r2, [r3, #4]
 8008096:	4b10      	ldr	r3, [pc, #64]	; (80080d8 <pvPortMalloc+0x174>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	431a      	orrs	r2, r3
 800809c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80080a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a2:	2200      	movs	r2, #0
 80080a4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80080a6:	f7fe fdc5 	bl	8006c34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	f003 0307 	and.w	r3, r3, #7
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d009      	beq.n	80080c8 <pvPortMalloc+0x164>
 80080b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	60fb      	str	r3, [r7, #12]
 80080c6:	e7fe      	b.n	80080c6 <pvPortMalloc+0x162>
	return pvReturn;
 80080c8:	69fb      	ldr	r3, [r7, #28]
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3728      	adds	r7, #40	; 0x28
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	20001d18 	.word	0x20001d18
 80080d8:	20001d24 	.word	0x20001d24
 80080dc:	20001d1c 	.word	0x20001d1c
 80080e0:	20001d10 	.word	0x20001d10
 80080e4:	20001d20 	.word	0x20001d20

080080e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b086      	sub	sp, #24
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d046      	beq.n	8008188 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80080fa:	2308      	movs	r3, #8
 80080fc:	425b      	negs	r3, r3
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	4413      	add	r3, r2
 8008102:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	685a      	ldr	r2, [r3, #4]
 800810c:	4b20      	ldr	r3, [pc, #128]	; (8008190 <vPortFree+0xa8>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4013      	ands	r3, r2
 8008112:	2b00      	cmp	r3, #0
 8008114:	d109      	bne.n	800812a <vPortFree+0x42>
 8008116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800811a:	f383 8811 	msr	BASEPRI, r3
 800811e:	f3bf 8f6f 	isb	sy
 8008122:	f3bf 8f4f 	dsb	sy
 8008126:	60fb      	str	r3, [r7, #12]
 8008128:	e7fe      	b.n	8008128 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d009      	beq.n	8008146 <vPortFree+0x5e>
 8008132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008136:	f383 8811 	msr	BASEPRI, r3
 800813a:	f3bf 8f6f 	isb	sy
 800813e:	f3bf 8f4f 	dsb	sy
 8008142:	60bb      	str	r3, [r7, #8]
 8008144:	e7fe      	b.n	8008144 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	685a      	ldr	r2, [r3, #4]
 800814a:	4b11      	ldr	r3, [pc, #68]	; (8008190 <vPortFree+0xa8>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4013      	ands	r3, r2
 8008150:	2b00      	cmp	r3, #0
 8008152:	d019      	beq.n	8008188 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d115      	bne.n	8008188 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	685a      	ldr	r2, [r3, #4]
 8008160:	4b0b      	ldr	r3, [pc, #44]	; (8008190 <vPortFree+0xa8>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	43db      	mvns	r3, r3
 8008166:	401a      	ands	r2, r3
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800816c:	f7fe fd54 	bl	8006c18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	685a      	ldr	r2, [r3, #4]
 8008174:	4b07      	ldr	r3, [pc, #28]	; (8008194 <vPortFree+0xac>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4413      	add	r3, r2
 800817a:	4a06      	ldr	r2, [pc, #24]	; (8008194 <vPortFree+0xac>)
 800817c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800817e:	6938      	ldr	r0, [r7, #16]
 8008180:	f000 f86c 	bl	800825c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008184:	f7fe fd56 	bl	8006c34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008188:	bf00      	nop
 800818a:	3718      	adds	r7, #24
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}
 8008190:	20001d24 	.word	0x20001d24
 8008194:	20001d1c 	.word	0x20001d1c

08008198 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008198:	b480      	push	{r7}
 800819a:	b085      	sub	sp, #20
 800819c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800819e:	f640 53ac 	movw	r3, #3500	; 0xdac
 80081a2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80081a4:	4b27      	ldr	r3, [pc, #156]	; (8008244 <prvHeapInit+0xac>)
 80081a6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f003 0307 	and.w	r3, r3, #7
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00c      	beq.n	80081cc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	3307      	adds	r3, #7
 80081b6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f023 0307 	bic.w	r3, r3, #7
 80081be:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80081c0:	68ba      	ldr	r2, [r7, #8]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	4a1f      	ldr	r2, [pc, #124]	; (8008244 <prvHeapInit+0xac>)
 80081c8:	4413      	add	r3, r2
 80081ca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80081d0:	4a1d      	ldr	r2, [pc, #116]	; (8008248 <prvHeapInit+0xb0>)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80081d6:	4b1c      	ldr	r3, [pc, #112]	; (8008248 <prvHeapInit+0xb0>)
 80081d8:	2200      	movs	r2, #0
 80081da:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	68ba      	ldr	r2, [r7, #8]
 80081e0:	4413      	add	r3, r2
 80081e2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80081e4:	2208      	movs	r2, #8
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	1a9b      	subs	r3, r3, r2
 80081ea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f023 0307 	bic.w	r3, r3, #7
 80081f2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	4a15      	ldr	r2, [pc, #84]	; (800824c <prvHeapInit+0xb4>)
 80081f8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80081fa:	4b14      	ldr	r3, [pc, #80]	; (800824c <prvHeapInit+0xb4>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2200      	movs	r2, #0
 8008200:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008202:	4b12      	ldr	r3, [pc, #72]	; (800824c <prvHeapInit+0xb4>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	2200      	movs	r2, #0
 8008208:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	1ad2      	subs	r2, r2, r3
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008218:	4b0c      	ldr	r3, [pc, #48]	; (800824c <prvHeapInit+0xb4>)
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	4a0a      	ldr	r2, [pc, #40]	; (8008250 <prvHeapInit+0xb8>)
 8008226:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	4a09      	ldr	r2, [pc, #36]	; (8008254 <prvHeapInit+0xbc>)
 800822e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008230:	4b09      	ldr	r3, [pc, #36]	; (8008258 <prvHeapInit+0xc0>)
 8008232:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008236:	601a      	str	r2, [r3, #0]
}
 8008238:	bf00      	nop
 800823a:	3714      	adds	r7, #20
 800823c:	46bd      	mov	sp, r7
 800823e:	bc80      	pop	{r7}
 8008240:	4770      	bx	lr
 8008242:	bf00      	nop
 8008244:	20000f64 	.word	0x20000f64
 8008248:	20001d10 	.word	0x20001d10
 800824c:	20001d18 	.word	0x20001d18
 8008250:	20001d20 	.word	0x20001d20
 8008254:	20001d1c 	.word	0x20001d1c
 8008258:	20001d24 	.word	0x20001d24

0800825c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800825c:	b480      	push	{r7}
 800825e:	b085      	sub	sp, #20
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008264:	4b27      	ldr	r3, [pc, #156]	; (8008304 <prvInsertBlockIntoFreeList+0xa8>)
 8008266:	60fb      	str	r3, [r7, #12]
 8008268:	e002      	b.n	8008270 <prvInsertBlockIntoFreeList+0x14>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	60fb      	str	r3, [r7, #12]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	429a      	cmp	r2, r3
 8008278:	d8f7      	bhi.n	800826a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	68ba      	ldr	r2, [r7, #8]
 8008284:	4413      	add	r3, r2
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	429a      	cmp	r2, r3
 800828a:	d108      	bne.n	800829e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	685a      	ldr	r2, [r3, #4]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	441a      	add	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	68ba      	ldr	r2, [r7, #8]
 80082a8:	441a      	add	r2, r3
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d118      	bne.n	80082e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	4b14      	ldr	r3, [pc, #80]	; (8008308 <prvInsertBlockIntoFreeList+0xac>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d00d      	beq.n	80082da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	685a      	ldr	r2, [r3, #4]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	441a      	add	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	601a      	str	r2, [r3, #0]
 80082d8:	e008      	b.n	80082ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80082da:	4b0b      	ldr	r3, [pc, #44]	; (8008308 <prvInsertBlockIntoFreeList+0xac>)
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	601a      	str	r2, [r3, #0]
 80082e2:	e003      	b.n	80082ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d002      	beq.n	80082fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082fa:	bf00      	nop
 80082fc:	3714      	adds	r7, #20
 80082fe:	46bd      	mov	sp, r7
 8008300:	bc80      	pop	{r7}
 8008302:	4770      	bx	lr
 8008304:	20001d10 	.word	0x20001d10
 8008308:	20001d18 	.word	0x20001d18

0800830c <atoi>:
 800830c:	220a      	movs	r2, #10
 800830e:	2100      	movs	r1, #0
 8008310:	f000 b986 	b.w	8008620 <strtol>

08008314 <__errno>:
 8008314:	4b01      	ldr	r3, [pc, #4]	; (800831c <__errno+0x8>)
 8008316:	6818      	ldr	r0, [r3, #0]
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop
 800831c:	20000050 	.word	0x20000050

08008320 <__libc_init_array>:
 8008320:	b570      	push	{r4, r5, r6, lr}
 8008322:	2500      	movs	r5, #0
 8008324:	4e0c      	ldr	r6, [pc, #48]	; (8008358 <__libc_init_array+0x38>)
 8008326:	4c0d      	ldr	r4, [pc, #52]	; (800835c <__libc_init_array+0x3c>)
 8008328:	1ba4      	subs	r4, r4, r6
 800832a:	10a4      	asrs	r4, r4, #2
 800832c:	42a5      	cmp	r5, r4
 800832e:	d109      	bne.n	8008344 <__libc_init_array+0x24>
 8008330:	f000 fa24 	bl	800877c <_init>
 8008334:	2500      	movs	r5, #0
 8008336:	4e0a      	ldr	r6, [pc, #40]	; (8008360 <__libc_init_array+0x40>)
 8008338:	4c0a      	ldr	r4, [pc, #40]	; (8008364 <__libc_init_array+0x44>)
 800833a:	1ba4      	subs	r4, r4, r6
 800833c:	10a4      	asrs	r4, r4, #2
 800833e:	42a5      	cmp	r5, r4
 8008340:	d105      	bne.n	800834e <__libc_init_array+0x2e>
 8008342:	bd70      	pop	{r4, r5, r6, pc}
 8008344:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008348:	4798      	blx	r3
 800834a:	3501      	adds	r5, #1
 800834c:	e7ee      	b.n	800832c <__libc_init_array+0xc>
 800834e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008352:	4798      	blx	r3
 8008354:	3501      	adds	r5, #1
 8008356:	e7f2      	b.n	800833e <__libc_init_array+0x1e>
 8008358:	08009730 	.word	0x08009730
 800835c:	08009730 	.word	0x08009730
 8008360:	08009730 	.word	0x08009730
 8008364:	08009734 	.word	0x08009734

08008368 <memcmp>:
 8008368:	b530      	push	{r4, r5, lr}
 800836a:	2400      	movs	r4, #0
 800836c:	42a2      	cmp	r2, r4
 800836e:	d101      	bne.n	8008374 <memcmp+0xc>
 8008370:	2000      	movs	r0, #0
 8008372:	e007      	b.n	8008384 <memcmp+0x1c>
 8008374:	5d03      	ldrb	r3, [r0, r4]
 8008376:	3401      	adds	r4, #1
 8008378:	190d      	adds	r5, r1, r4
 800837a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800837e:	42ab      	cmp	r3, r5
 8008380:	d0f4      	beq.n	800836c <memcmp+0x4>
 8008382:	1b58      	subs	r0, r3, r5
 8008384:	bd30      	pop	{r4, r5, pc}

08008386 <memcpy>:
 8008386:	b510      	push	{r4, lr}
 8008388:	1e43      	subs	r3, r0, #1
 800838a:	440a      	add	r2, r1
 800838c:	4291      	cmp	r1, r2
 800838e:	d100      	bne.n	8008392 <memcpy+0xc>
 8008390:	bd10      	pop	{r4, pc}
 8008392:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008396:	f803 4f01 	strb.w	r4, [r3, #1]!
 800839a:	e7f7      	b.n	800838c <memcpy+0x6>

0800839c <memmove>:
 800839c:	4288      	cmp	r0, r1
 800839e:	b510      	push	{r4, lr}
 80083a0:	eb01 0302 	add.w	r3, r1, r2
 80083a4:	d807      	bhi.n	80083b6 <memmove+0x1a>
 80083a6:	1e42      	subs	r2, r0, #1
 80083a8:	4299      	cmp	r1, r3
 80083aa:	d00a      	beq.n	80083c2 <memmove+0x26>
 80083ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083b0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80083b4:	e7f8      	b.n	80083a8 <memmove+0xc>
 80083b6:	4283      	cmp	r3, r0
 80083b8:	d9f5      	bls.n	80083a6 <memmove+0xa>
 80083ba:	1881      	adds	r1, r0, r2
 80083bc:	1ad2      	subs	r2, r2, r3
 80083be:	42d3      	cmn	r3, r2
 80083c0:	d100      	bne.n	80083c4 <memmove+0x28>
 80083c2:	bd10      	pop	{r4, pc}
 80083c4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083c8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80083cc:	e7f7      	b.n	80083be <memmove+0x22>

080083ce <memset>:
 80083ce:	4603      	mov	r3, r0
 80083d0:	4402      	add	r2, r0
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d100      	bne.n	80083d8 <memset+0xa>
 80083d6:	4770      	bx	lr
 80083d8:	f803 1b01 	strb.w	r1, [r3], #1
 80083dc:	e7f9      	b.n	80083d2 <memset+0x4>

080083de <strcat>:
 80083de:	4603      	mov	r3, r0
 80083e0:	b510      	push	{r4, lr}
 80083e2:	781a      	ldrb	r2, [r3, #0]
 80083e4:	1c5c      	adds	r4, r3, #1
 80083e6:	b93a      	cbnz	r2, 80083f8 <strcat+0x1a>
 80083e8:	3b01      	subs	r3, #1
 80083ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083f2:	2a00      	cmp	r2, #0
 80083f4:	d1f9      	bne.n	80083ea <strcat+0xc>
 80083f6:	bd10      	pop	{r4, pc}
 80083f8:	4623      	mov	r3, r4
 80083fa:	e7f2      	b.n	80083e2 <strcat+0x4>

080083fc <strchr>:
 80083fc:	b2c9      	uxtb	r1, r1
 80083fe:	4603      	mov	r3, r0
 8008400:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008404:	b11a      	cbz	r2, 800840e <strchr+0x12>
 8008406:	428a      	cmp	r2, r1
 8008408:	d1f9      	bne.n	80083fe <strchr+0x2>
 800840a:	4618      	mov	r0, r3
 800840c:	4770      	bx	lr
 800840e:	2900      	cmp	r1, #0
 8008410:	bf18      	it	ne
 8008412:	2300      	movne	r3, #0
 8008414:	e7f9      	b.n	800840a <strchr+0xe>

08008416 <strcpy>:
 8008416:	4603      	mov	r3, r0
 8008418:	f811 2b01 	ldrb.w	r2, [r1], #1
 800841c:	f803 2b01 	strb.w	r2, [r3], #1
 8008420:	2a00      	cmp	r2, #0
 8008422:	d1f9      	bne.n	8008418 <strcpy+0x2>
 8008424:	4770      	bx	lr

08008426 <strncmp>:
 8008426:	b510      	push	{r4, lr}
 8008428:	b16a      	cbz	r2, 8008446 <strncmp+0x20>
 800842a:	3901      	subs	r1, #1
 800842c:	1884      	adds	r4, r0, r2
 800842e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008432:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008436:	4293      	cmp	r3, r2
 8008438:	d103      	bne.n	8008442 <strncmp+0x1c>
 800843a:	42a0      	cmp	r0, r4
 800843c:	d001      	beq.n	8008442 <strncmp+0x1c>
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1f5      	bne.n	800842e <strncmp+0x8>
 8008442:	1a98      	subs	r0, r3, r2
 8008444:	bd10      	pop	{r4, pc}
 8008446:	4610      	mov	r0, r2
 8008448:	e7fc      	b.n	8008444 <strncmp+0x1e>

0800844a <strstr>:
 800844a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800844c:	7803      	ldrb	r3, [r0, #0]
 800844e:	b17b      	cbz	r3, 8008470 <strstr+0x26>
 8008450:	4604      	mov	r4, r0
 8008452:	7823      	ldrb	r3, [r4, #0]
 8008454:	4620      	mov	r0, r4
 8008456:	1c66      	adds	r6, r4, #1
 8008458:	b17b      	cbz	r3, 800847a <strstr+0x30>
 800845a:	1e4a      	subs	r2, r1, #1
 800845c:	1e63      	subs	r3, r4, #1
 800845e:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8008462:	b14d      	cbz	r5, 8008478 <strstr+0x2e>
 8008464:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8008468:	4634      	mov	r4, r6
 800846a:	42af      	cmp	r7, r5
 800846c:	d0f7      	beq.n	800845e <strstr+0x14>
 800846e:	e7f0      	b.n	8008452 <strstr+0x8>
 8008470:	780b      	ldrb	r3, [r1, #0]
 8008472:	2b00      	cmp	r3, #0
 8008474:	bf18      	it	ne
 8008476:	2000      	movne	r0, #0
 8008478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800847a:	4618      	mov	r0, r3
 800847c:	e7fc      	b.n	8008478 <strstr+0x2e>
	...

08008480 <strtok>:
 8008480:	4b13      	ldr	r3, [pc, #76]	; (80084d0 <strtok+0x50>)
 8008482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008486:	681d      	ldr	r5, [r3, #0]
 8008488:	4606      	mov	r6, r0
 800848a:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800848c:	460f      	mov	r7, r1
 800848e:	b9b4      	cbnz	r4, 80084be <strtok+0x3e>
 8008490:	2050      	movs	r0, #80	; 0x50
 8008492:	f000 f8df 	bl	8008654 <malloc>
 8008496:	65a8      	str	r0, [r5, #88]	; 0x58
 8008498:	e9c0 4400 	strd	r4, r4, [r0]
 800849c:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80084a0:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80084a4:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80084a8:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80084ac:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80084b0:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80084b4:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80084b8:	6184      	str	r4, [r0, #24]
 80084ba:	7704      	strb	r4, [r0, #28]
 80084bc:	6244      	str	r4, [r0, #36]	; 0x24
 80084be:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80084c0:	4639      	mov	r1, r7
 80084c2:	4630      	mov	r0, r6
 80084c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084c8:	2301      	movs	r3, #1
 80084ca:	f000 b803 	b.w	80084d4 <__strtok_r>
 80084ce:	bf00      	nop
 80084d0:	20000050 	.word	0x20000050

080084d4 <__strtok_r>:
 80084d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084d6:	b918      	cbnz	r0, 80084e0 <__strtok_r+0xc>
 80084d8:	6810      	ldr	r0, [r2, #0]
 80084da:	b908      	cbnz	r0, 80084e0 <__strtok_r+0xc>
 80084dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084de:	4620      	mov	r0, r4
 80084e0:	4604      	mov	r4, r0
 80084e2:	460f      	mov	r7, r1
 80084e4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80084e8:	f817 6b01 	ldrb.w	r6, [r7], #1
 80084ec:	b91e      	cbnz	r6, 80084f6 <__strtok_r+0x22>
 80084ee:	b96d      	cbnz	r5, 800850c <__strtok_r+0x38>
 80084f0:	6015      	str	r5, [r2, #0]
 80084f2:	4628      	mov	r0, r5
 80084f4:	e7f2      	b.n	80084dc <__strtok_r+0x8>
 80084f6:	42b5      	cmp	r5, r6
 80084f8:	d1f6      	bne.n	80084e8 <__strtok_r+0x14>
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1ef      	bne.n	80084de <__strtok_r+0xa>
 80084fe:	6014      	str	r4, [r2, #0]
 8008500:	7003      	strb	r3, [r0, #0]
 8008502:	e7eb      	b.n	80084dc <__strtok_r+0x8>
 8008504:	462b      	mov	r3, r5
 8008506:	e00d      	b.n	8008524 <__strtok_r+0x50>
 8008508:	b926      	cbnz	r6, 8008514 <__strtok_r+0x40>
 800850a:	461c      	mov	r4, r3
 800850c:	4623      	mov	r3, r4
 800850e:	460f      	mov	r7, r1
 8008510:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008514:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008518:	42b5      	cmp	r5, r6
 800851a:	d1f5      	bne.n	8008508 <__strtok_r+0x34>
 800851c:	2d00      	cmp	r5, #0
 800851e:	d0f1      	beq.n	8008504 <__strtok_r+0x30>
 8008520:	2100      	movs	r1, #0
 8008522:	7021      	strb	r1, [r4, #0]
 8008524:	6013      	str	r3, [r2, #0]
 8008526:	e7d9      	b.n	80084dc <__strtok_r+0x8>

08008528 <_strtol_l.isra.0>:
 8008528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800852c:	4680      	mov	r8, r0
 800852e:	4689      	mov	r9, r1
 8008530:	4692      	mov	sl, r2
 8008532:	461e      	mov	r6, r3
 8008534:	460f      	mov	r7, r1
 8008536:	463d      	mov	r5, r7
 8008538:	9808      	ldr	r0, [sp, #32]
 800853a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800853e:	f000 f885 	bl	800864c <__locale_ctype_ptr_l>
 8008542:	4420      	add	r0, r4
 8008544:	7843      	ldrb	r3, [r0, #1]
 8008546:	f013 0308 	ands.w	r3, r3, #8
 800854a:	d132      	bne.n	80085b2 <_strtol_l.isra.0+0x8a>
 800854c:	2c2d      	cmp	r4, #45	; 0x2d
 800854e:	d132      	bne.n	80085b6 <_strtol_l.isra.0+0x8e>
 8008550:	2201      	movs	r2, #1
 8008552:	787c      	ldrb	r4, [r7, #1]
 8008554:	1cbd      	adds	r5, r7, #2
 8008556:	2e00      	cmp	r6, #0
 8008558:	d05d      	beq.n	8008616 <_strtol_l.isra.0+0xee>
 800855a:	2e10      	cmp	r6, #16
 800855c:	d109      	bne.n	8008572 <_strtol_l.isra.0+0x4a>
 800855e:	2c30      	cmp	r4, #48	; 0x30
 8008560:	d107      	bne.n	8008572 <_strtol_l.isra.0+0x4a>
 8008562:	782b      	ldrb	r3, [r5, #0]
 8008564:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008568:	2b58      	cmp	r3, #88	; 0x58
 800856a:	d14f      	bne.n	800860c <_strtol_l.isra.0+0xe4>
 800856c:	2610      	movs	r6, #16
 800856e:	786c      	ldrb	r4, [r5, #1]
 8008570:	3502      	adds	r5, #2
 8008572:	2a00      	cmp	r2, #0
 8008574:	bf14      	ite	ne
 8008576:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800857a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800857e:	2700      	movs	r7, #0
 8008580:	fbb1 fcf6 	udiv	ip, r1, r6
 8008584:	4638      	mov	r0, r7
 8008586:	fb06 1e1c 	mls	lr, r6, ip, r1
 800858a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800858e:	2b09      	cmp	r3, #9
 8008590:	d817      	bhi.n	80085c2 <_strtol_l.isra.0+0x9a>
 8008592:	461c      	mov	r4, r3
 8008594:	42a6      	cmp	r6, r4
 8008596:	dd23      	ble.n	80085e0 <_strtol_l.isra.0+0xb8>
 8008598:	1c7b      	adds	r3, r7, #1
 800859a:	d007      	beq.n	80085ac <_strtol_l.isra.0+0x84>
 800859c:	4584      	cmp	ip, r0
 800859e:	d31c      	bcc.n	80085da <_strtol_l.isra.0+0xb2>
 80085a0:	d101      	bne.n	80085a6 <_strtol_l.isra.0+0x7e>
 80085a2:	45a6      	cmp	lr, r4
 80085a4:	db19      	blt.n	80085da <_strtol_l.isra.0+0xb2>
 80085a6:	2701      	movs	r7, #1
 80085a8:	fb00 4006 	mla	r0, r0, r6, r4
 80085ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80085b0:	e7eb      	b.n	800858a <_strtol_l.isra.0+0x62>
 80085b2:	462f      	mov	r7, r5
 80085b4:	e7bf      	b.n	8008536 <_strtol_l.isra.0+0xe>
 80085b6:	2c2b      	cmp	r4, #43	; 0x2b
 80085b8:	bf04      	itt	eq
 80085ba:	1cbd      	addeq	r5, r7, #2
 80085bc:	787c      	ldrbeq	r4, [r7, #1]
 80085be:	461a      	mov	r2, r3
 80085c0:	e7c9      	b.n	8008556 <_strtol_l.isra.0+0x2e>
 80085c2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80085c6:	2b19      	cmp	r3, #25
 80085c8:	d801      	bhi.n	80085ce <_strtol_l.isra.0+0xa6>
 80085ca:	3c37      	subs	r4, #55	; 0x37
 80085cc:	e7e2      	b.n	8008594 <_strtol_l.isra.0+0x6c>
 80085ce:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80085d2:	2b19      	cmp	r3, #25
 80085d4:	d804      	bhi.n	80085e0 <_strtol_l.isra.0+0xb8>
 80085d6:	3c57      	subs	r4, #87	; 0x57
 80085d8:	e7dc      	b.n	8008594 <_strtol_l.isra.0+0x6c>
 80085da:	f04f 37ff 	mov.w	r7, #4294967295
 80085de:	e7e5      	b.n	80085ac <_strtol_l.isra.0+0x84>
 80085e0:	1c7b      	adds	r3, r7, #1
 80085e2:	d108      	bne.n	80085f6 <_strtol_l.isra.0+0xce>
 80085e4:	2322      	movs	r3, #34	; 0x22
 80085e6:	4608      	mov	r0, r1
 80085e8:	f8c8 3000 	str.w	r3, [r8]
 80085ec:	f1ba 0f00 	cmp.w	sl, #0
 80085f0:	d107      	bne.n	8008602 <_strtol_l.isra.0+0xda>
 80085f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085f6:	b102      	cbz	r2, 80085fa <_strtol_l.isra.0+0xd2>
 80085f8:	4240      	negs	r0, r0
 80085fa:	f1ba 0f00 	cmp.w	sl, #0
 80085fe:	d0f8      	beq.n	80085f2 <_strtol_l.isra.0+0xca>
 8008600:	b10f      	cbz	r7, 8008606 <_strtol_l.isra.0+0xde>
 8008602:	f105 39ff 	add.w	r9, r5, #4294967295
 8008606:	f8ca 9000 	str.w	r9, [sl]
 800860a:	e7f2      	b.n	80085f2 <_strtol_l.isra.0+0xca>
 800860c:	2430      	movs	r4, #48	; 0x30
 800860e:	2e00      	cmp	r6, #0
 8008610:	d1af      	bne.n	8008572 <_strtol_l.isra.0+0x4a>
 8008612:	2608      	movs	r6, #8
 8008614:	e7ad      	b.n	8008572 <_strtol_l.isra.0+0x4a>
 8008616:	2c30      	cmp	r4, #48	; 0x30
 8008618:	d0a3      	beq.n	8008562 <_strtol_l.isra.0+0x3a>
 800861a:	260a      	movs	r6, #10
 800861c:	e7a9      	b.n	8008572 <_strtol_l.isra.0+0x4a>
	...

08008620 <strtol>:
 8008620:	4b08      	ldr	r3, [pc, #32]	; (8008644 <strtol+0x24>)
 8008622:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008624:	681c      	ldr	r4, [r3, #0]
 8008626:	4d08      	ldr	r5, [pc, #32]	; (8008648 <strtol+0x28>)
 8008628:	6a23      	ldr	r3, [r4, #32]
 800862a:	2b00      	cmp	r3, #0
 800862c:	bf08      	it	eq
 800862e:	462b      	moveq	r3, r5
 8008630:	9300      	str	r3, [sp, #0]
 8008632:	4613      	mov	r3, r2
 8008634:	460a      	mov	r2, r1
 8008636:	4601      	mov	r1, r0
 8008638:	4620      	mov	r0, r4
 800863a:	f7ff ff75 	bl	8008528 <_strtol_l.isra.0>
 800863e:	b003      	add	sp, #12
 8008640:	bd30      	pop	{r4, r5, pc}
 8008642:	bf00      	nop
 8008644:	20000050 	.word	0x20000050
 8008648:	200000b4 	.word	0x200000b4

0800864c <__locale_ctype_ptr_l>:
 800864c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008650:	4770      	bx	lr
	...

08008654 <malloc>:
 8008654:	4b02      	ldr	r3, [pc, #8]	; (8008660 <malloc+0xc>)
 8008656:	4601      	mov	r1, r0
 8008658:	6818      	ldr	r0, [r3, #0]
 800865a:	f000 b815 	b.w	8008688 <_malloc_r>
 800865e:	bf00      	nop
 8008660:	20000050 	.word	0x20000050

08008664 <__ascii_mbtowc>:
 8008664:	b082      	sub	sp, #8
 8008666:	b901      	cbnz	r1, 800866a <__ascii_mbtowc+0x6>
 8008668:	a901      	add	r1, sp, #4
 800866a:	b142      	cbz	r2, 800867e <__ascii_mbtowc+0x1a>
 800866c:	b14b      	cbz	r3, 8008682 <__ascii_mbtowc+0x1e>
 800866e:	7813      	ldrb	r3, [r2, #0]
 8008670:	600b      	str	r3, [r1, #0]
 8008672:	7812      	ldrb	r2, [r2, #0]
 8008674:	1c10      	adds	r0, r2, #0
 8008676:	bf18      	it	ne
 8008678:	2001      	movne	r0, #1
 800867a:	b002      	add	sp, #8
 800867c:	4770      	bx	lr
 800867e:	4610      	mov	r0, r2
 8008680:	e7fb      	b.n	800867a <__ascii_mbtowc+0x16>
 8008682:	f06f 0001 	mvn.w	r0, #1
 8008686:	e7f8      	b.n	800867a <__ascii_mbtowc+0x16>

08008688 <_malloc_r>:
 8008688:	b570      	push	{r4, r5, r6, lr}
 800868a:	1ccd      	adds	r5, r1, #3
 800868c:	f025 0503 	bic.w	r5, r5, #3
 8008690:	3508      	adds	r5, #8
 8008692:	2d0c      	cmp	r5, #12
 8008694:	bf38      	it	cc
 8008696:	250c      	movcc	r5, #12
 8008698:	2d00      	cmp	r5, #0
 800869a:	4606      	mov	r6, r0
 800869c:	db01      	blt.n	80086a2 <_malloc_r+0x1a>
 800869e:	42a9      	cmp	r1, r5
 80086a0:	d903      	bls.n	80086aa <_malloc_r+0x22>
 80086a2:	230c      	movs	r3, #12
 80086a4:	6033      	str	r3, [r6, #0]
 80086a6:	2000      	movs	r0, #0
 80086a8:	bd70      	pop	{r4, r5, r6, pc}
 80086aa:	f000 f864 	bl	8008776 <__malloc_lock>
 80086ae:	4a21      	ldr	r2, [pc, #132]	; (8008734 <_malloc_r+0xac>)
 80086b0:	6814      	ldr	r4, [r2, #0]
 80086b2:	4621      	mov	r1, r4
 80086b4:	b991      	cbnz	r1, 80086dc <_malloc_r+0x54>
 80086b6:	4c20      	ldr	r4, [pc, #128]	; (8008738 <_malloc_r+0xb0>)
 80086b8:	6823      	ldr	r3, [r4, #0]
 80086ba:	b91b      	cbnz	r3, 80086c4 <_malloc_r+0x3c>
 80086bc:	4630      	mov	r0, r6
 80086be:	f000 f83d 	bl	800873c <_sbrk_r>
 80086c2:	6020      	str	r0, [r4, #0]
 80086c4:	4629      	mov	r1, r5
 80086c6:	4630      	mov	r0, r6
 80086c8:	f000 f838 	bl	800873c <_sbrk_r>
 80086cc:	1c43      	adds	r3, r0, #1
 80086ce:	d124      	bne.n	800871a <_malloc_r+0x92>
 80086d0:	230c      	movs	r3, #12
 80086d2:	4630      	mov	r0, r6
 80086d4:	6033      	str	r3, [r6, #0]
 80086d6:	f000 f84f 	bl	8008778 <__malloc_unlock>
 80086da:	e7e4      	b.n	80086a6 <_malloc_r+0x1e>
 80086dc:	680b      	ldr	r3, [r1, #0]
 80086de:	1b5b      	subs	r3, r3, r5
 80086e0:	d418      	bmi.n	8008714 <_malloc_r+0x8c>
 80086e2:	2b0b      	cmp	r3, #11
 80086e4:	d90f      	bls.n	8008706 <_malloc_r+0x7e>
 80086e6:	600b      	str	r3, [r1, #0]
 80086e8:	18cc      	adds	r4, r1, r3
 80086ea:	50cd      	str	r5, [r1, r3]
 80086ec:	4630      	mov	r0, r6
 80086ee:	f000 f843 	bl	8008778 <__malloc_unlock>
 80086f2:	f104 000b 	add.w	r0, r4, #11
 80086f6:	1d23      	adds	r3, r4, #4
 80086f8:	f020 0007 	bic.w	r0, r0, #7
 80086fc:	1ac3      	subs	r3, r0, r3
 80086fe:	d0d3      	beq.n	80086a8 <_malloc_r+0x20>
 8008700:	425a      	negs	r2, r3
 8008702:	50e2      	str	r2, [r4, r3]
 8008704:	e7d0      	b.n	80086a8 <_malloc_r+0x20>
 8008706:	684b      	ldr	r3, [r1, #4]
 8008708:	428c      	cmp	r4, r1
 800870a:	bf16      	itet	ne
 800870c:	6063      	strne	r3, [r4, #4]
 800870e:	6013      	streq	r3, [r2, #0]
 8008710:	460c      	movne	r4, r1
 8008712:	e7eb      	b.n	80086ec <_malloc_r+0x64>
 8008714:	460c      	mov	r4, r1
 8008716:	6849      	ldr	r1, [r1, #4]
 8008718:	e7cc      	b.n	80086b4 <_malloc_r+0x2c>
 800871a:	1cc4      	adds	r4, r0, #3
 800871c:	f024 0403 	bic.w	r4, r4, #3
 8008720:	42a0      	cmp	r0, r4
 8008722:	d005      	beq.n	8008730 <_malloc_r+0xa8>
 8008724:	1a21      	subs	r1, r4, r0
 8008726:	4630      	mov	r0, r6
 8008728:	f000 f808 	bl	800873c <_sbrk_r>
 800872c:	3001      	adds	r0, #1
 800872e:	d0cf      	beq.n	80086d0 <_malloc_r+0x48>
 8008730:	6025      	str	r5, [r4, #0]
 8008732:	e7db      	b.n	80086ec <_malloc_r+0x64>
 8008734:	20001d28 	.word	0x20001d28
 8008738:	20001d2c 	.word	0x20001d2c

0800873c <_sbrk_r>:
 800873c:	b538      	push	{r3, r4, r5, lr}
 800873e:	2300      	movs	r3, #0
 8008740:	4c05      	ldr	r4, [pc, #20]	; (8008758 <_sbrk_r+0x1c>)
 8008742:	4605      	mov	r5, r0
 8008744:	4608      	mov	r0, r1
 8008746:	6023      	str	r3, [r4, #0]
 8008748:	f7f9 fe1e 	bl	8002388 <_sbrk>
 800874c:	1c43      	adds	r3, r0, #1
 800874e:	d102      	bne.n	8008756 <_sbrk_r+0x1a>
 8008750:	6823      	ldr	r3, [r4, #0]
 8008752:	b103      	cbz	r3, 8008756 <_sbrk_r+0x1a>
 8008754:	602b      	str	r3, [r5, #0]
 8008756:	bd38      	pop	{r3, r4, r5, pc}
 8008758:	20003038 	.word	0x20003038

0800875c <__ascii_wctomb>:
 800875c:	b149      	cbz	r1, 8008772 <__ascii_wctomb+0x16>
 800875e:	2aff      	cmp	r2, #255	; 0xff
 8008760:	bf8b      	itete	hi
 8008762:	238a      	movhi	r3, #138	; 0x8a
 8008764:	700a      	strbls	r2, [r1, #0]
 8008766:	6003      	strhi	r3, [r0, #0]
 8008768:	2001      	movls	r0, #1
 800876a:	bf88      	it	hi
 800876c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008770:	4770      	bx	lr
 8008772:	4608      	mov	r0, r1
 8008774:	4770      	bx	lr

08008776 <__malloc_lock>:
 8008776:	4770      	bx	lr

08008778 <__malloc_unlock>:
 8008778:	4770      	bx	lr
	...

0800877c <_init>:
 800877c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800877e:	bf00      	nop
 8008780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008782:	bc08      	pop	{r3}
 8008784:	469e      	mov	lr, r3
 8008786:	4770      	bx	lr

08008788 <_fini>:
 8008788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800878a:	bf00      	nop
 800878c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800878e:	bc08      	pop	{r3}
 8008790:	469e      	mov	lr, r3
 8008792:	4770      	bx	lr
