{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79977,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79992,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00022541,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000135004,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.67275e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000135004,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 10.0096,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 55.0528,
	"finish__design__instance__count__class:timing_repair_buffer": 20,
	"finish__design__instance__area__class:timing_repair_buffer": 107.603,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 3.7536,
	"finish__design__instance__count__class:sequential_cell": 16,
	"finish__design__instance__area__class:sequential_cell": 402.886,
	"finish__design__instance__count__class:multi_input_combinational_cell": 44,
	"finish__design__instance__area__class:multi_input_combinational_cell": 424.157,
	"finish__design__instance__count": 87,
	"finish__design__instance__area": 1003.46,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.43065,
	"finish__clock__skew__setup": 0.000977662,
	"finish__clock__skew__hold": 0.000977662,
	"finish__timing__drv__max_slew_limit": 0.788205,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.922169,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000384282,
	"finish__power__switching__total": 0.000166572,
	"finish__power__leakage__total": 4.73192e-10,
	"finish__power__total": 0.000550855,
	"finish__design__io": 20,
	"finish__design__die__area": 5720.65,
	"finish__design__core__area": 5172.46,
	"finish__design__instance__count": 157,
	"finish__design__instance__area": 1091.05,
	"finish__design__instance__count__stdcell": 157,
	"finish__design__instance__area__stdcell": 1091.05,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.210934,
	"finish__design__instance__utilization__stdcell": 0.210934,
	"finish__design__rows": 26,
	"finish__design__rows:unithd": 26,
	"finish__design__sites": 4134,
	"finish__design__sites:unithd": 4134,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}