****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sat May 20 08:42:22 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Mode: scan
  Clock: PCI_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  occ_int2/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[1]/CLK
                                               0.92                       rp-+       Cmax
  occ_int2/U_clk_control_i_2/pipeline_or_tree_l_reg/CLK
                                               0.86     0.06      0.00    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: scan
  Clock: SYS_2x_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
                                               1.34                       rp-+       Cmax
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
                                               1.25     0.09      0.00    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: scan
  Clock: SDRAM_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
                                               1.17                       rp-+       Cmax
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
                                               1.09     0.08      0.00    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: scan
  Clock: SYS_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
                                               1.63                       rp-+       Cmax
  I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
                                               1.50     0.12      0.00    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: scan
  Clock: ate_clk

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_BLENDER_0/result_reg_28_/CLK               1.15                       rp-+       Cmax
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1
                                               0.95     0.04      0.16    rp-+       Cmax

---------------------------------------------------------------------------------------------------
1
