
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -370 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/liangyongning/mypro/Stardust/Stardust/pa.fromNetlist.tcl
# create_project -name Stardust -dir "/home/liangyongning/mypro/Stardust/Stardust/planAhead_run_4" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/liangyongning/mypro/Stardust/Stardust/cpu_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/liangyongning/mypro/Stardust/Stardust} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "cpu_top.ucf" [current_fileset -constrset]
Adding file '/home/liangyongning/mypro/Stardust/Stardust/cpu_top.ucf' to fileset 'constrs_1'
# add_files [list {cpu_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu_top.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cpu_top.edif ...
ngc2edif: Total memory usage is 103664 kilobytes

Parsing EDIF File [./planAhead_run_4/Stardust.data/cache/cpu_top_ngc_61e18574.edif]
Finished Parsing EDIF File [./planAhead_run_4/Stardust.data/cache/cpu_top_ngc_61e18574.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/liangyongning/mypro/Stardust/Stardust/cpu_top.ucf]
Finished Parsing UCF File [/home/liangyongning/mypro/Stardust/Stardust/cpu_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 87aeba40
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2906.102 ; gain = 131.184
startgroup
set_property package_pin F8 [get_ports {top_left_dyp[6]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {top_left_dyp[5]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {top_left_dyp[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {top_left_dyp[3]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {top_left_dyp[2]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {top_left_dyp[1]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {top_left_dyp[0]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {top_rigth_dyp[6]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {top_rigth_dyp[5]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {top_rigth_dyp[5]}]
endgroup
startgroup
set_property package_pin G9 [get_ports {top_rigth_dyp[4]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {top_rigth_dyp[3]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {top_rigth_dyp[2]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {top_rigth_dyp[1]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {top_rigth_dyp[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {top_rigth_dyp[0]}]]
set_property is_loc_fixed true [get_ports [list  {top_rigth_dyp[0]}]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jan  5 10:22:29 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
