{"index": 394, "svad": "This property verifies that the signal xwb_adr_o is set to a specific reset pattern after the reset signal grst is asserted.\n\nThe property triggers on every positive edge of the clock signal gclk. The verification is disabled when the reset signal grst is low (0).\n\nWhen the reset signal grst becomes high (1), the property expects that on the very next clock cycle (##1), the signal xwb_adr_o will equal a vector of zeros. The width of this vector is determined by the expression ((1+(AEMB_XWB-1)-(2))), where AEMB_XWB is a parameter. Each bit in this vector is set to the value 1'b0.\n\nIn summary, the assertion checks that exactly one clock cycle after grst goes high, xwb_adr_o is reset to all zeros with a specific width calculated using AEMB_XWB.", "reference_sva": "property p_xwb_adr_o_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 xwb_adr_o == {((1+(AEMB_XWB-1)-(2))){1'b0}};\nendproperty\nassert_p_xwb_adr_o_reset: assert property (p_xwb_adr_o_reset) else $error(\"Assertion failed: xwb_adr_o does not match the expected reset pattern after grst is asserted.\");", "generated_sva": "property p_xwb_adr_o_reset;\n  @(posedge gclk) disable iff (!grst)\n  $rose(grst) |-> ##1 (xwb_adr_o == {((1+(AEMB_XWB-1)-(2))+1){1'b0}});\nendproperty\n\nassert property (p_xwb_adr_o_reset);", "relationship": "error", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_xwb_adr_o_reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `AEMB_XWB`, `b0`, `xwb_adr_o`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `grst == 1`\n    * Response condition: `##1 xwb_adr_o == {((1+(AEMB_XWB-1)-(2))){1'b0}}`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `grst == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 xwb_adr_o == {((1+(AEMB_XWB-1)-(2))){1'b0}}`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 0)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) grst == 1 |-> ##1 xwb_adr_o == {((1+(AEMB_XWB-1)-(2))){1'b0}}`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_xwb_adr_o_reset;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 xwb_adr_o == {((1+(AEMB_XWB-1)-(2))){1'b0}};\nendproperty\nassert_p_xwb_adr_o_reset: assert property (p_xwb_adr_o_reset) else $error(\"Assertion failed: xwb_adr_o does not match the expected reset pattern after grst is asserted.\");\n```\n\n**Summary:**\nProperty `p_xwb_adr_o_reset` uses overlapping implication synchronized to `gclk`.", "error_message": "Verification error: SVA Syntax Error: Syntax error: unexpected token: file /tmp/sva_check_nlofv1vi/sva_checker.sv line 20: expected constant expression, but got `1 + sva_checker.AEMB_XWB - 1 - 2 + 1'", "generation_time": 33.69073748588562, "verification_time": 0.021776199340820312, "from_cache": false}