INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Benoit Brizard/Documents/1-hiv19/ELE3311/lab/tp3/digital-clock/src/TP3_BB_ARD.srcs/sim_1/new/spi_master_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_master_TB'
