// Seed: 2344382109
module module_0;
  assign id_1 = "" ? id_1 : id_1;
  supply1 id_2;
  assign id_2 = id_2;
  always @(posedge 1) id_2 = {id_1, 1, id_1 < id_2, 1};
  wire id_4;
endmodule
module module_1 ();
  integer id_2 (
      .id_0(id_1),
      .id_1(id_1),
      .id_2((id_3))
  );
  always @* begin : LABEL_0
    id_1 = 1;
  end
  assign id_3 = 1 + 1'b0;
  module_0 modCall_1 ();
  final $display(1, 1'b0 - 1);
  always_latch id_3 <= id_1;
endmodule
