

.PHONY : TARGET0
TARGET0 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_01.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_01.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_Access_U_01.log 2>&1;

.PHONY : TARGET1
TARGET1 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_02.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_02.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_Access_U_02.log 2>&1;

.PHONY : TARGET2
TARGET2 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_03.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/vm_test/check/vm_RWX_Access_U_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_Access_U_03.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_Access_U_03.log 2>&1;