#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  4 19:41:48 2020
# Process ID: 24616
# Current directory: C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.runs/synth_1
# Command line: vivado.exe -log Top_Student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl
# Log file: C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.vds
# Journal file: C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11508 
WARNING: [Synth 8-2292] literal value truncated to fit in 15 bits [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/peak_generator.v:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 408.000 ; gain = 150.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:15]
	Parameter TICTAC bound to: 0 - type: integer 
	Parameter WHACKO bound to: 1 - type: integer 
	Parameter RAND bound to: 2 - type: integer 
	Parameter HANGMAN bound to: 3 - type: integer 
	Parameter GENERAL bound to: 4 - type: integer 
	Parameter MAIN bound to: 5 - type: integer 
	Parameter PLATFORMER bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ToPixel' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/ToPixel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ToPixel' (1#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/ToPixel.v:4]
INFO: [Synth 8-6157] synthesizing module 'Mainmenu' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Mainmenu.v:1]
	Parameter MAXMODES bound to: 6 - type: integer 
	Parameter TICTAC bound to: 0 - type: integer 
	Parameter WHACKO bound to: 1 - type: integer 
	Parameter RAND bound to: 2 - type: integer 
	Parameter HANGMAN bound to: 3 - type: integer 
	Parameter GENERAL bound to: 4 - type: integer 
	Parameter MAIN bound to: 5 - type: integer 
	Parameter PLATFORMER bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'acceleration' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/acceleration.v:2]
	Parameter THRESHOLD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk_oled.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (2#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk_oled.v:1]
INFO: [Synth 8-6155] done synthesizing module 'acceleration' (3#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/acceleration.v:2]
INFO: [Synth 8-6157] synthesizing module 'mainmenubg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/mainmenubg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mainmenubg' (4#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/mainmenubg.v:3]
INFO: [Synth 8-6157] synthesizing module 'text0' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:1]
	Parameter P bound to: 16'b1100111001011001 
INFO: [Synth 8-6155] done synthesizing module 'text0' (5#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:1]
INFO: [Synth 8-6157] synthesizing module 'text1' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:1456]
	Parameter P bound to: 16'b1100111001011001 
INFO: [Synth 8-6155] done synthesizing module 'text1' (6#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:1456]
INFO: [Synth 8-6157] synthesizing module 'text3' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:2910]
	Parameter P bound to: 16'b1100111001011001 
INFO: [Synth 8-6155] done synthesizing module 'text3' (7#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:2910]
INFO: [Synth 8-6157] synthesizing module 'text4' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:4365]
	Parameter P bound to: 16'b1100111001011001 
INFO: [Synth 8-6155] done synthesizing module 'text4' (8#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:4365]
INFO: [Synth 8-6157] synthesizing module 'text5' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:5820]
	Parameter P bound to: 16'b1100111001011001 
INFO: [Synth 8-6155] done synthesizing module 'text5' (9#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:5820]
INFO: [Synth 8-6157] synthesizing module 'text6' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:7273]
	Parameter P bound to: 16'b1100111001011001 
INFO: [Synth 8-6155] done synthesizing module 'text6' (10#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/textmenu.v:7273]
INFO: [Synth 8-6155] done synthesizing module 'Mainmenu' (11#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Mainmenu.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (12#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (13#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (14#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (15#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'peak_generator' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/peak_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'peak_generator' (16#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/peak_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'miclevels' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/miclevels.v:3]
INFO: [Synth 8-6155] done synthesizing module 'miclevels' (17#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/miclevels.v:3]
INFO: [Synth 8-6157] synthesizing module 'volumebar' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:3]
	Parameter BORDER bound to: 16'b1111111111111111 
	Parameter TOP bound to: 16'b1111100000000000 
	Parameter MID bound to: 16'b1111111111100000 
	Parameter LOW bound to: 16'b0000011111100000 
	Parameter BACK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'volumebar' (18#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar.v:3]
INFO: [Synth 8-6157] synthesizing module 'volumebar1' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar1.v:3]
	Parameter BORDER bound to: 16'b1111111111100000 
	Parameter TOP bound to: 16'b0000000001111111 
	Parameter MID bound to: 16'b0000011111111111 
	Parameter LOW bound to: 16'b0001011110000010 
	Parameter BACK bound to: 16'b1001011110110010 
INFO: [Synth 8-6155] done synthesizing module 'volumebar1' (19#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar1.v:3]
INFO: [Synth 8-6157] synthesizing module 'volumebar2' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar2.v:3]
	Parameter BORDER bound to: 16'b0000111111111111 
	Parameter TOP bound to: 16'b0010101011111111 
	Parameter MID bound to: 16'b0111000101101111 
	Parameter LOW bound to: 16'b1111111111111111 
	Parameter BACK bound to: 16'b1001111111000111 
INFO: [Synth 8-6155] done synthesizing module 'volumebar2' (20#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/volumebar2.v:3]
INFO: [Synth 8-6157] synthesizing module '_3_1_16bitMUX' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/3_1_2bitMUX.v:3]
INFO: [Synth 8-6155] done synthesizing module '_3_1_16bitMUX' (21#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/3_1_2bitMUX.v:3]
INFO: [Synth 8-6157] synthesizing module 'freezer' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/freezer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'freezer' (22#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/freezer.v:3]
INFO: [Synth 8-6157] synthesizing module 'tictac' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/improvement_mode.v:1]
INFO: [Synth 8-6157] synthesizing module 'rgb' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/rgb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rgb' (23#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/rgb.v:2]
INFO: [Synth 8-6157] synthesizing module 'breathing' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/breathing.v:3]
INFO: [Synth 8-6155] done synthesizing module 'breathing' (24#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/breathing.v:3]
INFO: [Synth 8-6157] synthesizing module 'gamestatus' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamestatus.v:3]
INFO: [Synth 8-6155] done synthesizing module 'gamestatus' (25#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamestatus.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tictac' (26#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/improvement_mode.v:1]
INFO: [Synth 8-6157] synthesizing module 'random_game' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:3]
INFO: [Synth 8-6157] synthesizing module 'random_number' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_number_guess.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_random' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_random_number.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display_random' (27#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_random_number.v:3]
INFO: [Synth 8-6155] done synthesizing module 'random_number' (28#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_number_guess.v:3]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:167]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:221]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:263]
INFO: [Synth 8-4471] merging register 's12_reg[6:0]' into 's1_reg[6:0]' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:44]
WARNING: [Synth 8-6014] Unused sequential element s12_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:44]
INFO: [Synth 8-6155] done synthesizing module 'display' (29#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_welcome.v:4]
INFO: [Synth 8-6157] synthesizing module 'create_hint' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/create_hint_signal.v:3]
INFO: [Synth 8-6155] done synthesizing module 'create_hint' (30#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/create_hint_signal.v:3]
INFO: [Synth 8-6157] synthesizing module 'determine_hint' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/determine_hint_reveal.v:4]
INFO: [Synth 8-6155] done synthesizing module 'determine_hint' (31#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/determine_hint_reveal.v:4]
INFO: [Synth 8-6157] synthesizing module 'game_layout' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/game_layout_board1.v:4]
INFO: [Synth 8-6157] synthesizing module 'button_LR_push' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/button_left_right.v:4]
INFO: [Synth 8-6155] done synthesizing module 'button_LR_push' (32#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/button_left_right.v:4]
INFO: [Synth 8-6157] synthesizing module 'check_anode' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/check_anode.v:4]
INFO: [Synth 8-6155] done synthesizing module 'check_anode' (33#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/check_anode.v:4]
INFO: [Synth 8-6157] synthesizing module 'change_digit' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/change_digits.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/change_digits.v:44]
INFO: [Synth 8-6155] done synthesizing module 'change_digit' (34#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/change_digits.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_lives' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_lives.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display_lives' (35#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_lives.v:3]
INFO: [Synth 8-6155] done synthesizing module 'game_layout' (36#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/game_layout_board1.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'result' does not match port width (1) of module 'game_layout' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:20]
WARNING: [Synth 8-689] width (2) of port connection 'result1' does not match port width (1) of module 'game_layout' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:20]
WARNING: [Synth 8-689] width (2) of port connection 'result2' does not match port width (1) of module 'game_layout' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:20]
INFO: [Synth 8-6157] synthesizing module 'display_mul_random' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_mul_random.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display_mul_random' (37#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_mul_random.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'sw' does not match port width (1) of module 'display_mul_random' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:22]
INFO: [Synth 8-6157] synthesizing module 'signal_change' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/signal_change_prog.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signal_change' (38#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/signal_change_prog.v:3]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:25]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:28]
INFO: [Synth 8-6157] synthesizing module 'final_display' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/final_display.v:4]
INFO: [Synth 8-6155] done synthesizing module 'final_display' (39#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/final_display.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'result1' does not match port width (1) of module 'final_display' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:31]
WARNING: [Synth 8-689] width (2) of port connection 'result2' does not match port width (1) of module 'final_display' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:31]
WARNING: [Synth 8-689] width (2) of port connection 'fail_result' does not match port width (1) of module 'final_display' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:31]
WARNING: [Synth 8-689] width (2) of port connection 'status' does not match port width (1) of module 'signal_change' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:34]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:34]
WARNING: [Synth 8-689] width (2) of port connection 'status' does not match port width (1) of module 'signal_change' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:37]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:37]
INFO: [Synth 8-6155] done synthesizing module 'random_game' (40#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_game_choose.v:3]
INFO: [Synth 8-6157] synthesizing module 'whacko_game' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/whacko_game.v:4]
INFO: [Synth 8-6157] synthesizing module 'hello_disp' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:192]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:216]
INFO: [Synth 8-4471] merging register 's10_reg[6:0]' into 's1_reg[6:0]' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:41]
WARNING: [Synth 8-6014] Unused sequential element s10_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:41]
INFO: [Synth 8-6155] done synthesizing module 'hello_disp' (41#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hello.v:3]
INFO: [Synth 8-6157] synthesizing module 'led_pop' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/led_pop.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_pop' (42#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/led_pop.v:4]
INFO: [Synth 8-6157] synthesizing module 'point_catch' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/point_catch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'point_catch' (43#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/point_catch.v:3]
INFO: [Synth 8-6157] synthesizing module 'points_update' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/points_update.v:4]
INFO: [Synth 8-6157] synthesizing module 'translate_digit' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/translate_digit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'translate_digit' (44#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/translate_digit.v:5]
WARNING: [Synth 8-567] referenced signal 'hello_done' should be on the sensitivity list [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/points_update.v:23]
WARNING: [Synth 8-567] referenced signal 'result_win' should be on the sensitivity list [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/points_update.v:23]
INFO: [Synth 8-6155] done synthesizing module 'points_update' (45#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/points_update.v:4]
INFO: [Synth 8-6157] synthesizing module 'lives_update' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/lives_update.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lives_update' (46#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/lives_update.v:4]
INFO: [Synth 8-6157] synthesizing module 'display_pass_fail' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_pass_fail.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display_pass_fail' (47#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_pass_fail.v:4]
INFO: [Synth 8-6155] done synthesizing module 'whacko_game' (48#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/whacko_game.v:4]
INFO: [Synth 8-6157] synthesizing module 'intensity_analysis' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/intensity_analysis.v:3]
INFO: [Synth 8-6155] done synthesizing module 'intensity_analysis' (49#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/intensity_analysis.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_multiple' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_multiple_seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'set_decibels' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/set_decibals.v:4]
INFO: [Synth 8-6155] done synthesizing module 'set_decibels' (50#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/set_decibals.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display_multiple' (51#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/display_multiple_seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'run_man' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:3]
INFO: [Synth 8-6157] synthesizing module 'hi_disp' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:148]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:162]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:180]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:198]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:216]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:241]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:273]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:291]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:345]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:363]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:381]
INFO: [Synth 8-4471] merging register 's8_reg[6:0]' into 's1_reg[6:0]' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:41]
INFO: [Synth 8-4471] merging register 's9_reg[6:0]' into 's1_reg[6:0]' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:42]
INFO: [Synth 8-4471] merging register 's18_reg[6:0]' into 's1_reg[6:0]' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:51]
WARNING: [Synth 8-6014] Unused sequential element s8_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:41]
WARNING: [Synth 8-6014] Unused sequential element s9_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:42]
WARNING: [Synth 8-6014] Unused sequential element s18_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:51]
INFO: [Synth 8-6155] done synthesizing module 'hi_disp' (52#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:4]
INFO: [Synth 8-6157] synthesizing module 'gamer_layout' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamer_layout.v:4]
INFO: [Synth 8-6157] synthesizing module 'runman_LR' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/runman_LR_push.v:4]
INFO: [Synth 8-6155] done synthesizing module 'runman_LR' (53#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/runman_LR_push.v:4]
INFO: [Synth 8-6157] synthesizing module 'anode_runman' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/anode_runman.v:3]
INFO: [Synth 8-6155] done synthesizing module 'anode_runman' (54#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/anode_runman.v:3]
INFO: [Synth 8-6157] synthesizing module 'change_letter_runman' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/change_letter_runman.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/change_letter_runman.v:67]
INFO: [Synth 8-6155] done synthesizing module 'change_letter_runman' (55#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/change_letter_runman.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gamer_layout' (56#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamer_layout.v:4]
WARNING: [Synth 8-689] width (15) of port connection 'led_combo' does not match port width (16) of module 'signal_change' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:18]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:18]
INFO: [Synth 8-6157] synthesizing module 'prompt_player2' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:141]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:159]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:213]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:231]
INFO: [Synth 8-4471] merging register 's10_reg[6:0]' into 's1_reg[6:0]' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:43]
WARNING: [Synth 8-6014] Unused sequential element s10_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:43]
INFO: [Synth 8-6155] done synthesizing module 'prompt_player2' (57#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/prompt_player2.v:4]
WARNING: [Synth 8-689] width (15) of port connection 'led_combo' does not match port width (16) of module 'signal_change' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:23]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_layoutB' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/game_layoutB.v:4]
INFO: [Synth 8-6155] done synthesizing module 'game_layoutB' (58#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/game_layoutB.v:4]
WARNING: [Synth 8-689] width (15) of port connection 'led_combo' does not match port width (16) of module 'signal_change' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:29]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:29]
INFO: [Synth 8-6157] synthesizing module 'pass_test' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/pass_test.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pass_test' (59#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/pass_test.v:4]
INFO: [Synth 8-6157] synthesizing module 'shout_help' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/shout_help.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shout_help' (60#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/shout_help.v:3]
WARNING: [Synth 8-689] width (15) of port connection 'led_combo' does not match port width (16) of module 'signal_change' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:35]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:35]
WARNING: [Synth 8-689] width (15) of port connection 'led_combo' does not match port width (16) of module 'signal_change' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:38]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:38]
WARNING: [Synth 8-3848] Net led_runman in module/entity run_man does not have driver. [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:3]
INFO: [Synth 8-6155] done synthesizing module 'run_man' (61#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/run_man_game.v:3]
INFO: [Synth 8-6157] synthesizing module 'signalextend' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/signalextend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signalextend' (62#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/signalextend.v:3]
INFO: [Synth 8-6157] synthesizing module 'platformer' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/platformer.v:3]
	Parameter RUNNING bound to: 0 - type: integer 
	Parameter JUMPING bound to: 8 - type: integer 
	Parameter ROLLING bound to: 16 - type: integer 
	Parameter PRESSED bound to: 1 - type: integer 
	Parameter NOTPRESSED bound to: 0 - type: integer 
	Parameter CDMAX bound to: 24'b111111111111111111111111 
	Parameter DISTANCEMAX bound to: 26'b11111111111111111111111111 
	Parameter ENEMYRUNNING bound to: 0 - type: integer 
	Parameter STOMPING bound to: 12 - type: integer 
	Parameter IMMAFIRINGMYLASER bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/playerdraw.v:3]
	Parameter P bound to: 16'b1000001001011010 
	Parameter RUNNING bound to: 0 - type: integer 
	Parameter JUMPING bound to: 8 - type: integer 
	Parameter ROLLING bound to: 16 - type: integer 
	Parameter ENEMYRUNNING bound to: 0 - type: integer 
	Parameter STOMPING bound to: 12 - type: integer 
	Parameter IMMAFIRINGMYLASER bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Victory' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/PlatformerEND.v:6157]
INFO: [Synth 8-6155] done synthesizing module 'Victory' (63#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/PlatformerEND.v:6157]
INFO: [Synth 8-6157] synthesizing module 'Defeat' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/PlatformerEND.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Defeat' (64#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/PlatformerEND.v:3]
INFO: [Synth 8-6157] synthesizing module 'treesbg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/treesbg.v:3]
	Parameter x bound to: 16'b0010000100100101 
	Parameter y bound to: 16'b1001010101010101 
INFO: [Synth 8-6155] done synthesizing module 'treesbg' (65#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/treesbg.v:3]
INFO: [Synth 8-6157] synthesizing module 'ground' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:22255]
INFO: [Synth 8-6155] done synthesizing module 'ground' (66#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:22255]
INFO: [Synth 8-6157] synthesizing module 'charrun' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:23429]
INFO: [Synth 8-6155] done synthesizing module 'charrun' (67#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:23429]
INFO: [Synth 8-6157] synthesizing module 'charjump' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:24986]
	Parameter STARTY bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'charjump' (68#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:24986]
INFO: [Synth 8-6157] synthesizing module 'enemyrun' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:9180]
INFO: [Synth 8-6155] done synthesizing module 'enemyrun' (69#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:9180]
WARNING: [Synth 8-689] width (32) of port connection 'state' does not match port width (4) of module 'enemyrun' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/playerdraw.v:56]
INFO: [Synth 8-6157] synthesizing module 'enemylaser' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:7343]
	Parameter P bound to: 16'b1000001001011010 
INFO: [Synth 8-6155] done synthesizing module 'enemylaser' (70#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:7343]
WARNING: [Synth 8-689] width (32) of port connection 'state' does not match port width (4) of module 'enemylaser' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/playerdraw.v:57]
INFO: [Synth 8-6157] synthesizing module 'enemystomp' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:796]
	Parameter P bound to: 16'b1000001001011010 
INFO: [Synth 8-6155] done synthesizing module 'enemystomp' (71#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:796]
WARNING: [Synth 8-689] width (32) of port connection 'state' does not match port width (4) of module 'enemystomp' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/playerdraw.v:58]
INFO: [Synth 8-6157] synthesizing module 'enemystomprock' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:8]
	Parameter P bound to: 16'b1000001001011010 
INFO: [Synth 8-6155] done synthesizing module 'enemystomprock' (72#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gameassets.v:8]
INFO: [Synth 8-6155] done synthesizing module 'draw' (73#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/playerdraw.v:3]
INFO: [Synth 8-6157] synthesizing module 'rand_num' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/platformer.v:177]
INFO: [Synth 8-6155] done synthesizing module 'rand_num' (74#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/platformer.v:177]
INFO: [Synth 8-6155] done synthesizing module 'platformer' (75#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/platformer.v:3]
INFO: [Synth 8-6157] synthesizing module 'distancetoled' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/distancetoled.v:2]
INFO: [Synth 8-6155] done synthesizing module 'distancetoled' (76#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/distancetoled.v:2]
WARNING: [Synth 8-3848] Net dp in module/entity Top_Student does not have driver. [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (77#1) [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:15]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[12]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[11]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[10]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[9]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[8]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[7]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[6]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[5]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[4]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[3]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[2]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[1]
WARNING: [Synth 8-3331] design enemystomp has unconnected port pixeldata[0]
WARNING: [Synth 8-3331] design enemylaser has unconnected port x[6]
WARNING: [Synth 8-3331] design enemylaser has unconnected port x[5]
WARNING: [Synth 8-3331] design enemylaser has unconnected port x[4]
WARNING: [Synth 8-3331] design enemylaser has unconnected port x[3]
WARNING: [Synth 8-3331] design enemylaser has unconnected port x[2]
WARNING: [Synth 8-3331] design enemylaser has unconnected port x[1]
WARNING: [Synth 8-3331] design enemylaser has unconnected port x[0]
WARNING: [Synth 8-3331] design enemylaser has unconnected port y[5]
WARNING: [Synth 8-3331] design enemylaser has unconnected port y[4]
WARNING: [Synth 8-3331] design enemylaser has unconnected port y[3]
WARNING: [Synth 8-3331] design enemylaser has unconnected port y[2]
WARNING: [Synth 8-3331] design enemylaser has unconnected port y[1]
WARNING: [Synth 8-3331] design enemylaser has unconnected port y[0]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[12]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[11]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[10]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[9]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[8]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[7]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[6]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[5]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[4]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[3]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[2]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[1]
WARNING: [Synth 8-3331] design enemyrun has unconnected port pixeldata[0]
WARNING: [Synth 8-3331] design draw has unconnected port playerx[6]
WARNING: [Synth 8-3331] design draw has unconnected port playerx[5]
WARNING: [Synth 8-3331] design draw has unconnected port playerx[4]
WARNING: [Synth 8-3331] design draw has unconnected port playerx[3]
WARNING: [Synth 8-3331] design draw has unconnected port playerx[2]
WARNING: [Synth 8-3331] design draw has unconnected port playerx[1]
WARNING: [Synth 8-3331] design draw has unconnected port playerx[0]
WARNING: [Synth 8-3331] design draw has unconnected port ANIMATIONCLOCK
WARNING: [Synth 8-3331] design platformer has unconnected port btnL
WARNING: [Synth 8-3331] design platformer has unconnected port btnR
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[15]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[14]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[13]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[12]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[11]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[10]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[9]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[8]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[7]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[6]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[5]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[4]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[3]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[2]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[1]
WARNING: [Synth 8-3331] design run_man has unconnected port led_runman[0]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design tictac has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[12]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[11]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[10]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[9]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[8]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[7]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[6]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[5]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[4]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[3]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[2]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[1]
WARNING: [Synth 8-3331] design text6 has unconnected port pixeldata[0]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[12]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[11]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[10]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[9]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[8]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[7]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[6]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[5]
WARNING: [Synth 8-3331] design text5 has unconnected port pixeldata[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 537.164 ; gain = 279.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 537.164 ; gain = 279.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 537.164 ; gain = 279.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 840.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 840.223 ; gain = 582.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 840.223 ; gain = 582.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 840.223 ; gain = 582.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mic_val0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/rgb.v:13]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/rgb.v:12]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/breathing.v:15]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/breathing.v:17]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/breathing.v:16]
INFO: [Synth 8-5546] ROM "direction0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "direction0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "board_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "board_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/improvement_mode.v:213]
INFO: [Synth 8-5546] ROM "an_welcome" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/change_digits.v:31]
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "an_hello" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hello9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_win" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fail" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'an_hi9_reg[3:0]' into 'an_hi1_reg[3:0]' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:86]
WARNING: [Synth 8-6014] Unused sequential element an_hi9_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/hi_display.v:86]
INFO: [Synth 8-5546] ROM "an_hi1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "anode0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "anode0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "anode1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "anode2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'fix_reg' into 'password_reg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamer_layout.v:59]
WARNING: [Synth 8-6014] Unused sequential element fix_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamer_layout.v:59]
INFO: [Synth 8-5546] ROM "an_hi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_fail" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stomprock_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemystate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_runstate_countdown" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "distleft" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "victory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemystate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_runstate_countdown" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "distleft" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "victory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "charstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "playery" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
WARNING: [Synth 8-327] inferring latch for variable 'mic_val' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/peak_generator.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'winner_reg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamestatus.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'stuck_reg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamestatus.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'winstate_reg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/gamestatus.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'pass_reg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/points_update.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'points_tens_reg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/points_update.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'points_ones_reg' [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/points_update.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 840.223 ; gain = 582.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |draw__GB0         |           1|     33491|
|2     |draw__GB1         |           1|      8160|
|3     |platformer__GC0   |           1|      2653|
|4     |Top_Student__GCB0 |           1|     23332|
|5     |Top_Student__GCB1 |           1|     12259|
|6     |Top_Student__GCB2 |           1|     10844|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 17    
	   3 Input     32 Bit       Adders := 9     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 6     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 49    
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 27    
	   2 Input      4 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 16    
	   2 Input      1 Bit       Adders := 16    
+---Registers : 
	               40 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 155   
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 82    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 101   
+---Multipliers : 
	                 6x32  Multipliers := 6     
	                32x32  Multipliers := 3     
+---RAMs : 
	              96K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 10    
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 131   
	 257 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	  30 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 84    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 44    
	  17 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 3     
	  15 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 4     
	  10 Input      7 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 79    
	   7 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 78    
	   4 Input      4 Bit        Muxes := 44    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 1     
	  78 Input      2 Bit        Muxes := 1     
	 361 Input      2 Bit        Muxes := 1     
	 595 Input      2 Bit        Muxes := 1     
	 666 Input      2 Bit        Muxes := 1     
	  34 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 200   
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 33    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
Module clk_divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ground 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module charrun 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module charjump 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module enemyrun__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module enemyrun 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module enemylaser 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	  30 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 5     
	  78 Input      2 Bit        Muxes := 1     
	 361 Input      2 Bit        Muxes := 1     
	 595 Input      2 Bit        Muxes := 1     
	 666 Input      2 Bit        Muxes := 1     
	  34 Input      2 Bit        Muxes := 1     
Module enemystomp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module enemystomprock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 3     
Module clk_divider__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rand_num 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module platformer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 13    
	   7 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module clk_divider__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module acceleration 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module text0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module text1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module text3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module text4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module text5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module text6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module Mainmenu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
Module miclevels 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module volumebar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
	   2 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
Module volumebar1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   5 Input     16 Bit        Muxes := 1     
Module volumebar2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   5 Input     16 Bit        Muxes := 1     
Module set_decibels 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module display_multiple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module intensity_analysis 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
Module clk_divider__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hello_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 20    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 14    
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module led_pop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module point_catch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module translate_digit__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
Module translate_digit__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
Module translate_digit 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
Module points_update 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module signal_change__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module lives_update 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display_pass_fail 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module signal_change__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module _3_1_16bitMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module freezer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module clk_divider__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rgb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module breathing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gamestatus 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module tictac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 46    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
Module distancetoled 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module peak_generator 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module my_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_random__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
Module display_random 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
Module random_number 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 24    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 16    
	   4 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module create_hint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module determine_hint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module button_LR_push 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module check_anode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module change_digit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
Module change_digit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
Module display_lives 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
Module game_layout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module display_mul_random 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module signal_change__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module signal_change__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module final_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module signal_change__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module signal_change 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module my_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_divider__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hi_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 34    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   4 Input      7 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 12    
	  20 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 12    
Module runman_LR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module anode_runman 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module change_letter_runman__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
Module change_letter_runman__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
Module change_letter_runman__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
Module change_letter_runman 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
Module gamer_layout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module signal_change__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module prompt_player2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 20    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 11    
	   4 Input      7 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module signal_change__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module runman_LR__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module anode_runman__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module change_letter_runman__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
Module change_letter_runman__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
Module change_letter_runman__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
Module change_letter_runman__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 1     
Module game_layoutB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module signal_change__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module pass_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module shout_help 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module signal_change__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module signal_change__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module signalextend__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module signalextend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module clk_divider__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "stomprock_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element speedval8/OUT_reg was removed.  [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk_oled.v:11]
INFO: [Synth 8-5545] ROM "speeddropoff/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval1/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval2/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval3/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval4/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval5/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval6/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval7/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOW2clk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOOOWclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ptrstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "slowgb/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "breatheclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/improvement_mode.v:251]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/improvement_mode.v:233]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.srcs/sources_1/new/improvement_mode.v:213]
INFO: [Synth 8-5545] ROM "slowclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "medclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "highclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_7hzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_3hzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_5hzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_20khzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_381hzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_6_25mhzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "animation_clock_mod/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "victory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "distleft" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speeddropoff/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval7/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval6/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval2/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval3/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval4/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval5/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "speedval1/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP oled1, operation Mode is: A*(B:0x3c).
DSP Report: operator oled1 is absorbed into DSP oled1.
DSP Report: Generating DSP oled0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffed).
DSP Report: operator oled0 is absorbed into DSP oled0.
DSP Report: Generating DSP oled1, operation Mode is: A*(B:0x3c).
DSP Report: operator oled1 is absorbed into DSP oled1.
DSP Report: Generating DSP oled0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffed).
DSP Report: operator oled0 is absorbed into DSP oled0.
DSP Report: Generating DSP oled1, operation Mode is: A*(B:0x3c).
DSP Report: operator oled1 is absorbed into DSP oled1.
DSP Report: Generating DSP oled0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffed).
DSP Report: operator oled0 is absorbed into DSP oled0.
DSP Report: Generating DSP oled1, operation Mode is: A*(B:0x3c).
DSP Report: operator oled1 is absorbed into DSP oled1.
DSP Report: Generating DSP oled0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffed).
DSP Report: operator oled0 is absorbed into DSP oled0.
DSP Report: Generating DSP oled1, operation Mode is: A*(B:0x3c).
DSP Report: operator oled1 is absorbed into DSP oled1.
DSP Report: Generating DSP oled0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffed).
DSP Report: operator oled0 is absorbed into DSP oled0.
DSP Report: Generating DSP oled1, operation Mode is: A*(B:0x3c).
DSP Report: operator oled1 is absorbed into DSP oled1.
DSP Report: Generating DSP oled0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffed).
DSP Report: operator oled0 is absorbed into DSP oled0.
INFO: [Synth 8-5546] ROM "seg_hello1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_win" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SLOW2clk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOOOWclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slowgb/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "breatheclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP oled4, operation Mode is: A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: Generating DSP oled4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled4 is absorbed into DSP oled4.
DSP Report: operator oled4 is absorbed into DSP oled4.
INFO: [Synth 8-5546] ROM "my_display/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "my_display/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_welcome1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "an_hi1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_hi1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_fail" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pgens/max0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pgens/mic_val0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "slowclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "medclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "highclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_7hzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_3hzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_5hzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_20khzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_381hzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_6_25mhzclk/OUT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'i_0/set_origin/level_db/unk_charB_reg[0]' (FDE) to 'i_0/set_origin/level_db/unk_charA_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/set_origin/level_db/unk_charB_reg[1]' (FDE) to 'i_0/set_origin/level_db/unk_charB_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/set_origin/level_db/unk_charA_reg[1]' (FDE) to 'i_0/set_origin/level_db/unk_charA_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/set_origin/level_db/unk_charB_reg[2]' (FDE) to 'i_0/set_origin/level_db/unk_charB_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/set_origin/level_db/unk_charB_reg[4]' (FDE) to 'i_0/set_origin/level_db/unk_charA_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/set_origin/\level_db/unk_charA_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/s1_reg[5]' (FD) to 'i_0/whacko/sound/s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/s1_reg[6]' (FD) to 'i_0/whacko/sound/s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/s1_reg[4]' (FD) to 'i_0/whacko/sound/s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/s1_reg[3]' (FD) to 'i_0/whacko/sound/s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/s1_reg[2]' (FD) to 'i_0/whacko/sound/s1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/s1_reg[1]' (FD) to 'i_0/whacko/sound/s1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/s1_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello10_reg[0]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello9_reg[0]' (FDE) to 'i_0/whacko/sound/an_hello9_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello8_reg[0]' (FDE) to 'i_0/whacko/sound/seg_hello8_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello2_reg[0]' (FDE) to 'i_0/whacko/sound/seg_hello2_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello1_reg[0]' (FDRE) to 'i_0/whacko/sound/seg_hello10_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello10_reg[1]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello9_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello9_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello3_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello3_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello2_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello2_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello1_reg[1]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello10_reg[2]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello9_reg[2]' (FDE) to 'i_0/whacko/sound/seg_hello9_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello2_reg[2]' (FDE) to 'i_0/whacko/sound/an_hello2_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello1_reg[2]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello10_reg[3]' (FDRE) to 'i_0/whacko/sound/seg_hello10_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/whacko/\sound/an_hello3_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/whacko/\sound/an_hello2_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/an_hello1_reg[3]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[0]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[0]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[1]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[1]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[2]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[2]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[3]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[3]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[4]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[4]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[5]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[5]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[6]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[6]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[7]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[7]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[8]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[8]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[9]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[9]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[10]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[10]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[11]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[11]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[12]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[12]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[13]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[13]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack1_reg[14]' (FDS) to 'i_0/whacko/pop/LED_whack1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pop/LED_whack2_reg[14]' (FDS) to 'i_0/whacko/pop/LED_whack2_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pafa/seg_fail_reg[0]' (FD) to 'i_0/whacko/pafa/seg_fail_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello10_reg[0]' (FDRE) to 'i_0/whacko/sound/seg_hello10_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello9_reg[0]' (FDE) to 'i_0/whacko/sound/seg_hello9_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello8_reg[0]' (FDE) to 'i_0/whacko/sound/seg_hello8_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello2_reg[0]' (FDE) to 'i_0/whacko/sound/seg_hello2_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello1_reg[0]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/peak/number_tens_reg[0]' (FDRE) to 'i_0/peak/number_tens_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello10_reg[1]' (FDRE) to 'i_0/whacko/sound/seg_hello10_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello9_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello9_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello8_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello8_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello7_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello7_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello6_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello6_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello5_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello5_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello4_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello4_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello3_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello3_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello2_reg[1]' (FDE) to 'i_0/whacko/sound/seg_hello2_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello1_reg[1]' (FDRE) to 'i_0/whacko/sound/seg_hello10_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/peak/number_tens_reg[1]' (FDRE) to 'i_0/peak/number_tens_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/set_origin/level_db/final_0_reg[1]' (FDR) to 'i_0/set_origin/level_db/final_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pafa/seg_pass_reg[2]' (FD) to 'i_0/whacko/pafa/seg_pass_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello10_reg[2]' (FDRE) to 'i_0/whacko/sound/seg_hello10_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello1_reg[2]' (FDRE) to 'i_0/whacko/sound/seg_hello10_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/peak/\number_tens_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/set_origin/level_db/final_1_reg[2]' (FDR) to 'i_0/set_origin/level_db/final_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pafa/seg_pass_reg[3]' (FD) to 'i_0/whacko/pafa/seg_pass_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pafa/seg_fail_reg[3]' (FD) to 'i_0/whacko/pafa/seg_pass_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello10_reg[3]' (FDRE) to 'i_0/whacko/sound/seg_hello1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello9_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello8_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello6_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello5_reg[3]' (FDE) to 'i_0/whacko/sound/seg_hello5_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello1_reg[3]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/peak/number_tens_reg[3]' (FDRE) to 'i_0/peak/number_tens_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello10_reg[4]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello9_reg[4]' (FDE) to 'i_0/whacko/sound/seg_hello9_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello8_reg[4]' (FDE) to 'i_0/whacko/sound/seg_hello8_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello7_reg[4]' (FDE) to 'i_0/whacko/sound/seg_hello7_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello6_reg[4]' (FDE) to 'i_0/whacko/sound/seg_hello6_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello5_reg[4]' (FDE) to 'i_0/whacko/sound/seg_hello5_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello4_reg[4]' (FDE) to 'i_0/whacko/sound/seg_hello4_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello3_reg[4]' (FDE) to 'i_0/whacko/sound/seg_hello3_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello2_reg[4]' (FDE) to 'i_0/whacko/sound/seg_hello2_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello1_reg[4]' (FDRE) to 'i_0/whacko/sound/seg_hello1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/peak/number_tens_reg[4]' (FDRE) to 'i_0/peak/number_tens_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/pafa/seg_pass_reg[5]' (FD) to 'i_0/whacko/pafa/seg_fail_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\pafa/seg_fail_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello10_reg[5]' (FDSE) to 'i_0/whacko/sound/seg_hello10_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/whacko/sound/seg_hello9_reg[5]' (FDE) to 'i_0/whacko/sound/seg_hello9_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello3_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/whacko/\sound/seg_hello10_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/whacko/\sound/seg_hello9_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/whacko/\sound/seg_hello8_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/whacko/\sound/seg_hello7_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/whacko/\sound/seg_hello6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\sound/seg_hello1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/whacko/\pafa/seg_final_reg[5] )
WARNING: [Synth 8-3332] Sequential element (level_db/final_0_reg[4]) is unused and will be removed from module display_multiple.
WARNING: [Synth 8-3332] Sequential element (level_db/final_1_reg[4]) is unused and will be removed from module display_multiple.
WARNING: [Synth 8-3332] Sequential element (level_db/unk_charA_reg[4]) is unused and will be removed from module display_multiple.
WARNING: [Synth 8-3332] Sequential element (number_tens_reg[2]) is unused and will be removed from module intensity_analysis.
WARNING: [Synth 8-3332] Sequential element (sound/s1_reg[0]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/an_hello2_reg[3]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/an_hello3_reg[3]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello2_reg[6]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello3_reg[5]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello4_reg[5]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello5_reg[5]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello6_reg[6]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello6_reg[3]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello7_reg[6]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello7_reg[3]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello8_reg[3]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello9_reg[3]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello8_reg[6]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello9_reg[6]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello10_reg[6]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (sound/seg_hello1_reg[6]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (pafa/seg_final_reg[5]) is unused and will be removed from module whacko_game.
WARNING: [Synth 8-3332] Sequential element (pafa/seg_fail_reg[5]) is unused and will be removed from module whacko_game.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/tactic/color/p_0_out_inferred__0/\g_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/tactic/status/\winstate_reg[3] )
WARNING: [Synth 8-3332] Sequential element (winstate_reg[3]) is unused and will be removed from module gamestatus.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\hello/s1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\random/random_ones_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/game1/\welcome_random/an_welcome10_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\start/an_hi3_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/an_hi11_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/an_hi3_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\start/seg_hi8_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\start/seg_hi2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/seg_hi16_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/seg_hi10_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/seg_hi2_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/seg_hi17_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\start/seg_hi10_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\start/seg_hi9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\start/seg_hi5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\start/seg_hi4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\start/seg_hi3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\start/seg_hi2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\hello/seg_hi13_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\hello/seg_hi12_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\hello/seg_hi11_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\hello/seg_hi10_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\hello/seg_hi2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\start/seg_hi6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\start/seg_hi1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\hello/seg_hi14_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/seg_hi7_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/seg_hi6_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/seg_hi5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\hello/seg_hi1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/run/\hello/seg_hi18_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome9_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/game1/\welcome_random/seg_welcome4_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/game1/\welcome_random/seg_welcome3_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/game1/\welcome_random/seg_welcome2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome11_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome10_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\print/seg_fail_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\welcome_random/seg_welcome1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/game1/\welcome_random/seg_welcome11_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/game1/\welcome_random/seg_welcome6_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/game1/\welcome_random/seg_welcome1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/game1/\random_x/an_data0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/run/\help/seg_fail_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/game1/\print/seg_final_reg[5] )
WARNING: [Synth 8-3332] Sequential element (random/random_ones_reg[4]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/an_welcome10_reg[0]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome2_reg[5]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome3_reg[5]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome4_reg[5]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome4_reg[2]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome5_reg[5]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome6_reg[6]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome6_reg[4]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome7_reg[4]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome8_reg[0]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome9_reg[0]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome10_reg[3]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome11_reg[3]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome11_reg[6]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome3_reg[2]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome2_reg[2]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome1_reg[5]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (welcome_random/seg_welcome1_reg[6]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (print/seg_final_reg[5]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (random_x/an_data0_reg[3]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (print/seg_fail_reg[5]) is unused and will be removed from module random_game.
WARNING: [Synth 8-3332] Sequential element (hello/an_hi3_reg[3]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/an_hi11_reg[3]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi2_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi5_reg[6]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi6_reg[6]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi7_reg[6]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi10_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi11_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi12_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi13_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi14_reg[6]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi16_reg[2]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi17_reg[3]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi10_reg[2]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi2_reg[3]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi18_reg[6]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/seg_hi1_reg[6]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/an_hi3_reg[3]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi2_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi3_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi4_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi5_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi6_reg[6]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi8_reg[2]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi9_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi2_reg[2]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi10_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (start/seg_hi1_reg[6]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (help/seg_fail_reg[5]) is unused and will be removed from module run_man.
WARNING: [Synth 8-3332] Sequential element (hello/s1_reg[0]) is unused and will be removed from module run_man.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:24 ; elapsed = 00:09:41 . Memory (MB): peak = 1336.719 ; gain = 1079.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------+---------------+----------------+
|Module Name          | RTL Object | Depth x Width | Implemented As | 
+---------------------+------------+---------------+----------------+
|mainmenubg           | p_0_out    | 8192x16       | LUT            | 
|text0                | p_0_out    | 2048x16       | LUT            | 
|text1                | p_0_out    | 2048x16       | LUT            | 
|text3                | p_0_out    | 2048x16       | LUT            | 
|text4                | p_0_out    | 2048x16       | LUT            | 
|text5                | p_0_out    | 2048x16       | LUT            | 
|text6                | p_0_out    | 2048x16       | LUT            | 
|change_letter_runman | seg        | 32x7          | LUT            | 
|Victory              | p_0_out    | 8192x16       | LUT            | 
|Defeat               | p_0_out    | 8192x16       | LUT            | 
|treesbg              | p_0_out    | 8192x16       | LUT            | 
|ground               | p_0_out    | 2048x16       | LUT            | 
|charrun              | p_0_out    | 2048x16       | LUT            | 
|enemyrun             | p_0_out    | 16384x16      | LUT            | 
|enemystomp           | p_0_out    | 8192x16       | LUT            | 
|enemystomprock       | p_0_out    | 1024x16       | LUT            | 
|treesbg              | p_0_out    | 8192x16       | LUT            | 
|ground               | p_0_out    | 2048x16       | LUT            | 
|charrun              | p_0_out    | 2048x16       | LUT            | 
|enemystomp           | p_0_out    | 8192x16       | LUT            | 
|enemystomprock       | p_0_out    | 1024x16       | LUT            | 
|Top_Student          | p_0_out    | 16384x16      | LUT            | 
|Top_Student          | p_0_out    | 16384x16      | LUT            | 
|Defeat               | p_0_out    | 8192x16       | LUT            | 
|Victory              | p_0_out    | 8192x16       | LUT            | 
|mainmenubg           | p_0_out    | 8192x16       | LUT            | 
|text0                | p_0_out    | 2048x16       | LUT            | 
|text1                | p_0_out    | 2048x16       | LUT            | 
|text3                | p_0_out    | 2048x16       | LUT            | 
|text4                | p_0_out    | 2048x16       | LUT            | 
|text5                | p_0_out    | 2048x16       | LUT            | 
|text6                | p_0_out    | 2048x16       | LUT            | 
|gamer_layout         | an3A/seg   | 32x7          | LUT            | 
|gamer_layout         | an2A/seg   | 32x7          | LUT            | 
|gamer_layout         | an1A/seg   | 32x7          | LUT            | 
|gamer_layout         | an0A/seg   | 32x7          | LUT            | 
|game_layoutB         | an3B/seg   | 32x7          | LUT            | 
|game_layoutB         | an2B/seg   | 32x7          | LUT            | 
|game_layoutB         | an1B/seg   | 32x7          | LUT            | 
|game_layoutB         | an0B/seg   | 32x7          | LUT            | 
+---------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|freezer:    | olddata_reg | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|text0       | A*(B:0x3c)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|text0       | PCIN+(A:0x0):B+(C:0xffffffffffed) | 30     | 7      | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|text1       | A*(B:0x3c)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|text1       | PCIN+(A:0x0):B+(C:0xffffffffffed) | 30     | 7      | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|text3       | A*(B:0x3c)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|text3       | PCIN+(A:0x0):B+(C:0xffffffffffed) | 30     | 7      | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|text4       | A*(B:0x3c)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|text4       | PCIN+(A:0x0):B+(C:0xffffffffffed) | 30     | 7      | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|text5       | A*(B:0x3c)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|text5       | PCIN+(A:0x0):B+(C:0xffffffffffed) | 30     | 7      | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|text6       | A*(B:0x3c)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|text6       | PCIN+(A:0x0):B+(C:0xffffffffffed) | 30     | 7      | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|tictac      | A*B                               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | A*B                               | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | A*B                               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | A*B                               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tictac      | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/i_0/fridge/olddata_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/i_0/fridge/olddata_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/i_0/fridge/olddata_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/i_0/fridge/olddata_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |draw__GB0         |           1|     29565|
|2     |draw__GB1         |           1|      5043|
|3     |platformer__GC0   |           1|      1312|
|4     |Top_Student__GCB0 |           1|     12125|
|5     |Top_Student__GCB1 |           1|      4517|
|6     |Top_Student__GCB2 |           1|      5961|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:55 ; elapsed = 00:10:14 . Memory (MB): peak = 1336.719 ; gain = 1079.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (1712.0/oG.CP 388.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:38 ; elapsed = 00:10:58 . Memory (MB): peak = 1336.719 ; gain = 1079.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|freezer:    | olddata_reg | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |draw__GB1         |           1|      5043|
|2     |Top_Student__GCB0 |           1|     12125|
|3     |Top_Student__GCB1 |           1|      4517|
|4     |Top_Student__GCB2 |           1|      5961|
|5     |Top_Student_GT0   |           1|     30831|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance fridge/olddata_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fridge/olddata_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fridge/olddata_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fridge/olddata_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:13 ; elapsed = 00:11:33 . Memory (MB): peak = 1379.676 ; gain = 1122.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \tactic/oled5 [16] is driving 87 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_14615 is driving 87 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_14650 is driving 84 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_14590 is driving 87 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:20 ; elapsed = 00:11:40 . Memory (MB): peak = 1379.676 ; gain = 1122.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:20 ; elapsed = 00:11:41 . Memory (MB): peak = 1379.676 ; gain = 1122.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:26 ; elapsed = 00:11:47 . Memory (MB): peak = 1379.676 ; gain = 1122.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:32 ; elapsed = 00:11:52 . Memory (MB): peak = 1379.676 ; gain = 1122.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:41 ; elapsed = 00:12:01 . Memory (MB): peak = 1379.676 ; gain = 1122.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:41 ; elapsed = 00:12:02 . Memory (MB): peak = 1379.676 ; gain = 1122.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     5|
|2     |CARRY4    |   665|
|3     |DSP48E1   |    18|
|4     |DSP48E1_1 |     6|
|5     |LUT1      |   378|
|6     |LUT2      |  1705|
|7     |LUT3      |   948|
|8     |LUT4      |  1305|
|9     |LUT5      |  2237|
|10    |LUT6      | 12060|
|11    |MUXF7     |  2202|
|12    |MUXF8     |   259|
|13    |RAMB36E1  |     4|
|14    |FDRE      |  2022|
|15    |FDRE_1    |    31|
|16    |FDSE      |   180|
|17    |FDSE_1    |     1|
|18    |LD        |    18|
|19    |LDC       |     9|
|20    |IBUF      |    17|
|21    |OBUF      |    36|
|22    |OBUFT     |     2|
+------+----------+------+

Report Instance Areas: 
+------+------------------------+------------------------+------+
|      |Instance                |Module                  |Cells |
+------+------------------------+------------------------+------+
|1     |top                     |                        | 24108|
|2     |  _20khzclk             |clk_divider             |    52|
|3     |  _381hzclk             |clk_divider_0           |    53|
|4     |  _3hzclk               |clk_divider_1           |    54|
|5     |  _5hzclk               |clk_divider_2           |    55|
|6     |  _6_25mhzclk           |clk_divider_3           |    51|
|7     |  _7hzclk               |clk_divider_4           |    55|
|8     |  catch                 |Audio_Capture           |    65|
|9     |  colorscheme           |_3_1_16bitMUX           |     2|
|10    |  debouncec             |debounce                |     7|
|11    |    dff1                |my_dff_48               |     2|
|12    |    dff2                |my_dff_49               |     5|
|13    |  debounced             |debounce_5              |    13|
|14    |    dff1                |my_dff_46               |     3|
|15    |    dff2                |my_dff_47               |    10|
|16    |  debouncel             |debounce_6              |     4|
|17    |    dff1                |my_dff_44               |     2|
|18    |    dff2                |my_dff_45               |     2|
|19    |  debouncer             |debounce_7              |     4|
|20    |    dff1                |my_dff_42               |     2|
|21    |    dff2                |my_dff_43               |     2|
|22    |  debounceu             |debounce_8              |    16|
|23    |    dff1                |my_dff                  |     3|
|24    |    dff2                |my_dff_41               |    13|
|25    |  fridge                |freezer                 |   178|
|26    |  game1                 |random_game             |  1009|
|27    |    guess               |determine_hint          |    49|
|28    |    hint                |create_hint             |    12|
|29    |    play1               |game_layout             |   152|
|30    |      LR_push           |button_LR_push          |     4|
|31    |      anode             |check_anode             |     6|
|32    |      nolabel_line24    |display_lives           |    14|
|33    |      ones              |change_digit            |    41|
|34    |      tens              |change_digit_40         |    41|
|35    |    print               |final_display           |    60|
|36    |    random              |random_number           |   500|
|37    |      ones              |display_random          |    26|
|38    |      tens              |display_random_39       |    18|
|39    |    random_x            |display_mul_random      |    15|
|40    |    welcome_random      |display                 |   221|
|41    |  highclk               |clk_divider_9           |    54|
|42    |  medclk                |clk_divider_10          |    55|
|43    |  menu                  |Mainmenu                |  2813|
|44    |    accmod              |acceleration            |   453|
|45    |      speeddropoff      |clk_divider_31          |    50|
|46    |      speedval1         |clk_divider_32          |    51|
|47    |      speedval2         |clk_divider_33          |    51|
|48    |      speedval3         |clk_divider_34          |    52|
|49    |      speedval4         |clk_divider_35          |    52|
|50    |      speedval5         |clk_divider_36          |    51|
|51    |      speedval6         |clk_divider_37          |    52|
|52    |      speedval7         |clk_divider_38          |    52|
|53    |    text0               |text0                   |   467|
|54    |    text1               |text1                   |   438|
|55    |    text3               |text3                   |   414|
|56    |    text4               |text4                   |   299|
|57    |    text5               |text5                   |   266|
|58    |    text6               |text6                   |   453|
|59    |  mlevels               |miclevels               |    37|
|60    |  my_display            |Oled_Display            |  4553|
|61    |  nolabel_line187       |platformer              | 11558|
|62    |    animation_clock_mod |clk_divider_28          |    55|
|63    |    graphics            |draw                    | 10731|
|64    |      back              |treesbg                 |    64|
|65    |      crun              |charrun                 |   242|
|66    |      elaser            |enemylaser              |   409|
|67    |      erun              |enemyrun                |   388|
|68    |      erunlaser         |enemyrun_29             |   600|
|69    |      estomp            |enemystomp              |  1257|
|70    |      estomprock        |enemystomprock          |   107|
|71    |      grd               |ground                  |    94|
|72    |      sclk              |clk_divider_30          |    63|
|73    |    nolabel_line43      |rand_num                |    34|
|74    |  peak                  |intensity_analysis      |    25|
|75    |  pgens                 |peak_generator          |   162|
|76    |  run                   |run_man                 |  1022|
|77    |    hello               |hi_disp                 |   303|
|78    |    help                |shout_help              |    14|
|79    |    pass                |pass_test               |    18|
|80    |    runout              |gamer_layout            |   220|
|81    |      LR                |runman_LR_22            |     9|
|82    |      an0A              |change_letter_runman_23 |    38|
|83    |      an1A              |change_letter_runman_24 |    38|
|84    |      an2A              |change_letter_runman_25 |    38|
|85    |      an3A              |change_letter_runman_26 |    38|
|86    |      run               |anode_runman_27         |    20|
|87    |    showdown            |game_layoutB            |   274|
|88    |      LR                |runman_LR               |     9|
|89    |      an0B              |change_letter_runman    |    44|
|90    |      an1B              |change_letter_runman_19 |    42|
|91    |      an2B              |change_letter_runman_20 |    42|
|92    |      an3B              |change_letter_runman_21 |    42|
|93    |      run               |anode_runman            |    20|
|94    |    start               |prompt_player2          |   193|
|95    |  set_origin            |display_multiple        |    46|
|96    |    level_db            |set_decibels            |    26|
|97    |  signalextR            |signalextend            |     9|
|98    |  signalextU            |signalextend_11         |    11|
|99    |  slowclk               |clk_divider_12          |    55|
|100   |  tactic                |tictac                  |   554|
|101   |    breate              |breathing               |    17|
|102   |    breatheclk          |clk_divider_17          |    57|
|103   |    color               |rgb                     |    42|
|104   |    slowgb              |clk_divider_18          |    57|
|105   |    status              |gamestatus              |   110|
|106   |  whacko                |whacko_game             |   863|
|107   |    SLOOOWclk           |clk_divider_13          |    55|
|108   |    SLOW2clk            |clk_divider_14          |    55|
|109   |    cash                |points_update           |   346|
|110   |      lives_d           |translate_digit         |     7|
|111   |      ones_d            |translate_digit_15      |    14|
|112   |      tens_d            |translate_digit_16      |    14|
|113   |    catch               |point_catch             |   112|
|114   |    life                |lives_update            |     1|
|115   |    pafa                |display_pass_fail       |    75|
|116   |    pop                 |led_pop                 |    31|
|117   |    sound               |hello_disp              |   188|
+------+------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:41 ; elapsed = 00:12:02 . Memory (MB): peak = 1379.676 ; gain = 1122.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:08 ; elapsed = 00:11:40 . Memory (MB): peak = 1379.676 ; gain = 819.391
Synthesis Optimization Complete : Time (s): cpu = 00:11:42 ; elapsed = 00:12:02 . Memory (MB): peak = 1379.676 ; gain = 1122.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances
  LD => LDCE: 18 instances
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
595 Infos, 224 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:56 ; elapsed = 00:12:18 . Memory (MB): peak = 1379.676 ; gain = 1135.457
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abner/Desktop/Y1Sem2/EE2026 Digital Design/Proj/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1379.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  4 19:54:31 2020...
