#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug 27 21:28:44 2024
# Process ID: 23022
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :4100.000 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :17515 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "SOC"
# set board_file "???"
# set board_name "ultra96v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part} -mode out_of_context
Command: synth_design -top SOC -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23136
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2595.117 ; gain = 303.691 ; free physical = 7539 ; free virtual = 15512
---------------------------------------------------------------------------------
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:229]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BP' [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'gshare' [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PHT_memory' [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_65536x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_65536x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'PHT_memory' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'gshare' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_4096x56' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_4096x56' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAS' [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_128x39' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_128x39' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BP' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'predecoder' [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x288' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x288.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x288' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x288.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'predecoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PC_gen' [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'PC_gen' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x288' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x288.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x288' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x288.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_frontend_memory_request' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x65' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x65' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_frontend_memory_request' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x54' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x54.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x54' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x54.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_packet_decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x744' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x744' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'fetch_packet_decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x744' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x744.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x744' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x744.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6157] synthesizing module 'free_list' [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:173]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:175]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'free_list' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
INFO: [Synth 8-6157] synthesizing module 'WAW_handler' [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'WAW_handler' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAT' [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAT' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet_1' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x744_0' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x744_0' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x744_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'rename' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'backend' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS' [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS_1' [/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MOB' [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MOB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'sim_nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x32' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'sim_nReadmWrite' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU' [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU_1' [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AGU' [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:70]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:72]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:74]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:77]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'AGU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'backend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_shared_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x70' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x70' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_shared_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_WB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_busy_64x1' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_busy_64x1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_WB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_entry_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x17' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x17' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_entry_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_64x54' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'fetch_64x54' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x54.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_instruction_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_final_AXI_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_final_AXI_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem_1' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'icache_ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x278' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x278' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'icache_ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_validator' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_validator' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_instruction_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_data_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x68' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x68' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue3_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_3x68' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_3x68' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x68.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_256x8' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_256x8' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem_32' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_64x21' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x21' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem_32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_data_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore_tile' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AXI_debug_printer' [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'AXI_debug_printer' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_wrap_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M00_BASE_ADDR bound to: 0 - type: integer 
	Parameter M00_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M00_CONNECT_READ bound to: 3 - type: integer 
	Parameter M00_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M00_SECURE bound to: 0 - type: integer 
	Parameter M01_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter M01_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M01_CONNECT_READ bound to: 3 - type: integer 
	Parameter M01_CONNECT_WRITE bound to: 3 - type: integer 
	Parameter M01_SECURE bound to: 0 - type: integer 
ERROR: [Synth 8-439] module 'axi_interconnect' not found [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:295]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 1 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100000000000000000000000000000011000 
	Parameter M_CONNECT_READ bound to: 4'b1111 
	Parameter M_CONNECT_WRITE bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
ERROR: [Synth 8-6156] failed synthesizing module 'axi_interconnect_wrap_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'axi_interconnect_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2755.055 ; gain = 463.629 ; free physical = 7395 ; free virtual = 15370
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 14 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 21:29:03 2024...
