

================================================================
== Vivado HLS Report for 'aqed_top'
================================================================
* Date:           Fri Apr 10 23:55:34 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aes_bug2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     9.254|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  116|  116|  116|  116|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_workload_fu_109  |workload  |  105|  105|  105|  105|   none  |
        |grp_aqed_in_fu_117   |aqed_in   |    2|    2|    2|    2|   none  |
        |grp_aqed_out_fu_153  |aqed_out  |    3|    3|    3|    3|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      -|     -|
|FIFO             |        -|      -|      -|     -|
|Instance         |        4|      -|    516|  2137|
|Memory           |        0|      -|     16|     2|
|Multiplexer      |        -|      -|      -|   122|
|Register         |        -|      -|     67|     -|
+-----------------+---------+-------+-------+------+
|Total            |        4|      0|    599|  2261|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       10|      0|      3|    28|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+------+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------+----------+---------+-------+-----+------+
    |grp_aqed_in_fu_117   |aqed_in   |        0|      0|   51|   406|
    |grp_aqed_out_fu_153  |aqed_out  |        0|      0|   62|   280|
    |grp_workload_fu_109  |workload  |        4|      0|  403|  1451|
    +---------------------+----------+---------+-------+-----+------+
    |Total                |          |        4|      0|  516|  2137|
    +---------------------+----------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |bmc_in_U  |aqed_top_bmc_in  |        0|  16|   2|    16|    8|     1|          128|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total     |                 |        0|  16|   2|    16|    8|     1|          128|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  41|          8|    1|          8|
    |bmc_in_address0  |  21|          4|    4|         16|
    |bmc_in_address1  |  15|          3|    4|         12|
    |bmc_in_ce0       |  21|          4|    1|          4|
    |bmc_in_ce1       |  15|          3|    1|          3|
    |bmc_in_we0       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 122|         24|   12|         45|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |grp_aqed_in_fu_117_ap_start_reg   |   1|   0|    1|          0|
    |grp_aqed_out_fu_153_ap_start_reg  |   1|   0|    1|          0|
    |grp_workload_fu_109_ap_start_reg  |   1|   0|    1|          0|
    |o2_qed_check_V_reg_247            |   1|   0|    1|          0|
    |o2_qed_done_V_reg_242             |   1|   0|    1|          0|
    |state_dup_idx_V                   |   2|   0|    2|          0|
    |state_dup_in_V                    |  16|   0|   16|          0|
    |state_dup_issued_V                |   1|   0|    1|          0|
    |state_dup_val_V_0                 |   8|   0|    8|          0|
    |state_dup_val_V_1                 |   8|   0|    8|          0|
    |state_orig_done_V                 |   1|   0|    1|          0|
    |state_orig_idx_V                  |   2|   0|    2|          0|
    |state_orig_in_V                   |  16|   0|   16|          0|
    |state_orig_issued_V               |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  67|   0|   67|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|agg_result  | out |   20|   ap_none  |  agg_result  |    pointer   |
|orig_V      |  in |    1|   ap_none  |    orig_V    |    scalar    |
|dup_V       |  in |    1|   ap_none  |     dup_V    |    scalar    |
|orig_idx_V  |  in |    2|   ap_none  |  orig_idx_V  |    scalar    |
|dup_idx_V   |  in |    2|   ap_none  |   dup_idx_V  |    scalar    |
|num_V       |  in |    3|   ap_none  |     num_V    |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dup_idx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %dup_idx_V)"   --->   Operation 8 'read' 'dup_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%orig_idx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %orig_idx_V)"   --->   Operation 9 'read' 'orig_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dup_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dup_V)"   --->   Operation 10 'read' 'dup_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%orig_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %orig_V)"   --->   Operation 11 'read' 'orig_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (5.13ns)   --->   "call fastcc void @aqed_in([16 x i8]* @bmc_in, i1 %orig_V_read, i1 %dup_V_read, i2 %orig_idx_V_read, i2 %dup_idx_V_read)" [buf4bug2.cpp:449]   --->   Operation 12 'call' <Predicate = true> <Delay = 5.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @aqed_in([16 x i8]* @bmc_in, i1 %orig_V_read, i1 %dup_V_read, i2 %orig_idx_V_read, i2 %dup_idx_V_read)" [buf4bug2.cpp:449]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @workload([16 x i8]* @bmc_in)" [buf4bug2.cpp:451]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @workload([16 x i8]* @bmc_in)" [buf4bug2.cpp:451]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i1, i1 } @aqed_out()" [buf4bug2.cpp:453]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.94>
ST_6 : Operation 17 [1/2] (0.94ns)   --->   "%call_ret = call fastcc { i1, i1 } @aqed_out()" [buf4bug2.cpp:453]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%o2_qed_done_V = extractvalue { i1, i1 } %call_ret, 0" [buf4bug2.cpp:453]   --->   Operation 18 'extractvalue' 'o2_qed_done_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%o2_qed_check_V = extractvalue { i1, i1 } %call_ret, 1" [buf4bug2.cpp:453]   --->   Operation 19 'extractvalue' 'o2_qed_check_V' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i20* %agg_result), !map !282"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %orig_V), !map !301"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dup_V), !map !307"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %orig_idx_V), !map !311"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %dup_idx_V), !map !315"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %num_V), !map !319"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @aqed_top_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [8 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [buf4bug2.cpp:435]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %agg_result, [8 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2" [buf4bug2.cpp:457]   --->   Operation 29 'load' 'state_orig_issued_V_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%state_orig_done_V_lo = load i1* @state_orig_done_V, align 2" [buf4bug2.cpp:458]   --->   Operation 30 'load' 'state_orig_done_V_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%state_dup_val_V_0_lo = load i8* @state_dup_val_V_0, align 2" [buf4bug2.cpp:459]   --->   Operation 31 'load' 'state_dup_val_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%state_dup_val_V_1_lo = load i8* @state_dup_val_V_1, align 1" [buf4bug2.cpp:460]   --->   Operation 32 'load' 'state_dup_val_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%gep21920_part_set = call i20 @_ssdm_op_BitConcatenate.i20.i8.i8.i1.i1.i1.i1(i8 %state_dup_val_V_1_lo, i8 %state_dup_val_V_0_lo, i1 %state_orig_done_V_lo, i1 %state_orig_issued_V_s, i1 %o2_qed_check_V, i1 %o2_qed_done_V)" [buf4bug2.cpp:460]   --->   Operation 33 'bitconcatenate' 'gep21920_part_set' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i20P(i20* %agg_result, i20 %gep21920_part_set)" [buf4bug2.cpp:460]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [buf4bug2.cpp:462]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_orig_issued_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_issued_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_in_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_in_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_in_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_val_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_val_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bmc_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ state_out_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_qed_done_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_done_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_out_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_out_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_qed_check_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dup_idx_V_read        (read          ) [ 00100000]
orig_idx_V_read       (read          ) [ 00100000]
dup_V_read            (read          ) [ 00100000]
orig_V_read           (read          ) [ 00100000]
StgValue_13           (call          ) [ 00000000]
StgValue_15           (call          ) [ 00000000]
call_ret              (call          ) [ 00000000]
o2_qed_done_V         (extractvalue  ) [ 00000001]
o2_qed_check_V        (extractvalue  ) [ 00000001]
StgValue_20           (specbitsmap   ) [ 00000000]
StgValue_21           (specbitsmap   ) [ 00000000]
StgValue_22           (specbitsmap   ) [ 00000000]
StgValue_23           (specbitsmap   ) [ 00000000]
StgValue_24           (specbitsmap   ) [ 00000000]
StgValue_25           (specbitsmap   ) [ 00000000]
StgValue_26           (spectopmodule ) [ 00000000]
StgValue_27           (specinterface ) [ 00000000]
StgValue_28           (specinterface ) [ 00000000]
state_orig_issued_V_s (load          ) [ 00000000]
state_orig_done_V_lo  (load          ) [ 00000000]
state_dup_val_V_0_lo  (load          ) [ 00000000]
state_dup_val_V_1_lo  (load          ) [ 00000000]
gep21920_part_set     (bitconcatenate) [ 00000000]
StgValue_34           (write         ) [ 00000000]
StgValue_35           (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dup_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="orig_idx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dup_idx_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_orig_issued_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_issued_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_dup_issued_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_issued_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_orig_val_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_orig_val_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_in_count_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_in_count_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_orig_in_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_in_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_orig_idx_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_dup_in_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_in_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_dup_idx_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="state_dup_val_V_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="state_dup_val_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bmc_in">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmc_in"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sbox">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="state_out_count_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_out_count_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="state_qed_done_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_done_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="state_orig_done_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_done_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="state_orig_out_V_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="state_orig_out_V_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="state_qed_check_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_check_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_in"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="workload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_top_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i8.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i20P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="dup_idx_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="2" slack="0"/>
<pin id="81" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_idx_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="orig_idx_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_idx_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dup_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="orig_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_34_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="20" slack="0"/>
<pin id="105" dir="0" index="2" bw="20" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_workload_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_aqed_in_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="0" index="3" bw="1" slack="0"/>
<pin id="122" dir="0" index="4" bw="2" slack="0"/>
<pin id="123" dir="0" index="5" bw="2" slack="0"/>
<pin id="124" dir="0" index="6" bw="1" slack="0"/>
<pin id="125" dir="0" index="7" bw="1" slack="0"/>
<pin id="126" dir="0" index="8" bw="8" slack="0"/>
<pin id="127" dir="0" index="9" bw="8" slack="0"/>
<pin id="128" dir="0" index="10" bw="16" slack="0"/>
<pin id="129" dir="0" index="11" bw="16" slack="0"/>
<pin id="130" dir="0" index="12" bw="2" slack="0"/>
<pin id="131" dir="0" index="13" bw="16" slack="0"/>
<pin id="132" dir="0" index="14" bw="2" slack="0"/>
<pin id="133" dir="0" index="15" bw="8" slack="0"/>
<pin id="134" dir="0" index="16" bw="8" slack="0"/>
<pin id="135" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_aqed_out_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="16" slack="0"/>
<pin id="157" dir="0" index="3" bw="1" slack="0"/>
<pin id="158" dir="0" index="4" bw="16" slack="0"/>
<pin id="159" dir="0" index="5" bw="1" slack="0"/>
<pin id="160" dir="0" index="6" bw="2" slack="0"/>
<pin id="161" dir="0" index="7" bw="8" slack="0"/>
<pin id="162" dir="0" index="8" bw="8" slack="0"/>
<pin id="163" dir="0" index="9" bw="8" slack="0"/>
<pin id="164" dir="0" index="10" bw="16" slack="0"/>
<pin id="165" dir="0" index="11" bw="1" slack="0"/>
<pin id="166" dir="0" index="12" bw="2" slack="0"/>
<pin id="167" dir="0" index="13" bw="1" slack="0"/>
<pin id="168" dir="1" index="14" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="o2_qed_done_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="o2_qed_done_V/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="o2_qed_check_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="o2_qed_check_V/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="state_orig_issued_V_s_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_issued_V_s/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="state_orig_done_V_lo_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_done_V_lo/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="state_dup_val_V_0_lo_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_val_V_0_lo/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="state_dup_val_V_1_lo_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_val_V_1_lo/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="gep21920_part_set_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="0" index="4" bw="1" slack="0"/>
<pin id="213" dir="0" index="5" bw="1" slack="1"/>
<pin id="214" dir="0" index="6" bw="1" slack="1"/>
<pin id="215" dir="1" index="7" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="gep21920_part_set/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="dup_idx_V_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dup_idx_V_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="orig_idx_V_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="1"/>
<pin id="229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="orig_idx_V_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="dup_V_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dup_V_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="orig_V_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="orig_V_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="o2_qed_done_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="o2_qed_done_V "/>
</bind>
</comp>

<comp id="247" class="1005" name="o2_qed_check_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="o2_qed_check_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="76" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="138"><net_src comp="96" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="139"><net_src comp="90" pin="2"/><net_sink comp="117" pin=3"/></net>

<net id="140"><net_src comp="84" pin="2"/><net_sink comp="117" pin=4"/></net>

<net id="141"><net_src comp="78" pin="2"/><net_sink comp="117" pin=5"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="117" pin=6"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="117" pin=7"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="117" pin=8"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="117" pin=9"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="117" pin=10"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="117" pin=11"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="117" pin=12"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="117" pin=13"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="117" pin=14"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="117" pin=15"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="117" pin=16"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="153" pin=5"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="153" pin=6"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="153" pin=7"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="153" pin=8"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="153" pin=9"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="153" pin=10"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="153" pin=11"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="153" pin=12"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="153" pin=13"/></net>

<net id="186"><net_src comp="153" pin="14"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="153" pin="14"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="199" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="195" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="191" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="221"><net_src comp="207" pin="7"/><net_sink comp="102" pin=2"/></net>

<net id="225"><net_src comp="78" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="117" pin=5"/></net>

<net id="230"><net_src comp="84" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="117" pin=4"/></net>

<net id="235"><net_src comp="90" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="240"><net_src comp="96" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="245"><net_src comp="183" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="207" pin=6"/></net>

<net id="250"><net_src comp="187" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="207" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result | {7 }
	Port: state_orig_issued_V | {1 2 }
	Port: state_dup_issued_V | {1 2 }
	Port: state_orig_val_V_0 | {1 2 }
	Port: state_orig_val_V_1 | {1 2 }
	Port: state_in_count_V | {1 2 }
	Port: state_orig_in_V | {1 2 }
	Port: state_orig_idx_V | {1 2 }
	Port: state_dup_in_V | {1 2 }
	Port: state_dup_idx_V | {1 2 }
	Port: state_dup_val_V_0 | {1 2 }
	Port: state_dup_val_V_1 | {1 2 }
	Port: bmc_in | {3 4 }
	Port: state_out_count_V | {5 6 }
	Port: state_qed_done_V | {5 6 }
	Port: state_orig_done_V | {5 6 }
	Port: state_orig_out_V_0 | {5 6 }
	Port: state_orig_out_V_1 | {5 6 }
	Port: state_qed_check_V | {5 6 }
 - Input state : 
	Port: aqed_top : orig_V | {1 }
	Port: aqed_top : dup_V | {1 }
	Port: aqed_top : orig_idx_V | {1 }
	Port: aqed_top : dup_idx_V | {1 }
	Port: aqed_top : state_orig_issued_V | {1 2 5 6 7 }
	Port: aqed_top : state_dup_issued_V | {1 2 5 6 }
	Port: aqed_top : state_orig_val_V_0 | {1 2 }
	Port: aqed_top : state_orig_val_V_1 | {1 2 }
	Port: aqed_top : state_in_count_V | {1 2 }
	Port: aqed_top : state_orig_in_V | {5 6 }
	Port: aqed_top : state_orig_idx_V | {5 6 }
	Port: aqed_top : state_dup_in_V | {5 6 }
	Port: aqed_top : state_dup_idx_V | {5 6 }
	Port: aqed_top : state_dup_val_V_0 | {7 }
	Port: aqed_top : state_dup_val_V_1 | {7 }
	Port: aqed_top : bmc_in | {1 2 3 4 5 6 }
	Port: aqed_top : sbox | {3 4 }
	Port: aqed_top : state_out_count_V | {5 6 }
	Port: aqed_top : state_qed_done_V | {5 6 }
	Port: aqed_top : state_orig_done_V | {7 }
	Port: aqed_top : state_orig_out_V_0 | {5 6 }
	Port: aqed_top : state_orig_out_V_1 | {5 6 }
	Port: aqed_top : state_qed_check_V | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		o2_qed_done_V : 1
		o2_qed_check_V : 1
	State 7
		gep21920_part_set : 1
		StgValue_34 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     grp_workload_fu_109    |    2    | 28.5118 |   1010  |   720   |
|   call   |     grp_aqed_in_fu_117     |    0    |  3.507  |    36   |   359   |
|          |     grp_aqed_out_fu_153    |    0    |  5.171  |    55   |   203   |
|----------|----------------------------|---------|---------|---------|---------|
|          |  dup_idx_V_read_read_fu_78 |    0    |    0    |    0    |    0    |
|   read   | orig_idx_V_read_read_fu_84 |    0    |    0    |    0    |    0    |
|          |    dup_V_read_read_fu_90   |    0    |    0    |    0    |    0    |
|          |   orig_V_read_read_fu_96   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |  StgValue_34_write_fu_102  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|extractvalue|    o2_qed_done_V_fu_183    |    0    |    0    |    0    |    0    |
|          |    o2_qed_check_V_fu_187   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|  gep21920_part_set_fu_207  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    2    | 37.1898 |   1101  |   1282  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|bmc_in|    0   |   16   |    2   |
| sbox |    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    1   |   16   |    2   |
+------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   dup_V_read_reg_232  |    1   |
| dup_idx_V_read_reg_222|    2   |
| o2_qed_check_V_reg_247|    1   |
| o2_qed_done_V_reg_242 |    1   |
|  orig_V_read_reg_237  |    1   |
|orig_idx_V_read_reg_227|    2   |
+-----------------------+--------+
|         Total         |    8   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_aqed_in_fu_117 |  p2  |   2  |   1  |    2   ||    9    |
| grp_aqed_in_fu_117 |  p3  |   2  |   1  |    2   ||    9    |
| grp_aqed_in_fu_117 |  p4  |   2  |   2  |    4   ||    9    |
| grp_aqed_in_fu_117 |  p5  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   12   ||  6.656  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   37   |  1101  |  1282  |
|   Memory  |    1   |    -   |   16   |    2   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    8   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   43   |  1125  |  1320  |
+-----------+--------+--------+--------+--------+
