#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jun 22 18:09:19 2017
# Process ID: 6088
# Current directory: D:/UNB/PED/Trabalho Final/projeto_fish
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3448 D:\UNB\PED\Trabalho Final\projeto_fish\projeto_fish.xpr
# Log file: D:/UNB/PED/Trabalho Final/projeto_fish/vivado.log
# Journal file: D:/UNB/PED/Trabalho Final/projeto_fish\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Pedro/Desktop/prova PED2/projeto_fish' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'projeto_fish.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 692.988 ; gain = 88.926
close [ open {D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd} w ]
add_files {{D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd}}
set_property top ValorPolinomio [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ValorPolinomio' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ValorPolinomio_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ValorPolinomio
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 56abbe35f343487ca8bc204a0061ea2e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ValorPolinomio_behav xil_defaultlib.ValorPolinomio -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.valorpolinomio
Built simulation snapshot ValorPolinomio_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/UNB/PED/Trabalho -notrace
couldn't read file "D:/UNB/PED/Trabalho": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 18:35:09 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 728.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ValorPolinomio_behav -key {Behavioral:sim_1:Functional:ValorPolinomio} -tclbatch {ValorPolinomio.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ValorPolinomio.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ValorPolinomio_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 768.043 ; gain = 39.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ValorPolinomio' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ValorPolinomio_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ValorPolinomio
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 56abbe35f343487ca8bc204a0061ea2e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ValorPolinomio_behav xil_defaultlib.ValorPolinomio -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd:22]
ERROR: [VRFC 10-494] choice "100" should have 4 elements [D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd:23]
ERROR: [VRFC 10-494] choice "011" should have 4 elements [D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd:30]
ERROR: [VRFC 10-494] choice "010" should have 4 elements [D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd:37]
ERROR: [VRFC 10-494] choice "001" should have 4 elements [D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit valorpolinomio in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ValorPolinomio' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ValorPolinomio_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/ValorPolinomio.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ValorPolinomio
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 56abbe35f343487ca8bc204a0061ea2e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ValorPolinomio_behav xil_defaultlib.ValorPolinomio -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.valorpolinomio
Built simulation snapshot ValorPolinomio_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/UNB/PED/Trabalho -notrace
couldn't read file "D:/UNB/PED/Trabalho": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 22 18:40:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ValorPolinomio_behav -key {Behavioral:sim_1:Functional:ValorPolinomio} -tclbatch {ValorPolinomio.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ValorPolinomio.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ValorPolinomio_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 768.043 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
close [ open {D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/mostraNumero.vhd} w ]
add_files {{D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/mostraNumero.vhd}}
close [ open {D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/Main.vhd} w ]
add_files {{D:/UNB/PED/Trabalho Final/projeto_fish/projeto_fish.srcs/sources_1/new/Main.vhd}}
set_property top Main [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 22 23:01:33 2017...
