{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T14:45:09Z","timestamp":1574779509759},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"1s","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2013,3,29]],"date-time":"2013-03-29T00:00:00Z","timestamp":1364515200000},"delay-in-days":0,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["TECS","ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,3,29]]},"DOI":"10.1145\/2435227.2435257","type":"journal-article","created":{"date-parts":[[2018,1,4]],"date-time":"2018-01-04T16:27:31Z","timestamp":1515083251000},"page":"1-23","source":"Crossref","is-referenced-by-count":8,"title":["A HW\/SW co-verification framework for SystemC"],"prefix":"10.1145","volume":"12","author":[{"given":"Paula","family":"Herber","sequence":"first","affiliation":[{"name":"International Computer Science Institute Berkeley, Berkeley, CA"}]},{"given":"Sabine","family":"Glesner","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Berlin, Berlin, Germany"}]}],"member":"320","reference":[{"key":"key-10.1145\/2435227.2435257-1","unstructured":"Alur, R. and Dill, D. L. 1994. A theory of timed automata. Theore. Compu. Science 126, 183--235.","DOI":"10.1016\/0304-3975(94)90010-8","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-2","unstructured":"Behrmann, G., David, A., and Larsen, K. G. 2004. A tutorial on Uppaal. In Formal Methods for the Design of Real-Time Systems, Lecture Notes in Computer Science, vol. 3185. Springer, 200--236.","DOI":"10.1007\/978-3-540-30080-9_7","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-3","unstructured":"Bengtsson, J. and Yi, W. 2004. Timed automata: Semantics, algorithms and tools. In Lecture Notes on Concurrency and Petri Nets, Lecture Notes in Computer Science, vol. 3098. Springer, 87--124.","DOI":"10.1007\/978-3-540-27755-2_3","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-4","unstructured":"Bruschi, F., Ferrandi, F., and Sciuto, D. 2005. A framework for the functional verification of SystemC models. Int. J. Parallel Program. 33, 6, 667--695.","DOI":"10.1007\/s10766-005-8908-x","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-5","unstructured":"Chen, M., Mishra, P., and Kalita, D. 2007. Towards RTL test generation from SystemC TLM specifications. In Proceedings of the IEEE International High Level Design Validation and Test Workshop. IEEE Computer Society, 91--96."},{"key":"key-10.1145\/2435227.2435257-6","unstructured":"da Silva, K. R. G., Melcher, E. U. K., Araujo, G., and Pimenta, V. A. 2004. An automatic testbench generation tool for a SystemC functional verification methodology. In Proceedings of the 17th Symposium on Integrated Circuits and System Design. ACM Press, 66--70.","DOI":"10.1145\/1016568.1016592","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-7","unstructured":"de Vries, R. G. c and Tretmans, J. 2000. On-the-fly conformance testing using SPIN. Softw. Tools Technol. Transfer 2, 4, 382--393."},{"key":"key-10.1145\/2435227.2435257-8","unstructured":"FZI Research Center for Information Technology. KaSCPar - Karlsruhe SystemC parser."},{"key":"key-10.1145\/2435227.2435257-9","unstructured":"Ghenassia, F. 2005. Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer.","DOI":"10.1007\/b137175","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-10","unstructured":"Groetker, T. 2002. System Design with SystemC. Kluwer Academic Publishers."},{"key":"key-10.1145\/2435227.2435257-11","unstructured":"Grosse, D. and Drechsler, R. 2004. Checkers for SystemC designs. In Formal Methods and Models for Codesign, IEEE Computer Society, 171--178.","DOI":"10.1109\/MEMCOD.2004.1459851","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-12","unstructured":"Grosse, D., K&#252;hne, U., and Drechsler, R. 2006. HW\/SW Co-Verification of Embedded Systems using Bounded Model Checking. In Proceedings of the Great Lakes Symposium on VLSI. ACM Press, 43--48."},{"key":"key-10.1145\/2435227.2435257-13","unstructured":"Grosse, D., Peraza, H., Klingauf, W., and Drechsler, R. 2008. Embedded Systems Specification and Design Languages. Springer 73--86.","DOI":"10.1007\/978-1-4020-8297-9_6","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-14","unstructured":"Habibi, A., Moinudeen, H., and Tahar, S. 2006. Generating finite state machines from Systemc. In Proceedings of the Design, Automation and Test in Europe. IEEE Press, 76--81."},{"key":"key-10.1145\/2435227.2435257-15","unstructured":"Habibi, A. and Tahar, S. 2005. An approach for the verification of SystemC designs using AsmL. In Automated Technology for Verification and Analysis, Lecture Notes in Computer Science, vol. 3707. Springer, 69--83.","DOI":"10.1007\/11562948_8","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-16","unstructured":"Herber, P. 2010. A Framework for Automated HW\/SW Co-Verification of SystemC Designs using Timed Automata. Logos.","DOI":"10.1109\/ETSYM.2010.5512761","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-17","unstructured":"Herber, P., Fellmuth, J., and Glesner, S. 2008. Model checking systemc designs using timed automata. In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis. ACM Press, 131--136.","DOI":"10.1145\/1450135.1450166","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-18","unstructured":"Herber, P., Friedemann, F., and Glesner, S. 2009. Combining model checking and testing in a continuous HW\/SW co-verification process. In Tests and Proofs, Lecture Notes in Computer Science, vol. 5668. Springer.","DOI":"10.1007\/978-3-642-02949-3_10","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-19","unstructured":"Herber, P., Pockrandt, M., and Glesner, S. 2010. Automated conformance evaluation of SystemC designs using timed automata. In Proceedings of the IEEE European Test Symposium. IEEE Computer Society, 188--193.","DOI":"10.1109\/ETSYM.2010.5512761","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-20","unstructured":"Hessel, A., Larsen, K. G., Mikucionis, M., Nielsen, B., Pettersson, P., and Skou, A. 2008. Testing real-time systems using UPPAAL. In Formal Methods and Testing, Lecture Notes in Computer Science, vol. 4949. Springer.","DOI":"10.1007\/978-3-540-78917-8_3","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-21","unstructured":"Hessel, A., Larsen, K. G., Nielsen, B., Petterson, P., and Skou, A. 2003. Time-optimal test cases for real-time systems. In Proceedings of the 3rd International Workshop on Formal Approaches to Testing of Software, Lecture Notes in Computer Science, vol. 2931. Springer, 114--130.","DOI":"10.1007\/978-3-540-24617-6_9","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-22","unstructured":"IEEE Standards Association. 2005. IEEE Std. 1666--2005, Open SystemC Language Reference Manual."},{"key":"key-10.1145\/2435227.2435257-23","unstructured":"Junior, A. D. and Cecilio da Silva, D. J. 2007. Code-coverage based test vector generation for SystemC designs. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. IEEE Computer Society, 198--206.","DOI":"10.1109\/ISVLSI.2007.31","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-24","unstructured":"Karlsson, D., Eles, P., and Peng, Z. 2006. Formal verification of SystemC designs using a petri-net based representation. In Proceedings of the Design, Automation and Test in Europe. IEEE Press, 1228--1233.","DOI":"10.1109\/DATE.2006.244076","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-25","unstructured":"Kirchsteiger, C. M., Trummer, C., Steger, C., Weiss, R., and Pistauer, M. 2008. Distributed Embedded Systems: Design, Middleware and Resources. Springer, 35--44."},{"key":"key-10.1145\/2435227.2435257-26","unstructured":"Krichen, M. and Tripakis, S. 2004. Real-time testing with timed automata testers and coverage criteria. In Proceedings of the Joint conference on Formal Modelling and Analysis of Timed Systems and Formal Techniques in Real-Time and Fault Tolerant System, Lecture Notes in Computer Science, vol. 3253. Springer, 134--151.","DOI":"10.1007\/978-3-540-30206-3_11","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-27","unstructured":"Larsen, K. G., Mikucionis, M., and Nielsen, B. 2005. Formal Approaches to Software Testing. Springer, 79--94."},{"key":"key-10.1145\/2435227.2435257-28","unstructured":"Man, K. L. 2005. An overview of SystemCFL. Rese. Microelectronics Electron. 1, 145--148."},{"key":"key-10.1145\/2435227.2435257-29","unstructured":"Man, K. L., Fedeli, A., Mercaldi, M., Boubekeur, M., and Schellekens, M. P. 2007. SC2SCFL: Automated SystemC to SystemCFL Translation. In Embedded Computing Systems: Architectures, Modeling, and Simulation, Lecture Notes in Computer Science, vol. 4599. Springer, 34--45.","DOI":"10.1007\/978-3-540-73625-7_6","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-30","unstructured":"Mathaikutty, D. A., Ahuja, S., Dingankar, A., and Shukla, S. 2007. Model-driven test generation for system level validation. In Proceedings of the IEEE International High Level Design Validation and Test Workshop. IEEE Computer Society, 83--90.","DOI":"10.1109\/HLDVT.2007.4392792","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-31","unstructured":"M&#252;ller, W., Ruf, J., and Rosenstiel, W. 2003. SystemC: Methodologies and Applications. Kluwer Academic Publishers, 97--126."},{"key":"key-10.1145\/2435227.2435257-32","unstructured":"Nielsen, B. and Skou, A. 2001. Automated test generation from timed automata. In Proceedings of the 7th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, Lecture Notes in Computer Science, vol. 2031. Springer, 343--357.","DOI":"10.1007\/3-540-45319-9_24","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-33","unstructured":"Parr, T. 2008. ANTLR -- ANother Tool for Language Recognition."},{"key":"key-10.1145\/2435227.2435257-34","unstructured":"Patel, H. D. and Shukla, S. K. 2008. Model-driven validation of SystemC designs. EURASIP J. Embed. Syst. 3, 1--14.","DOI":"10.1007\/978-1-4020-8472-0_7","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-35","unstructured":"Robinson-Mallett, C., Hierons, R. M., and Liggesmeyer, P. 2006. Achieving communication coverage in testing. ACM SIGSOFT Softw. Engin. Notes 31, 6, 1--10.","DOI":"10.1145\/1218776.1218786","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-36","unstructured":"Ruf, J., Hoffmann, D. W., Gerlach, J., and Wolfgang Rosenstiel, T. K., and M&#252;ller, W. 2001. The simulation semantics of SystemC. In Proceedings of the Design, Automation and Test in Europe. IEEE Press, 64--70."},{"key":"key-10.1145\/2435227.2435257-37","unstructured":"Salem, A. 2003. Formal Semantics of Synchronous SystemC. In Proceedings of the Design, Automation and Test in Europe (DATE). IEEE Computer Society, 10376--10381.","DOI":"10.1109\/DATE.2003.1253637","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2435227.2435257-38","unstructured":"SystemC Verification Working Group - SCV. SystemC Verification Standard."},{"key":"key-10.1145\/2435227.2435257-39","unstructured":"Traulsen, C., Cornet, J., Moy, M., and Maraninchi:, F. 2007. A SystemC\/TLM semantics in Promela and its possible applications. In Proceedings of the 14th Workshop on Model Checking Software, Lecture Notes in Computer Science, vol. 4595. Springer, Berlin, 204--222.","DOI":"10.1007\/978-3-540-73370-6_14","doi-asserted-by":"crossref"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2435257&ftid=1360255&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T01:17:49Z","timestamp":1570583869000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,29]]},"references-count":39,"journal-issue":{"published-print":{"date-parts":[[2013,3,1]]},"issue":"1s"},"URL":"http:\/\/dx.doi.org\/10.1145\/2435227.2435257","relation":{"cites":[]},"ISSN":["1539-9087"],"issn-type":[{"value":"1539-9087","type":"print"}],"subject":["Hardware and Architecture","Software"]}}