# S4 Digital Lab Verilog Experiments (KTU 2019 Scheme)

(See [Syllabus](https://drive.google.com/file/d/13fYuLQXzB5pdsD74QM5WEU50uWhqZvvY/view))

## Experiments
| **Sl. No.** | **Experiment**                                 |
|:-----------:|:----------------------------------------------:|
| 1           | Basic Gates (and, or, not, nand, nor, xor, xnor)    |
| 2           | Adders and Subtractors (Half, Full)            |
| 3           | Flip Flops (D FF, T FF, SR FF, JK FF)          |
| 4           | Muliplexers and Demultiplexers (1x4 mux, 4x1 demux)                  |
