#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Dec  7 17:42:43 2019
# Process ID: 2732
# Current directory: D:/Vivado2018_wrk/axi_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11596 D:\Vivado2018_wrk\axi_spi\axi_spi.xpr
# Log file: D:/Vivado2018_wrk/axi_spi/vivado.log
# Journal file: D:/Vivado2018_wrk/axi_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado2018_wrk/axi_spi/axi_spi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sysgen_workspace'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User_Company:SysGen:untitled:1.0'. The one found in IP location 'd:/sysgen_workspace/delay_test/ip' will take precedence over the same IP in location d:/sysgen_workspace/hwl_7020/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User_Company:SysGen:fftcal_v2:1.0'. The one found in IP location 'd:/sysgen_workspace/fftcal_vlinktest/ip' will take precedence over the same IP in locations: 
   d:/sysgen_workspace/fftcal_v2/ip
   d:/sysgen_workspace/fftcal_v3/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'User_Company:SysGen:hwlsup_v2:1.0'. The one found in IP location 'd:/sysgen_workspace/hwl_sp_preres_v1/ip' will take precedence over the same IP in location d:/sysgen_workspace/hwlsup_ip_v2/ip
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'axi_spi_top.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
axi_spi_top_ddc_spec_0_1

open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1098.230 ; gain = 351.645
open_bd_design {D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:module_ref:Tgate:1.0 - Tgate_0
Adding cell -- xilinx.com:module_ref:Tgate:1.0 - Tgate_1
Adding cell -- xilinx.com:module_ref:Tgate:1.0 - Tgate_3
Adding cell -- xilinx.com:module_ref:Tgate_width5:1.0 - Tgate_width5_0
Adding cell -- xilinx.com:ip:jesd204:7.2 - jesd204_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:module_ref:inv:1.0 - inv_0
Adding cell -- xilinx.com:module_ref:data_rearrange:1.0 - data_rearrange_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_2
Adding cell -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_0
Adding cell -- xilinx.com:module_ref:init_delay:1.0 - init_delay_0
Adding cell -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_1
Adding cell -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_2
Adding cell -- xilinx.com:module_ref:init_delay:1.0 - init_delay_1
Adding cell -- User_Company:SysGen:ddc_spec:1.0 - ddc_spec_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:module_ref:resample:1.0 - resample_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_3
Adding cell -- xilinx.com:module_ref:reformat:1.0 - reformat_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_4
WARNING: [BD 41-1731] Type mismatch between connected pins: /sclk(clk) and /Tgate_3/IO(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /jesd204_0/rx_sync(undef) and /util_ds_buf_0/OBUF_IN(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /resetn(rst) and /inv_0/I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <axi_spi_top> from BD file <D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.590 ; gain = 83.000
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/Vivado2018_wrk/axi_spi/axi_spi.runs/impl_1/axi_spi_top_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {D:/Vivado2018_wrk/axi_spi/axi_spi.runs/impl_1/axi_spi_top_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/Vivado2018_wrk/axi_spi/axi_spi.runs/impl_1/axi_spi_top_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_spi_top_i/system_ila_2/inst/ila_lib' at location 'uuid_023E7F9B96FE57FEB2FE74F0EB2F7AD4' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_spi_top_i/system_ila_4/inst/ila_lib' at location 'uuid_15730EF98DB159798E8B21B11FB3EF62' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_spi_top_i/system_ila_0/inst/ila_lib' at location 'uuid_A0D62C6503B95D77950DD81E009C88AC' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_spi_top_i/system_ila_1/inst/ila_lib' at location 'uuid_B22355033B7857018470EA38FA99D5E7' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_spi_top_i/system_ila_3/inst/ila_lib' at location 'uuid_BBFED57A97D452A396D8701C3D459598' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7k325t_0 and the probes file(s) D:/Vivado2018_wrk/axi_spi/axi_spi.runs/impl_1/axi_spi_top_wrapper.ltx.
The device design has 0 ILA core(s) and 1 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 17:44:48 2019...
