# Reading pref.tcl
# do proyecto2Arqui2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage {C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/xor_32bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:41 on Sep 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage" C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/xor_32bit.sv 
# -- Compiling module xor_32bit
# 
# Top level modules:
# 	xor_32bit
# End time: 16:56:41 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage {C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:41 on Sep 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage" C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv 
# -- Compiling module add_round_key
# ** Warning: C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv(2): (vlog-13314) Defaulting port 'state' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv(3): (vlog-13314) Defaulting port 'round_key' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	add_round_key
# End time: 16:56:41 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches {C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:41 on Sep 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches" C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv 
# -- Compiling module tb_add_round_key
# 
# Top level modules:
# 	tb_add_round_key
# End time: 16:56:42 on Sep 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches {C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:42 on Sep 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches" C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv 
# -- Compiling module tb_add_round_key
# 
# Top level modules:
# 	tb_add_round_key
# End time: 16:56:42 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_add_round_key
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_add_round_key 
# Start time: 16:56:42 on Sep 27,2024
# Loading sv_std.std
# Loading work.tb_add_round_key
# Loading work.add_round_key
# Loading work.xor_32bit
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: AnaElena  Hostname: LAPTOP-59SATBKV  ProcessID: 17952
#           Attempting to use alternate WLF file "./wlft0tvq4v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0tvq4v
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv(45)
#    Time: 10 ps  Iteration: 0  Instance: /tb_add_round_key
# 1
# Break in Module tb_add_round_key at C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv line 45
# End time: 17:13:56 on Sep 27,2024, Elapsed time: 0:17:14
# Errors: 0, Warnings: 2
