<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/build/impl/synlog/top_impl_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>_top_pll_|clk_inferred_clock</data>
<data>200.0 MHz</data>
<data>124.9 MHz</data>
<data>-3.007</data>
</row>
<row>
<data>_top_pll_|fast_clk_inferred_clock</data>
<data>200.0 MHz</data>
<data>216.4 MHz</data>
<data>0.380</data>
</row>
<row>
<data>clk12_0__io</data>
<data>12.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>clk12_clk</data>
<data>12.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>144.8 MHz</data>
<data>-1.908</data>
</row>
</report_table>
