Timing Analyzer report for ANSITerm1
Tue Jun 22 18:20:15 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ANSITerm1                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.8%      ;
;     Processors 3-4         ;   1.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 100.4 MHz ; 100.4 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -8.960 ; -682.640           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -169.771                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.960 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.970      ;
; -8.899 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 9.869      ;
; -8.856 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 9.814      ;
; -8.774 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.743      ;
; -8.650 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.660      ;
; -8.544 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 9.514      ;
; -8.511 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.520      ;
; -8.509 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.502      ;
; -8.477 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.446      ;
; -8.463 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.432      ;
; -8.462 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.472      ;
; -8.454 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.423      ;
; -8.445 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.455      ;
; -8.431 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 9.389      ;
; -8.424 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.434      ;
; -8.423 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 9.393      ;
; -8.397 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 9.380      ;
; -8.395 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.404      ;
; -8.391 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 9.355      ;
; -8.385 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.394      ;
; -8.370 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.379      ;
; -8.362 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.331      ;
; -8.350 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 9.303      ;
; -8.298 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.267      ;
; -8.281 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.290      ;
; -8.265 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.258      ;
; -8.260 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 9.212      ;
; -8.235 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 9.230      ;
; -8.216 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.225      ;
; -8.199 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 9.157      ;
; -8.176 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.145      ;
; -8.152 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 9.147      ;
; -8.145 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.114      ;
; -8.130 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 9.124      ;
; -8.128 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 9.081      ;
; -8.106 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.115      ;
; -8.093 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.102      ;
; -8.088 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 9.071      ;
; -8.071 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 9.029      ;
; -8.061 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 9.025      ;
; -8.057 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 9.052      ;
; -8.056 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 9.025      ;
; -8.034 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.031      ;
; -8.022 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 9.026      ;
; -8.021 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 8.973      ;
; -7.997 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 8.967      ;
; -7.980 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.489     ; 8.492      ;
; -7.975 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 8.984      ;
; -7.924 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 8.934      ;
; -7.897 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 8.855      ;
; -7.856 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.477     ; 8.380      ;
; -7.817 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 8.814      ;
; -7.778 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 8.761      ;
; -7.760 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 8.743      ;
; -7.717 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 8.681      ;
; -7.665 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 8.659      ;
; -7.609 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 8.602      ;
; -7.598 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.489     ; 8.110      ;
; -7.474 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 8.469      ;
; -7.462 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 8.466      ;
; -7.462 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 8.466      ;
; -7.460 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.489     ; 7.972      ;
; -7.400 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.489     ; 7.912      ;
; -7.341 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.875      ;
; -7.296 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.478     ; 7.819      ;
; -6.991 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 7.967      ;
; -6.922 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.456      ;
; -6.855 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 7.861      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[8]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[0]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[1]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[2]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[3]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[4]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[5]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[6]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[7]                   ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.309      ;
; -6.747 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 7.281      ;
; -6.694 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 7.700      ;
; -6.611 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 7.617      ;
; -6.573 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 7.588      ;
; -6.489 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 7.495      ;
; -6.239 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 7.245      ;
; -5.718 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 6.673      ;
; -5.657 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 6.572      ;
; -5.550 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 6.452      ;
; -5.532 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 6.446      ;
; -5.489 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.139     ; 6.351      ;
; -5.478 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 6.421      ;
; -5.421 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.105     ; 6.317      ;
; -5.419 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.582     ; 5.838      ;
; -5.417 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 6.320      ;
; -5.411 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 6.313      ;
; -5.406 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 6.313      ;
; -5.389 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.582     ; 5.808      ;
; -5.384 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.066     ; 6.319      ;
; -5.376 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.592     ; 5.785      ;
; -5.372 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 6.314      ;
; -5.364 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.140     ; 6.225      ;
; -5.339 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 6.257      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.466 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.758      ;
; 0.493 ; Debouncer:debounceReset|dig_counter[17]      ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; Debouncer:debounceReset|dig_counter[17]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.786      ;
; 0.503 ; Debouncer:debounceReset|dly4                 ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Debouncer:debounceReset|dly1                 ; Debouncer:debounceReset|dly2                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; Debouncer:debounceReset|dly2                 ; Debouncer:debounceReset|dly3                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.796      ;
; 0.509 ; Debouncer:debounceReset|dly3                 ; Debouncer:debounceReset|dly4                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.801      ;
; 0.515 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.828      ;
; 0.515 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.828      ;
; 0.516 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.829      ;
; 0.526 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.467      ; 1.247      ;
; 0.533 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.467      ; 1.254      ;
; 0.543 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.467      ; 1.264      ;
; 0.634 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.926      ;
; 0.667 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.980      ;
; 0.744 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.762 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[5]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.777 ; Debouncer:debounceReset|dly3                 ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.069      ;
; 0.788 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[6]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.080      ;
; 0.794 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.107      ;
; 0.811 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[0]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.103      ;
; 0.837 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.150      ;
; 0.948 ; IOP16:IOP16|w_rtnAddr[8]                     ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.572      ; 1.732      ;
; 0.975 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.005     ; 1.224      ;
; 0.980 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.005     ; 1.229      ;
; 0.985 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.005     ; 1.234      ;
; 1.001 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.005     ; 1.250      ;
; 1.032 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.005     ; 1.281      ;
; 1.099 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.108 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.402      ;
; 1.117 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[6]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.411      ;
; 1.127 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.419      ;
; 1.129 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.409      ;
; 1.129 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.409      ;
; 1.136 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.428      ;
; 1.149 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[1]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.441      ;
; 1.149 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[7]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.441      ;
; 1.158 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.450      ;
; 1.158 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[2]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.450      ;
; 1.187 ; IOP16:IOP16|w_rtnAddr[5]                     ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.479      ;
; 1.190 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; -0.392     ; 1.010      ;
; 1.212 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 1.525      ;
; 1.230 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.522      ;
; 1.230 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.522      ;
; 1.231 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.239 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.248 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[7]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.542      ;
; 1.251 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.531      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 107.12 MHz ; 107.12 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -8.335 ; -627.641          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -169.771                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.335 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.372      ;
; -8.304 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 9.300      ;
; -8.222 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.210      ;
; -8.161 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 9.158      ;
; -8.029 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 9.066      ;
; -7.940 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 8.936      ;
; -7.921 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.945      ;
; -7.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.955      ;
; -7.870 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 8.907      ;
; -7.857 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.854      ;
; -7.849 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.846      ;
; -7.830 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 8.818      ;
; -7.817 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 8.813      ;
; -7.809 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.806      ;
; -7.807 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 8.844      ;
; -7.803 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 8.840      ;
; -7.796 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 8.811      ;
; -7.783 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.822      ;
; -7.779 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.818      ;
; -7.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 8.767      ;
; -7.756 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.753      ;
; -7.740 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.723      ;
; -7.733 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.772      ;
; -7.683 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.722      ;
; -7.663 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.687      ;
; -7.649 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.646      ;
; -7.634 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 8.662      ;
; -7.616 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 8.604      ;
; -7.607 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 8.588      ;
; -7.575 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.614      ;
; -7.563 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 8.591      ;
; -7.543 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.540      ;
; -7.524 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.023      ; 8.549      ;
; -7.516 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 8.512      ;
; -7.495 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 8.478      ;
; -7.476 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 8.513      ;
; -7.470 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 8.462      ;
; -7.469 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 8.457      ;
; -7.468 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.507      ;
; -7.458 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 8.455      ;
; -7.434 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 8.462      ;
; -7.434 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 8.449      ;
; -7.430 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 8.463      ;
; -7.429 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 8.459      ;
; -7.391 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.430     ; 7.963      ;
; -7.389 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 8.385      ;
; -7.388 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 8.370      ;
; -7.386 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.425      ;
; -7.316 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; 0.035      ; 8.353      ;
; -7.263 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.422     ; 7.843      ;
; -7.257 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 8.245      ;
; -7.184 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 8.214      ;
; -7.154 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 8.169      ;
; -7.153 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 8.168      ;
; -7.127 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 8.119      ;
; -7.076 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.023      ; 8.101      ;
; -7.010 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.430     ; 7.582      ;
; -7.009 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.033      ;
; -6.888 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 7.921      ;
; -6.888 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 7.921      ;
; -6.853 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; 0.023      ; 7.878      ;
; -6.831 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.430     ; 7.403      ;
; -6.794 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.430     ; 7.366      ;
; -6.725 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.423     ; 7.304      ;
; -6.713 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 7.304      ;
; -6.427 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 7.427      ;
; -6.340 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.931      ;
; -6.291 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 7.323      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[8]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[0]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[1]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[2]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[3]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[4]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[5]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[6]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[7]                   ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.816      ;
; -6.196 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 6.787      ;
; -6.116 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 7.148      ;
; -6.063 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 7.104      ;
; -5.996 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 7.028      ;
; -5.885 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 6.917      ;
; -5.728 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 6.760      ;
; -5.444 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 6.407      ;
; -5.413 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 6.335      ;
; -5.270 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 6.193      ;
; -5.223 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 6.133      ;
; -5.210 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 6.164      ;
; -5.192 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.133     ; 6.061      ;
; -5.179 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 6.092      ;
; -5.104 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 6.018      ;
; -5.103 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 6.013      ;
; -5.092 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 6.011      ;
; -5.078 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 6.004      ;
; -5.065 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.552     ; 5.515      ;
; -5.064 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 6.019      ;
; -5.063 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 6.015      ;
; -5.049 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.132     ; 5.919      ;
; -5.047 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.117     ; 5.932      ;
; -5.036 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 5.950      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.417 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; Debouncer:debounceReset|dig_counter[17]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; Debouncer:debounceReset|dig_counter[17]      ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.723      ;
; 0.472 ; Debouncer:debounceReset|dly1                 ; Debouncer:debounceReset|dly2                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; Debouncer:debounceReset|dly4                 ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; Debouncer:debounceReset|dly2                 ; Debouncer:debounceReset|dly3                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.760      ;
; 0.475 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.761      ;
; 0.476 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.762      ;
; 0.479 ; Debouncer:debounceReset|dly3                 ; Debouncer:debounceReset|dly4                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.745      ;
; 0.497 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.411      ; 1.138      ;
; 0.505 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.411      ; 1.146      ;
; 0.511 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.411      ; 1.152      ;
; 0.589 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.619 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 0.905      ;
; 0.691 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.965      ;
; 0.705 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[5]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.976      ;
; 0.718 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.986      ;
; 0.727 ; Debouncer:debounceReset|dly3                 ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.993      ;
; 0.732 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[6]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.999      ;
; 0.741 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 1.027      ;
; 0.756 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[0]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.023      ;
; 0.780 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 1.066      ;
; 0.838 ; IOP16:IOP16|w_rtnAddr[8]                     ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.531      ; 1.564      ;
; 0.918 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.118      ;
; 0.922 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.122      ;
; 0.928 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.128      ;
; 0.942 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.142      ;
; 0.970 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.030     ; 1.170      ;
; 1.013 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.285      ;
; 1.022 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.288      ;
; 1.028 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[6]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.300      ;
; 1.036 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.294      ;
; 1.040 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.298      ;
; 1.044 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.310      ;
; 1.050 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[1]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[7]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.317      ;
; 1.066 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.333      ;
; 1.066 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[2]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.333      ;
; 1.088 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; -0.369     ; 0.914      ;
; 1.104 ; IOP16:IOP16|w_rtnAddr[5]                     ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.371      ;
; 1.108 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.375      ;
; 1.110 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.376      ;
; 1.112 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.379      ;
; 1.114 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.114 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.122 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[7]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.389      ;
; 1.128 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.063      ; 1.387      ;
; 1.131 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.091      ; 1.417      ;
; 1.136 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.402      ;
; 1.137 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.404      ;
; 1.137 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.404      ;
; 1.137 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.405      ;
; 1.139 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.405      ;
; 1.139 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.405      ;
; 1.140 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.407      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.154 ; -222.702          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -147.748                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.154 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 4.117      ;
; -3.139 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.088      ;
; -3.119 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.061      ;
; -3.078 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 4.026      ;
; -2.992 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.955      ;
; -2.970 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.918      ;
; -2.966 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.929      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.910      ;
; -2.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.924      ;
; -2.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.907      ;
; -2.945 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.908      ;
; -2.939 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.902      ;
; -2.938 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.887      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.886      ;
; -2.913 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 3.855      ;
; -2.900 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.848      ;
; -2.899 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.848      ;
; -2.898 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.846      ;
; -2.895 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 3.838      ;
; -2.894 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.857      ;
; -2.892 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.855      ;
; -2.873 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.821      ;
; -2.870 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.824      ;
; -2.863 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.826      ;
; -2.853 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.801      ;
; -2.844 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.807      ;
; -2.836 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 3.778      ;
; -2.831 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 3.769      ;
; -2.821 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.775      ;
; -2.818 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.766      ;
; -2.817 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 3.757      ;
; -2.808 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.771      ;
; -2.804 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.759      ;
; -2.801 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 3.753      ;
; -2.757 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 3.697      ;
; -2.748 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.697      ;
; -2.746 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 3.685      ;
; -2.742 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.690      ;
; -2.737 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 3.679      ;
; -2.736 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.684      ;
; -2.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.681      ;
; -2.728 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.691      ;
; -2.728 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.691      ;
; -2.727 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.488      ;
; -2.726 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 3.682      ;
; -2.722 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.676      ;
; -2.715 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 3.658      ;
; -2.702 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 3.659      ;
; -2.658 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.621      ;
; -2.656 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 3.598      ;
; -2.650 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 3.606      ;
; -2.621 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.223     ; 3.385      ;
; -2.615 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.564      ;
; -2.604 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 3.547      ;
; -2.580 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.529      ;
; -2.562 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.517      ;
; -2.553 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 3.505      ;
; -2.516 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.277      ;
; -2.491 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 3.448      ;
; -2.491 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 3.448      ;
; -2.481 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.242      ;
; -2.472 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.233      ;
; -2.441 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 3.393      ;
; -2.434 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 3.205      ;
; -2.407 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.223     ; 3.171      ;
; -2.324 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.271      ;
; -2.289 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 3.060      ;
; -2.287 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.246      ;
; -2.212 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.983      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[8]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[0]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[1]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[2]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[3]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[4]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[5]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[6]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_rtnAddr[7]                   ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 2.979      ;
; -2.185 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.144      ;
; -2.142 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 3.103      ;
; -2.101 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.060      ;
; -2.056 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 3.015      ;
; -1.987 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 2.946      ;
; -1.930 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 2.895      ;
; -1.915 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.866      ;
; -1.864 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 2.808      ;
; -1.854 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 2.804      ;
; -1.849 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 2.779      ;
; -1.802 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.745      ;
; -1.801 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 2.750      ;
; -1.793 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 2.757      ;
; -1.791 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 2.748      ;
; -1.790 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.234     ; 2.543      ;
; -1.788 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 2.717      ;
; -1.785 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.241     ; 2.531      ;
; -1.780 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 2.724      ;
; -1.770 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.234     ; 2.523      ;
; -1.768 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 2.733      ;
; -1.767 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 2.725      ;
; -1.763 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 2.721      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.195 ; Debouncer:debounceReset|dly4                 ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|dly1                 ; Debouncer:debounceReset|dly2                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; Debouncer:debounceReset|dly2                 ; Debouncer:debounceReset|dly3                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; Debouncer:debounceReset|dig_counter[17]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; Debouncer:debounceReset|dly3                 ; Debouncer:debounceReset|dly4                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.318      ;
; 0.203 ; Debouncer:debounceReset|dig_counter[17]      ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.216      ; 0.524      ;
; 0.205 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.216      ; 0.525      ;
; 0.206 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.216      ; 0.526      ;
; 0.212 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.340      ;
; 0.213 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.341      ;
; 0.214 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.342      ;
; 0.258 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.377      ;
; 0.275 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.403      ;
; 0.298 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.421      ;
; 0.305 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[5]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.426      ;
; 0.315 ; Debouncer:debounceReset|dly3                 ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.434      ;
; 0.318 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[6]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.438      ;
; 0.323 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.451      ;
; 0.329 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[0]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.449      ;
; 0.346 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.474      ;
; 0.365 ; IOP16:IOP16|w_rtnAddr[8]                     ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.232      ; 0.681      ;
; 0.376 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.508      ;
; 0.378 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.510      ;
; 0.381 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.513      ;
; 0.383 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.515      ;
; 0.393 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.525      ;
; 0.447 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.566      ;
; 0.448 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; Debouncer:debounceReset|dig_counter[16]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.569      ;
; 0.455 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[6]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.032      ; 0.573      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; Debouncer:debounceReset|dig_counter[11]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|dig_counter[3]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|dig_counter[0]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|dig_counter[1]       ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; Debouncer:debounceReset|dig_counter[13]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; Debouncer:debounceReset|dig_counter[7]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.032      ; 0.580      ;
; 0.465 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; -0.152     ; 0.397      ;
; 0.465 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.584      ;
; 0.468 ; Debouncer:debounceReset|dig_counter[15]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.587      ;
; 0.476 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[1]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[7]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; IOP16:IOP16|w_rtnAddr[5]                     ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_rtnAddr[2]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.599      ;
; 0.479 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.599      ;
; 0.485 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2] ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.613      ;
; 0.510 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.631      ;
; 0.513 ; Debouncer:debounceReset|dig_counter[12]      ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.632      ;
; 0.514 ; Debouncer:debounceReset|dig_counter[4]       ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; Debouncer:debounceReset|dig_counter[10]      ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.515 ; Debouncer:debounceReset|dig_counter[14]      ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; Debouncer:debounceReset|dig_counter[6]       ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.032      ; 0.632      ;
; 0.518 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[7]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.664      ;
; 0.520 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.032      ; 0.636      ;
; 0.521 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; Debouncer:debounceReset|dig_counter[2]       ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; Debouncer:debounceReset|dig_counter[8]       ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.032      ; 0.639      ;
; 0.524 ; Debouncer:debounceReset|dig_counter[5]       ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; Debouncer:debounceReset|dig_counter[9]       ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.643      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.586 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.960   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -8.960   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -682.64  ; 0.0   ; 0.0      ; 0.0     ; -169.771            ;
;  i_clk           ; -682.640 ; 0.000 ; N/A      ; N/A     ; -169.771            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 6092     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 6092     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 22 18:20:11 2021
Info: Command: quartus_sta TestIOP16B -c ANSITerm1
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.960            -682.640 i_clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -169.771 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.335            -627.641 i_clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -169.771 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.154            -222.702 i_clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -147.748 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.586 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Tue Jun 22 18:20:15 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


