Output/RAM_DEMO/Obj/WITIN_PROJECT/feature_tools.o: \
 D\:\code\project_kws_230925\project_kws\Project\Core\fbank\src\feature_tools.c \
 D\:/code/project_kws_230925/project_kws/Project/Core/fbank/inc/feature_tools.h \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/stdint.h \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/math.h \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/stdio.h \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/__crossworks.h \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/string.h \
 D\:/code/project_kws_230925/project_kws/Project/Core/fbank/inc/witin_math_lib.h
