<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<title></title>
<style type="text/css">
.ansi2html-content { display: inline; white-space: pre-wrap; word-wrap: break-word; }
.body_foreground { color: #AAAAAA; }
.body_background { background-color: #000000; }
.body_foreground > .bold,.bold > .body_foreground, body.body_foreground > pre > .bold { color: #FFFFFF; font-weight: normal; }
.inv_foreground { color: #000000; }
.inv_background { background-color: #AAAAAA; }
.ansi1 { font-weight: bold; }
.ansi2 { font-weight: lighter; }
.ansi3 { font-style: italic; }
.ansi4 { text-decoration: underline; }
.ansi5 { text-decoration: blink; }
.ansi6 { text-decoration: blink; }
.ansi8 { visibility: hidden; }
.ansi9 { text-decoration: line-through; }
.ansi30 { color: #000316; }
.inv30 { background-color: #000316; }
.ansi31 { color: #aa0000; }
.inv31 { background-color: #aa0000; }
.ansi32 { color: #00aa00; }
.inv32 { background-color: #00aa00; }
.ansi33 { color: #aa5500; }
.inv33 { background-color: #aa5500; }
.ansi34 { color: #0000aa; }
.inv34 { background-color: #0000aa; }
.ansi35 { color: #E850A8; }
.inv35 { background-color: #E850A8; }
.ansi36 { color: #00aaaa; }
.inv36 { background-color: #00aaaa; }
.ansi37 { color: #F5F1DE; }
.inv37 { background-color: #F5F1DE; }
.ansi40 { background-color: #000316; }
.inv40 { color: #000316; }
.ansi41 { background-color: #aa0000; }
.inv41 { color: #aa0000; }
.ansi42 { background-color: #00aa00; }
.inv42 { color: #00aa00; }
.ansi43 { background-color: #aa5500; }
.inv43 { color: #aa5500; }
.ansi44 { background-color: #0000aa; }
.inv44 { color: #0000aa; }
.ansi45 { background-color: #E850A8; }
.inv45 { color: #E850A8; }
.ansi46 { background-color: #00aaaa; }
.inv46 { color: #00aaaa; }
.ansi47 { background-color: #F5F1DE; }
.inv47 { color: #F5F1DE; }
.ansi38-0 { color: #000316; }
.inv38-0 { background-color: #000316; }
.ansi38-1 { color: #aa0000; }
.inv38-1 { background-color: #aa0000; }
.ansi38-2 { color: #00aa00; }
.inv38-2 { background-color: #00aa00; }
.ansi38-3 { color: #aa5500; }
.inv38-3 { background-color: #aa5500; }
.ansi38-4 { color: #0000aa; }
.inv38-4 { background-color: #0000aa; }
.ansi38-5 { color: #E850A8; }
.inv38-5 { background-color: #E850A8; }
.ansi38-6 { color: #00aaaa; }
.inv38-6 { background-color: #00aaaa; }
.ansi38-7 { color: #F5F1DE; }
.inv38-7 { background-color: #F5F1DE; }
.ansi38-8 { color: #7f7f7f; }
.inv38-8 { background-color: #7f7f7f; }
.ansi38-9 { color: #ff0000; }
.inv38-9 { background-color: #ff0000; }
.ansi38-10 { color: #00ff00; }
.inv38-10 { background-color: #00ff00; }
.ansi38-11 { color: #ffff00; }
.inv38-11 { background-color: #ffff00; }
.ansi38-12 { color: #5c5cff; }
.inv38-12 { background-color: #5c5cff; }
.ansi38-13 { color: #ff00ff; }
.inv38-13 { background-color: #ff00ff; }
.ansi38-14 { color: #00ffff; }
.inv38-14 { background-color: #00ffff; }
.ansi38-15 { color: #ffffff; }
.inv38-15 { background-color: #ffffff; }
.ansi48-0 { background-color: #000316; }
.inv48-0 { color: #000316; }
.ansi48-1 { background-color: #aa0000; }
.inv48-1 { color: #aa0000; }
.ansi48-2 { background-color: #00aa00; }
.inv48-2 { color: #00aa00; }
.ansi48-3 { background-color: #aa5500; }
.inv48-3 { color: #aa5500; }
.ansi48-4 { background-color: #0000aa; }
.inv48-4 { color: #0000aa; }
.ansi48-5 { background-color: #E850A8; }
.inv48-5 { color: #E850A8; }
.ansi48-6 { background-color: #00aaaa; }
.inv48-6 { color: #00aaaa; }
.ansi48-7 { background-color: #F5F1DE; }
.inv48-7 { color: #F5F1DE; }
.ansi48-8 { background-color: #7f7f7f; }
.inv48-8 { color: #7f7f7f; }
.ansi48-9 { background-color: #ff0000; }
.inv48-9 { color: #ff0000; }
.ansi48-10 { background-color: #00ff00; }
.inv48-10 { color: #00ff00; }
.ansi48-11 { background-color: #ffff00; }
.inv48-11 { color: #ffff00; }
.ansi48-12 { background-color: #5c5cff; }
.inv48-12 { color: #5c5cff; }
.ansi48-13 { background-color: #ff00ff; }
.inv48-13 { color: #ff00ff; }
.ansi48-14 { background-color: #00ffff; }
.inv48-14 { color: #00ffff; }
.ansi48-15 { background-color: #ffffff; }
.inv48-15 { color: #ffffff; }
.ansi38-16 { color: #000000; }
.inv38-16 { background: #000000; }
.ansi48-16 { background: #000000; }
.inv48-16 { color: #000000; }
.ansi38-17 { color: #00002a; }
.inv38-17 { background: #00002a; }
.ansi48-17 { background: #00002a; }
.inv48-17 { color: #00002a; }
.ansi38-18 { color: #000054; }
.inv38-18 { background: #000054; }
.ansi48-18 { background: #000054; }
.inv48-18 { color: #000054; }
.ansi38-19 { color: #00007e; }
.inv38-19 { background: #00007e; }
.ansi48-19 { background: #00007e; }
.inv48-19 { color: #00007e; }
.ansi38-20 { color: #0000a8; }
.inv38-20 { background: #0000a8; }
.ansi48-20 { background: #0000a8; }
.inv48-20 { color: #0000a8; }
.ansi38-21 { color: #0000d2; }
.inv38-21 { background: #0000d2; }
.ansi48-21 { background: #0000d2; }
.inv48-21 { color: #0000d2; }
.ansi38-52 { color: #2a0000; }
.inv38-52 { background: #2a0000; }
.ansi48-52 { background: #2a0000; }
.inv48-52 { color: #2a0000; }
.ansi38-53 { color: #2a002a; }
.inv38-53 { background: #2a002a; }
.ansi48-53 { background: #2a002a; }
.inv48-53 { color: #2a002a; }
.ansi38-54 { color: #2a0054; }
.inv38-54 { background: #2a0054; }
.ansi48-54 { background: #2a0054; }
.inv48-54 { color: #2a0054; }
.ansi38-55 { color: #2a007e; }
.inv38-55 { background: #2a007e; }
.ansi48-55 { background: #2a007e; }
.inv48-55 { color: #2a007e; }
.ansi38-56 { color: #2a00a8; }
.inv38-56 { background: #2a00a8; }
.ansi48-56 { background: #2a00a8; }
.inv48-56 { color: #2a00a8; }
.ansi38-57 { color: #2a00d2; }
.inv38-57 { background: #2a00d2; }
.ansi48-57 { background: #2a00d2; }
.inv48-57 { color: #2a00d2; }
.ansi38-88 { color: #540000; }
.inv38-88 { background: #540000; }
.ansi48-88 { background: #540000; }
.inv48-88 { color: #540000; }
.ansi38-89 { color: #54002a; }
.inv38-89 { background: #54002a; }
.ansi48-89 { background: #54002a; }
.inv48-89 { color: #54002a; }
.ansi38-90 { color: #540054; }
.inv38-90 { background: #540054; }
.ansi48-90 { background: #540054; }
.inv48-90 { color: #540054; }
.ansi38-91 { color: #54007e; }
.inv38-91 { background: #54007e; }
.ansi48-91 { background: #54007e; }
.inv48-91 { color: #54007e; }
.ansi38-92 { color: #5400a8; }
.inv38-92 { background: #5400a8; }
.ansi48-92 { background: #5400a8; }
.inv48-92 { color: #5400a8; }
.ansi38-93 { color: #5400d2; }
.inv38-93 { background: #5400d2; }
.ansi48-93 { background: #5400d2; }
.inv48-93 { color: #5400d2; }
.ansi38-124 { color: #7e0000; }
.inv38-124 { background: #7e0000; }
.ansi48-124 { background: #7e0000; }
.inv48-124 { color: #7e0000; }
.ansi38-125 { color: #7e002a; }
.inv38-125 { background: #7e002a; }
.ansi48-125 { background: #7e002a; }
.inv48-125 { color: #7e002a; }
.ansi38-126 { color: #7e0054; }
.inv38-126 { background: #7e0054; }
.ansi48-126 { background: #7e0054; }
.inv48-126 { color: #7e0054; }
.ansi38-127 { color: #7e007e; }
.inv38-127 { background: #7e007e; }
.ansi48-127 { background: #7e007e; }
.inv48-127 { color: #7e007e; }
.ansi38-128 { color: #7e00a8; }
.inv38-128 { background: #7e00a8; }
.ansi48-128 { background: #7e00a8; }
.inv48-128 { color: #7e00a8; }
.ansi38-129 { color: #7e00d2; }
.inv38-129 { background: #7e00d2; }
.ansi48-129 { background: #7e00d2; }
.inv48-129 { color: #7e00d2; }
.ansi38-160 { color: #a80000; }
.inv38-160 { background: #a80000; }
.ansi48-160 { background: #a80000; }
.inv48-160 { color: #a80000; }
.ansi38-161 { color: #a8002a; }
.inv38-161 { background: #a8002a; }
.ansi48-161 { background: #a8002a; }
.inv48-161 { color: #a8002a; }
.ansi38-162 { color: #a80054; }
.inv38-162 { background: #a80054; }
.ansi48-162 { background: #a80054; }
.inv48-162 { color: #a80054; }
.ansi38-163 { color: #a8007e; }
.inv38-163 { background: #a8007e; }
.ansi48-163 { background: #a8007e; }
.inv48-163 { color: #a8007e; }
.ansi38-164 { color: #a800a8; }
.inv38-164 { background: #a800a8; }
.ansi48-164 { background: #a800a8; }
.inv48-164 { color: #a800a8; }
.ansi38-165 { color: #a800d2; }
.inv38-165 { background: #a800d2; }
.ansi48-165 { background: #a800d2; }
.inv48-165 { color: #a800d2; }
.ansi38-196 { color: #d20000; }
.inv38-196 { background: #d20000; }
.ansi48-196 { background: #d20000; }
.inv48-196 { color: #d20000; }
.ansi38-197 { color: #d2002a; }
.inv38-197 { background: #d2002a; }
.ansi48-197 { background: #d2002a; }
.inv48-197 { color: #d2002a; }
.ansi38-198 { color: #d20054; }
.inv38-198 { background: #d20054; }
.ansi48-198 { background: #d20054; }
.inv48-198 { color: #d20054; }
.ansi38-199 { color: #d2007e; }
.inv38-199 { background: #d2007e; }
.ansi48-199 { background: #d2007e; }
.inv48-199 { color: #d2007e; }
.ansi38-200 { color: #d200a8; }
.inv38-200 { background: #d200a8; }
.ansi48-200 { background: #d200a8; }
.inv48-200 { color: #d200a8; }
.ansi38-201 { color: #d200d2; }
.inv38-201 { background: #d200d2; }
.ansi48-201 { background: #d200d2; }
.inv48-201 { color: #d200d2; }
.ansi38-22 { color: #002a00; }
.inv38-22 { background: #002a00; }
.ansi48-22 { background: #002a00; }
.inv48-22 { color: #002a00; }
.ansi38-23 { color: #002a2a; }
.inv38-23 { background: #002a2a; }
.ansi48-23 { background: #002a2a; }
.inv48-23 { color: #002a2a; }
.ansi38-24 { color: #002a54; }
.inv38-24 { background: #002a54; }
.ansi48-24 { background: #002a54; }
.inv48-24 { color: #002a54; }
.ansi38-25 { color: #002a7e; }
.inv38-25 { background: #002a7e; }
.ansi48-25 { background: #002a7e; }
.inv48-25 { color: #002a7e; }
.ansi38-26 { color: #002aa8; }
.inv38-26 { background: #002aa8; }
.ansi48-26 { background: #002aa8; }
.inv48-26 { color: #002aa8; }
.ansi38-27 { color: #002ad2; }
.inv38-27 { background: #002ad2; }
.ansi48-27 { background: #002ad2; }
.inv48-27 { color: #002ad2; }
.ansi38-58 { color: #2a2a00; }
.inv38-58 { background: #2a2a00; }
.ansi48-58 { background: #2a2a00; }
.inv48-58 { color: #2a2a00; }
.ansi38-59 { color: #2a2a2a; }
.inv38-59 { background: #2a2a2a; }
.ansi48-59 { background: #2a2a2a; }
.inv48-59 { color: #2a2a2a; }
.ansi38-60 { color: #2a2a54; }
.inv38-60 { background: #2a2a54; }
.ansi48-60 { background: #2a2a54; }
.inv48-60 { color: #2a2a54; }
.ansi38-61 { color: #2a2a7e; }
.inv38-61 { background: #2a2a7e; }
.ansi48-61 { background: #2a2a7e; }
.inv48-61 { color: #2a2a7e; }
.ansi38-62 { color: #2a2aa8; }
.inv38-62 { background: #2a2aa8; }
.ansi48-62 { background: #2a2aa8; }
.inv48-62 { color: #2a2aa8; }
.ansi38-63 { color: #2a2ad2; }
.inv38-63 { background: #2a2ad2; }
.ansi48-63 { background: #2a2ad2; }
.inv48-63 { color: #2a2ad2; }
.ansi38-94 { color: #542a00; }
.inv38-94 { background: #542a00; }
.ansi48-94 { background: #542a00; }
.inv48-94 { color: #542a00; }
.ansi38-95 { color: #542a2a; }
.inv38-95 { background: #542a2a; }
.ansi48-95 { background: #542a2a; }
.inv48-95 { color: #542a2a; }
.ansi38-96 { color: #542a54; }
.inv38-96 { background: #542a54; }
.ansi48-96 { background: #542a54; }
.inv48-96 { color: #542a54; }
.ansi38-97 { color: #542a7e; }
.inv38-97 { background: #542a7e; }
.ansi48-97 { background: #542a7e; }
.inv48-97 { color: #542a7e; }
.ansi38-98 { color: #542aa8; }
.inv38-98 { background: #542aa8; }
.ansi48-98 { background: #542aa8; }
.inv48-98 { color: #542aa8; }
.ansi38-99 { color: #542ad2; }
.inv38-99 { background: #542ad2; }
.ansi48-99 { background: #542ad2; }
.inv48-99 { color: #542ad2; }
.ansi38-130 { color: #7e2a00; }
.inv38-130 { background: #7e2a00; }
.ansi48-130 { background: #7e2a00; }
.inv48-130 { color: #7e2a00; }
.ansi38-131 { color: #7e2a2a; }
.inv38-131 { background: #7e2a2a; }
.ansi48-131 { background: #7e2a2a; }
.inv48-131 { color: #7e2a2a; }
.ansi38-132 { color: #7e2a54; }
.inv38-132 { background: #7e2a54; }
.ansi48-132 { background: #7e2a54; }
.inv48-132 { color: #7e2a54; }
.ansi38-133 { color: #7e2a7e; }
.inv38-133 { background: #7e2a7e; }
.ansi48-133 { background: #7e2a7e; }
.inv48-133 { color: #7e2a7e; }
.ansi38-134 { color: #7e2aa8; }
.inv38-134 { background: #7e2aa8; }
.ansi48-134 { background: #7e2aa8; }
.inv48-134 { color: #7e2aa8; }
.ansi38-135 { color: #7e2ad2; }
.inv38-135 { background: #7e2ad2; }
.ansi48-135 { background: #7e2ad2; }
.inv48-135 { color: #7e2ad2; }
.ansi38-166 { color: #a82a00; }
.inv38-166 { background: #a82a00; }
.ansi48-166 { background: #a82a00; }
.inv48-166 { color: #a82a00; }
.ansi38-167 { color: #a82a2a; }
.inv38-167 { background: #a82a2a; }
.ansi48-167 { background: #a82a2a; }
.inv48-167 { color: #a82a2a; }
.ansi38-168 { color: #a82a54; }
.inv38-168 { background: #a82a54; }
.ansi48-168 { background: #a82a54; }
.inv48-168 { color: #a82a54; }
.ansi38-169 { color: #a82a7e; }
.inv38-169 { background: #a82a7e; }
.ansi48-169 { background: #a82a7e; }
.inv48-169 { color: #a82a7e; }
.ansi38-170 { color: #a82aa8; }
.inv38-170 { background: #a82aa8; }
.ansi48-170 { background: #a82aa8; }
.inv48-170 { color: #a82aa8; }
.ansi38-171 { color: #a82ad2; }
.inv38-171 { background: #a82ad2; }
.ansi48-171 { background: #a82ad2; }
.inv48-171 { color: #a82ad2; }
.ansi38-202 { color: #d22a00; }
.inv38-202 { background: #d22a00; }
.ansi48-202 { background: #d22a00; }
.inv48-202 { color: #d22a00; }
.ansi38-203 { color: #d22a2a; }
.inv38-203 { background: #d22a2a; }
.ansi48-203 { background: #d22a2a; }
.inv48-203 { color: #d22a2a; }
.ansi38-204 { color: #d22a54; }
.inv38-204 { background: #d22a54; }
.ansi48-204 { background: #d22a54; }
.inv48-204 { color: #d22a54; }
.ansi38-205 { color: #d22a7e; }
.inv38-205 { background: #d22a7e; }
.ansi48-205 { background: #d22a7e; }
.inv48-205 { color: #d22a7e; }
.ansi38-206 { color: #d22aa8; }
.inv38-206 { background: #d22aa8; }
.ansi48-206 { background: #d22aa8; }
.inv48-206 { color: #d22aa8; }
.ansi38-207 { color: #d22ad2; }
.inv38-207 { background: #d22ad2; }
.ansi48-207 { background: #d22ad2; }
.inv48-207 { color: #d22ad2; }
.ansi38-28 { color: #005400; }
.inv38-28 { background: #005400; }
.ansi48-28 { background: #005400; }
.inv48-28 { color: #005400; }
.ansi38-29 { color: #00542a; }
.inv38-29 { background: #00542a; }
.ansi48-29 { background: #00542a; }
.inv48-29 { color: #00542a; }
.ansi38-30 { color: #005454; }
.inv38-30 { background: #005454; }
.ansi48-30 { background: #005454; }
.inv48-30 { color: #005454; }
.ansi38-31 { color: #00547e; }
.inv38-31 { background: #00547e; }
.ansi48-31 { background: #00547e; }
.inv48-31 { color: #00547e; }
.ansi38-32 { color: #0054a8; }
.inv38-32 { background: #0054a8; }
.ansi48-32 { background: #0054a8; }
.inv48-32 { color: #0054a8; }
.ansi38-33 { color: #0054d2; }
.inv38-33 { background: #0054d2; }
.ansi48-33 { background: #0054d2; }
.inv48-33 { color: #0054d2; }
.ansi38-64 { color: #2a5400; }
.inv38-64 { background: #2a5400; }
.ansi48-64 { background: #2a5400; }
.inv48-64 { color: #2a5400; }
.ansi38-65 { color: #2a542a; }
.inv38-65 { background: #2a542a; }
.ansi48-65 { background: #2a542a; }
.inv48-65 { color: #2a542a; }
.ansi38-66 { color: #2a5454; }
.inv38-66 { background: #2a5454; }
.ansi48-66 { background: #2a5454; }
.inv48-66 { color: #2a5454; }
.ansi38-67 { color: #2a547e; }
.inv38-67 { background: #2a547e; }
.ansi48-67 { background: #2a547e; }
.inv48-67 { color: #2a547e; }
.ansi38-68 { color: #2a54a8; }
.inv38-68 { background: #2a54a8; }
.ansi48-68 { background: #2a54a8; }
.inv48-68 { color: #2a54a8; }
.ansi38-69 { color: #2a54d2; }
.inv38-69 { background: #2a54d2; }
.ansi48-69 { background: #2a54d2; }
.inv48-69 { color: #2a54d2; }
.ansi38-100 { color: #545400; }
.inv38-100 { background: #545400; }
.ansi48-100 { background: #545400; }
.inv48-100 { color: #545400; }
.ansi38-101 { color: #54542a; }
.inv38-101 { background: #54542a; }
.ansi48-101 { background: #54542a; }
.inv48-101 { color: #54542a; }
.ansi38-102 { color: #545454; }
.inv38-102 { background: #545454; }
.ansi48-102 { background: #545454; }
.inv48-102 { color: #545454; }
.ansi38-103 { color: #54547e; }
.inv38-103 { background: #54547e; }
.ansi48-103 { background: #54547e; }
.inv48-103 { color: #54547e; }
.ansi38-104 { color: #5454a8; }
.inv38-104 { background: #5454a8; }
.ansi48-104 { background: #5454a8; }
.inv48-104 { color: #5454a8; }
.ansi38-105 { color: #5454d2; }
.inv38-105 { background: #5454d2; }
.ansi48-105 { background: #5454d2; }
.inv48-105 { color: #5454d2; }
.ansi38-136 { color: #7e5400; }
.inv38-136 { background: #7e5400; }
.ansi48-136 { background: #7e5400; }
.inv48-136 { color: #7e5400; }
.ansi38-137 { color: #7e542a; }
.inv38-137 { background: #7e542a; }
.ansi48-137 { background: #7e542a; }
.inv48-137 { color: #7e542a; }
.ansi38-138 { color: #7e5454; }
.inv38-138 { background: #7e5454; }
.ansi48-138 { background: #7e5454; }
.inv48-138 { color: #7e5454; }
.ansi38-139 { color: #7e547e; }
.inv38-139 { background: #7e547e; }
.ansi48-139 { background: #7e547e; }
.inv48-139 { color: #7e547e; }
.ansi38-140 { color: #7e54a8; }
.inv38-140 { background: #7e54a8; }
.ansi48-140 { background: #7e54a8; }
.inv48-140 { color: #7e54a8; }
.ansi38-141 { color: #7e54d2; }
.inv38-141 { background: #7e54d2; }
.ansi48-141 { background: #7e54d2; }
.inv48-141 { color: #7e54d2; }
.ansi38-172 { color: #a85400; }
.inv38-172 { background: #a85400; }
.ansi48-172 { background: #a85400; }
.inv48-172 { color: #a85400; }
.ansi38-173 { color: #a8542a; }
.inv38-173 { background: #a8542a; }
.ansi48-173 { background: #a8542a; }
.inv48-173 { color: #a8542a; }
.ansi38-174 { color: #a85454; }
.inv38-174 { background: #a85454; }
.ansi48-174 { background: #a85454; }
.inv48-174 { color: #a85454; }
.ansi38-175 { color: #a8547e; }
.inv38-175 { background: #a8547e; }
.ansi48-175 { background: #a8547e; }
.inv48-175 { color: #a8547e; }
.ansi38-176 { color: #a854a8; }
.inv38-176 { background: #a854a8; }
.ansi48-176 { background: #a854a8; }
.inv48-176 { color: #a854a8; }
.ansi38-177 { color: #a854d2; }
.inv38-177 { background: #a854d2; }
.ansi48-177 { background: #a854d2; }
.inv48-177 { color: #a854d2; }
.ansi38-208 { color: #d25400; }
.inv38-208 { background: #d25400; }
.ansi48-208 { background: #d25400; }
.inv48-208 { color: #d25400; }
.ansi38-209 { color: #d2542a; }
.inv38-209 { background: #d2542a; }
.ansi48-209 { background: #d2542a; }
.inv48-209 { color: #d2542a; }
.ansi38-210 { color: #d25454; }
.inv38-210 { background: #d25454; }
.ansi48-210 { background: #d25454; }
.inv48-210 { color: #d25454; }
.ansi38-211 { color: #d2547e; }
.inv38-211 { background: #d2547e; }
.ansi48-211 { background: #d2547e; }
.inv48-211 { color: #d2547e; }
.ansi38-212 { color: #d254a8; }
.inv38-212 { background: #d254a8; }
.ansi48-212 { background: #d254a8; }
.inv48-212 { color: #d254a8; }
.ansi38-213 { color: #d254d2; }
.inv38-213 { background: #d254d2; }
.ansi48-213 { background: #d254d2; }
.inv48-213 { color: #d254d2; }
.ansi38-34 { color: #007e00; }
.inv38-34 { background: #007e00; }
.ansi48-34 { background: #007e00; }
.inv48-34 { color: #007e00; }
.ansi38-35 { color: #007e2a; }
.inv38-35 { background: #007e2a; }
.ansi48-35 { background: #007e2a; }
.inv48-35 { color: #007e2a; }
.ansi38-36 { color: #007e54; }
.inv38-36 { background: #007e54; }
.ansi48-36 { background: #007e54; }
.inv48-36 { color: #007e54; }
.ansi38-37 { color: #007e7e; }
.inv38-37 { background: #007e7e; }
.ansi48-37 { background: #007e7e; }
.inv48-37 { color: #007e7e; }
.ansi38-38 { color: #007ea8; }
.inv38-38 { background: #007ea8; }
.ansi48-38 { background: #007ea8; }
.inv48-38 { color: #007ea8; }
.ansi38-39 { color: #007ed2; }
.inv38-39 { background: #007ed2; }
.ansi48-39 { background: #007ed2; }
.inv48-39 { color: #007ed2; }
.ansi38-70 { color: #2a7e00; }
.inv38-70 { background: #2a7e00; }
.ansi48-70 { background: #2a7e00; }
.inv48-70 { color: #2a7e00; }
.ansi38-71 { color: #2a7e2a; }
.inv38-71 { background: #2a7e2a; }
.ansi48-71 { background: #2a7e2a; }
.inv48-71 { color: #2a7e2a; }
.ansi38-72 { color: #2a7e54; }
.inv38-72 { background: #2a7e54; }
.ansi48-72 { background: #2a7e54; }
.inv48-72 { color: #2a7e54; }
.ansi38-73 { color: #2a7e7e; }
.inv38-73 { background: #2a7e7e; }
.ansi48-73 { background: #2a7e7e; }
.inv48-73 { color: #2a7e7e; }
.ansi38-74 { color: #2a7ea8; }
.inv38-74 { background: #2a7ea8; }
.ansi48-74 { background: #2a7ea8; }
.inv48-74 { color: #2a7ea8; }
.ansi38-75 { color: #2a7ed2; }
.inv38-75 { background: #2a7ed2; }
.ansi48-75 { background: #2a7ed2; }
.inv48-75 { color: #2a7ed2; }
.ansi38-106 { color: #547e00; }
.inv38-106 { background: #547e00; }
.ansi48-106 { background: #547e00; }
.inv48-106 { color: #547e00; }
.ansi38-107 { color: #547e2a; }
.inv38-107 { background: #547e2a; }
.ansi48-107 { background: #547e2a; }
.inv48-107 { color: #547e2a; }
.ansi38-108 { color: #547e54; }
.inv38-108 { background: #547e54; }
.ansi48-108 { background: #547e54; }
.inv48-108 { color: #547e54; }
.ansi38-109 { color: #547e7e; }
.inv38-109 { background: #547e7e; }
.ansi48-109 { background: #547e7e; }
.inv48-109 { color: #547e7e; }
.ansi38-110 { color: #547ea8; }
.inv38-110 { background: #547ea8; }
.ansi48-110 { background: #547ea8; }
.inv48-110 { color: #547ea8; }
.ansi38-111 { color: #547ed2; }
.inv38-111 { background: #547ed2; }
.ansi48-111 { background: #547ed2; }
.inv48-111 { color: #547ed2; }
.ansi38-142 { color: #7e7e00; }
.inv38-142 { background: #7e7e00; }
.ansi48-142 { background: #7e7e00; }
.inv48-142 { color: #7e7e00; }
.ansi38-143 { color: #7e7e2a; }
.inv38-143 { background: #7e7e2a; }
.ansi48-143 { background: #7e7e2a; }
.inv48-143 { color: #7e7e2a; }
.ansi38-144 { color: #7e7e54; }
.inv38-144 { background: #7e7e54; }
.ansi48-144 { background: #7e7e54; }
.inv48-144 { color: #7e7e54; }
.ansi38-145 { color: #7e7e7e; }
.inv38-145 { background: #7e7e7e; }
.ansi48-145 { background: #7e7e7e; }
.inv48-145 { color: #7e7e7e; }
.ansi38-146 { color: #7e7ea8; }
.inv38-146 { background: #7e7ea8; }
.ansi48-146 { background: #7e7ea8; }
.inv48-146 { color: #7e7ea8; }
.ansi38-147 { color: #7e7ed2; }
.inv38-147 { background: #7e7ed2; }
.ansi48-147 { background: #7e7ed2; }
.inv48-147 { color: #7e7ed2; }
.ansi38-178 { color: #a87e00; }
.inv38-178 { background: #a87e00; }
.ansi48-178 { background: #a87e00; }
.inv48-178 { color: #a87e00; }
.ansi38-179 { color: #a87e2a; }
.inv38-179 { background: #a87e2a; }
.ansi48-179 { background: #a87e2a; }
.inv48-179 { color: #a87e2a; }
.ansi38-180 { color: #a87e54; }
.inv38-180 { background: #a87e54; }
.ansi48-180 { background: #a87e54; }
.inv48-180 { color: #a87e54; }
.ansi38-181 { color: #a87e7e; }
.inv38-181 { background: #a87e7e; }
.ansi48-181 { background: #a87e7e; }
.inv48-181 { color: #a87e7e; }
.ansi38-182 { color: #a87ea8; }
.inv38-182 { background: #a87ea8; }
.ansi48-182 { background: #a87ea8; }
.inv48-182 { color: #a87ea8; }
.ansi38-183 { color: #a87ed2; }
.inv38-183 { background: #a87ed2; }
.ansi48-183 { background: #a87ed2; }
.inv48-183 { color: #a87ed2; }
.ansi38-214 { color: #d27e00; }
.inv38-214 { background: #d27e00; }
.ansi48-214 { background: #d27e00; }
.inv48-214 { color: #d27e00; }
.ansi38-215 { color: #d27e2a; }
.inv38-215 { background: #d27e2a; }
.ansi48-215 { background: #d27e2a; }
.inv48-215 { color: #d27e2a; }
.ansi38-216 { color: #d27e54; }
.inv38-216 { background: #d27e54; }
.ansi48-216 { background: #d27e54; }
.inv48-216 { color: #d27e54; }
.ansi38-217 { color: #d27e7e; }
.inv38-217 { background: #d27e7e; }
.ansi48-217 { background: #d27e7e; }
.inv48-217 { color: #d27e7e; }
.ansi38-218 { color: #d27ea8; }
.inv38-218 { background: #d27ea8; }
.ansi48-218 { background: #d27ea8; }
.inv48-218 { color: #d27ea8; }
.ansi38-219 { color: #d27ed2; }
.inv38-219 { background: #d27ed2; }
.ansi48-219 { background: #d27ed2; }
.inv48-219 { color: #d27ed2; }
.ansi38-40 { color: #00a800; }
.inv38-40 { background: #00a800; }
.ansi48-40 { background: #00a800; }
.inv48-40 { color: #00a800; }
.ansi38-41 { color: #00a82a; }
.inv38-41 { background: #00a82a; }
.ansi48-41 { background: #00a82a; }
.inv48-41 { color: #00a82a; }
.ansi38-42 { color: #00a854; }
.inv38-42 { background: #00a854; }
.ansi48-42 { background: #00a854; }
.inv48-42 { color: #00a854; }
.ansi38-43 { color: #00a87e; }
.inv38-43 { background: #00a87e; }
.ansi48-43 { background: #00a87e; }
.inv48-43 { color: #00a87e; }
.ansi38-44 { color: #00a8a8; }
.inv38-44 { background: #00a8a8; }
.ansi48-44 { background: #00a8a8; }
.inv48-44 { color: #00a8a8; }
.ansi38-45 { color: #00a8d2; }
.inv38-45 { background: #00a8d2; }
.ansi48-45 { background: #00a8d2; }
.inv48-45 { color: #00a8d2; }
.ansi38-76 { color: #2aa800; }
.inv38-76 { background: #2aa800; }
.ansi48-76 { background: #2aa800; }
.inv48-76 { color: #2aa800; }
.ansi38-77 { color: #2aa82a; }
.inv38-77 { background: #2aa82a; }
.ansi48-77 { background: #2aa82a; }
.inv48-77 { color: #2aa82a; }
.ansi38-78 { color: #2aa854; }
.inv38-78 { background: #2aa854; }
.ansi48-78 { background: #2aa854; }
.inv48-78 { color: #2aa854; }
.ansi38-79 { color: #2aa87e; }
.inv38-79 { background: #2aa87e; }
.ansi48-79 { background: #2aa87e; }
.inv48-79 { color: #2aa87e; }
.ansi38-80 { color: #2aa8a8; }
.inv38-80 { background: #2aa8a8; }
.ansi48-80 { background: #2aa8a8; }
.inv48-80 { color: #2aa8a8; }
.ansi38-81 { color: #2aa8d2; }
.inv38-81 { background: #2aa8d2; }
.ansi48-81 { background: #2aa8d2; }
.inv48-81 { color: #2aa8d2; }
.ansi38-112 { color: #54a800; }
.inv38-112 { background: #54a800; }
.ansi48-112 { background: #54a800; }
.inv48-112 { color: #54a800; }
.ansi38-113 { color: #54a82a; }
.inv38-113 { background: #54a82a; }
.ansi48-113 { background: #54a82a; }
.inv48-113 { color: #54a82a; }
.ansi38-114 { color: #54a854; }
.inv38-114 { background: #54a854; }
.ansi48-114 { background: #54a854; }
.inv48-114 { color: #54a854; }
.ansi38-115 { color: #54a87e; }
.inv38-115 { background: #54a87e; }
.ansi48-115 { background: #54a87e; }
.inv48-115 { color: #54a87e; }
.ansi38-116 { color: #54a8a8; }
.inv38-116 { background: #54a8a8; }
.ansi48-116 { background: #54a8a8; }
.inv48-116 { color: #54a8a8; }
.ansi38-117 { color: #54a8d2; }
.inv38-117 { background: #54a8d2; }
.ansi48-117 { background: #54a8d2; }
.inv48-117 { color: #54a8d2; }
.ansi38-148 { color: #7ea800; }
.inv38-148 { background: #7ea800; }
.ansi48-148 { background: #7ea800; }
.inv48-148 { color: #7ea800; }
.ansi38-149 { color: #7ea82a; }
.inv38-149 { background: #7ea82a; }
.ansi48-149 { background: #7ea82a; }
.inv48-149 { color: #7ea82a; }
.ansi38-150 { color: #7ea854; }
.inv38-150 { background: #7ea854; }
.ansi48-150 { background: #7ea854; }
.inv48-150 { color: #7ea854; }
.ansi38-151 { color: #7ea87e; }
.inv38-151 { background: #7ea87e; }
.ansi48-151 { background: #7ea87e; }
.inv48-151 { color: #7ea87e; }
.ansi38-152 { color: #7ea8a8; }
.inv38-152 { background: #7ea8a8; }
.ansi48-152 { background: #7ea8a8; }
.inv48-152 { color: #7ea8a8; }
.ansi38-153 { color: #7ea8d2; }
.inv38-153 { background: #7ea8d2; }
.ansi48-153 { background: #7ea8d2; }
.inv48-153 { color: #7ea8d2; }
.ansi38-184 { color: #a8a800; }
.inv38-184 { background: #a8a800; }
.ansi48-184 { background: #a8a800; }
.inv48-184 { color: #a8a800; }
.ansi38-185 { color: #a8a82a; }
.inv38-185 { background: #a8a82a; }
.ansi48-185 { background: #a8a82a; }
.inv48-185 { color: #a8a82a; }
.ansi38-186 { color: #a8a854; }
.inv38-186 { background: #a8a854; }
.ansi48-186 { background: #a8a854; }
.inv48-186 { color: #a8a854; }
.ansi38-187 { color: #a8a87e; }
.inv38-187 { background: #a8a87e; }
.ansi48-187 { background: #a8a87e; }
.inv48-187 { color: #a8a87e; }
.ansi38-188 { color: #a8a8a8; }
.inv38-188 { background: #a8a8a8; }
.ansi48-188 { background: #a8a8a8; }
.inv48-188 { color: #a8a8a8; }
.ansi38-189 { color: #a8a8d2; }
.inv38-189 { background: #a8a8d2; }
.ansi48-189 { background: #a8a8d2; }
.inv48-189 { color: #a8a8d2; }
.ansi38-220 { color: #d2a800; }
.inv38-220 { background: #d2a800; }
.ansi48-220 { background: #d2a800; }
.inv48-220 { color: #d2a800; }
.ansi38-221 { color: #d2a82a; }
.inv38-221 { background: #d2a82a; }
.ansi48-221 { background: #d2a82a; }
.inv48-221 { color: #d2a82a; }
.ansi38-222 { color: #d2a854; }
.inv38-222 { background: #d2a854; }
.ansi48-222 { background: #d2a854; }
.inv48-222 { color: #d2a854; }
.ansi38-223 { color: #d2a87e; }
.inv38-223 { background: #d2a87e; }
.ansi48-223 { background: #d2a87e; }
.inv48-223 { color: #d2a87e; }
.ansi38-224 { color: #d2a8a8; }
.inv38-224 { background: #d2a8a8; }
.ansi48-224 { background: #d2a8a8; }
.inv48-224 { color: #d2a8a8; }
.ansi38-225 { color: #d2a8d2; }
.inv38-225 { background: #d2a8d2; }
.ansi48-225 { background: #d2a8d2; }
.inv48-225 { color: #d2a8d2; }
.ansi38-46 { color: #00d200; }
.inv38-46 { background: #00d200; }
.ansi48-46 { background: #00d200; }
.inv48-46 { color: #00d200; }
.ansi38-47 { color: #00d22a; }
.inv38-47 { background: #00d22a; }
.ansi48-47 { background: #00d22a; }
.inv48-47 { color: #00d22a; }
.ansi38-48 { color: #00d254; }
.inv38-48 { background: #00d254; }
.ansi48-48 { background: #00d254; }
.inv48-48 { color: #00d254; }
.ansi38-49 { color: #00d27e; }
.inv38-49 { background: #00d27e; }
.ansi48-49 { background: #00d27e; }
.inv48-49 { color: #00d27e; }
.ansi38-50 { color: #00d2a8; }
.inv38-50 { background: #00d2a8; }
.ansi48-50 { background: #00d2a8; }
.inv48-50 { color: #00d2a8; }
.ansi38-51 { color: #00d2d2; }
.inv38-51 { background: #00d2d2; }
.ansi48-51 { background: #00d2d2; }
.inv48-51 { color: #00d2d2; }
.ansi38-82 { color: #2ad200; }
.inv38-82 { background: #2ad200; }
.ansi48-82 { background: #2ad200; }
.inv48-82 { color: #2ad200; }
.ansi38-83 { color: #2ad22a; }
.inv38-83 { background: #2ad22a; }
.ansi48-83 { background: #2ad22a; }
.inv48-83 { color: #2ad22a; }
.ansi38-84 { color: #2ad254; }
.inv38-84 { background: #2ad254; }
.ansi48-84 { background: #2ad254; }
.inv48-84 { color: #2ad254; }
.ansi38-85 { color: #2ad27e; }
.inv38-85 { background: #2ad27e; }
.ansi48-85 { background: #2ad27e; }
.inv48-85 { color: #2ad27e; }
.ansi38-86 { color: #2ad2a8; }
.inv38-86 { background: #2ad2a8; }
.ansi48-86 { background: #2ad2a8; }
.inv48-86 { color: #2ad2a8; }
.ansi38-87 { color: #2ad2d2; }
.inv38-87 { background: #2ad2d2; }
.ansi48-87 { background: #2ad2d2; }
.inv48-87 { color: #2ad2d2; }
.ansi38-118 { color: #54d200; }
.inv38-118 { background: #54d200; }
.ansi48-118 { background: #54d200; }
.inv48-118 { color: #54d200; }
.ansi38-119 { color: #54d22a; }
.inv38-119 { background: #54d22a; }
.ansi48-119 { background: #54d22a; }
.inv48-119 { color: #54d22a; }
.ansi38-120 { color: #54d254; }
.inv38-120 { background: #54d254; }
.ansi48-120 { background: #54d254; }
.inv48-120 { color: #54d254; }
.ansi38-121 { color: #54d27e; }
.inv38-121 { background: #54d27e; }
.ansi48-121 { background: #54d27e; }
.inv48-121 { color: #54d27e; }
.ansi38-122 { color: #54d2a8; }
.inv38-122 { background: #54d2a8; }
.ansi48-122 { background: #54d2a8; }
.inv48-122 { color: #54d2a8; }
.ansi38-123 { color: #54d2d2; }
.inv38-123 { background: #54d2d2; }
.ansi48-123 { background: #54d2d2; }
.inv48-123 { color: #54d2d2; }
.ansi38-154 { color: #7ed200; }
.inv38-154 { background: #7ed200; }
.ansi48-154 { background: #7ed200; }
.inv48-154 { color: #7ed200; }
.ansi38-155 { color: #7ed22a; }
.inv38-155 { background: #7ed22a; }
.ansi48-155 { background: #7ed22a; }
.inv48-155 { color: #7ed22a; }
.ansi38-156 { color: #7ed254; }
.inv38-156 { background: #7ed254; }
.ansi48-156 { background: #7ed254; }
.inv48-156 { color: #7ed254; }
.ansi38-157 { color: #7ed27e; }
.inv38-157 { background: #7ed27e; }
.ansi48-157 { background: #7ed27e; }
.inv48-157 { color: #7ed27e; }
.ansi38-158 { color: #7ed2a8; }
.inv38-158 { background: #7ed2a8; }
.ansi48-158 { background: #7ed2a8; }
.inv48-158 { color: #7ed2a8; }
.ansi38-159 { color: #7ed2d2; }
.inv38-159 { background: #7ed2d2; }
.ansi48-159 { background: #7ed2d2; }
.inv48-159 { color: #7ed2d2; }
.ansi38-190 { color: #a8d200; }
.inv38-190 { background: #a8d200; }
.ansi48-190 { background: #a8d200; }
.inv48-190 { color: #a8d200; }
.ansi38-191 { color: #a8d22a; }
.inv38-191 { background: #a8d22a; }
.ansi48-191 { background: #a8d22a; }
.inv48-191 { color: #a8d22a; }
.ansi38-192 { color: #a8d254; }
.inv38-192 { background: #a8d254; }
.ansi48-192 { background: #a8d254; }
.inv48-192 { color: #a8d254; }
.ansi38-193 { color: #a8d27e; }
.inv38-193 { background: #a8d27e; }
.ansi48-193 { background: #a8d27e; }
.inv48-193 { color: #a8d27e; }
.ansi38-194 { color: #a8d2a8; }
.inv38-194 { background: #a8d2a8; }
.ansi48-194 { background: #a8d2a8; }
.inv48-194 { color: #a8d2a8; }
.ansi38-195 { color: #a8d2d2; }
.inv38-195 { background: #a8d2d2; }
.ansi48-195 { background: #a8d2d2; }
.inv48-195 { color: #a8d2d2; }
.ansi38-226 { color: #d2d200; }
.inv38-226 { background: #d2d200; }
.ansi48-226 { background: #d2d200; }
.inv48-226 { color: #d2d200; }
.ansi38-227 { color: #d2d22a; }
.inv38-227 { background: #d2d22a; }
.ansi48-227 { background: #d2d22a; }
.inv48-227 { color: #d2d22a; }
.ansi38-228 { color: #d2d254; }
.inv38-228 { background: #d2d254; }
.ansi48-228 { background: #d2d254; }
.inv48-228 { color: #d2d254; }
.ansi38-229 { color: #d2d27e; }
.inv38-229 { background: #d2d27e; }
.ansi48-229 { background: #d2d27e; }
.inv48-229 { color: #d2d27e; }
.ansi38-230 { color: #d2d2a8; }
.inv38-230 { background: #d2d2a8; }
.ansi48-230 { background: #d2d2a8; }
.inv48-230 { color: #d2d2a8; }
.ansi38-231 { color: #d2d2d2; }
.inv38-231 { background: #d2d2d2; }
.ansi48-231 { background: #d2d2d2; }
.inv48-231 { color: #d2d2d2; }
.ansi38-232 { color: #080808; }
.inv38-232 { background: #080808; }
.ansi48-232 { background: #080808; }
.inv48-232 { color: #080808; }
.ansi38-233 { color: #121212; }
.inv38-233 { background: #121212; }
.ansi48-233 { background: #121212; }
.inv48-233 { color: #121212; }
.ansi38-234 { color: #1c1c1c; }
.inv38-234 { background: #1c1c1c; }
.ansi48-234 { background: #1c1c1c; }
.inv48-234 { color: #1c1c1c; }
.ansi38-235 { color: #262626; }
.inv38-235 { background: #262626; }
.ansi48-235 { background: #262626; }
.inv48-235 { color: #262626; }
.ansi38-236 { color: #303030; }
.inv38-236 { background: #303030; }
.ansi48-236 { background: #303030; }
.inv48-236 { color: #303030; }
.ansi38-237 { color: #3a3a3a; }
.inv38-237 { background: #3a3a3a; }
.ansi48-237 { background: #3a3a3a; }
.inv48-237 { color: #3a3a3a; }
.ansi38-238 { color: #444444; }
.inv38-238 { background: #444444; }
.ansi48-238 { background: #444444; }
.inv48-238 { color: #444444; }
.ansi38-239 { color: #4e4e4e; }
.inv38-239 { background: #4e4e4e; }
.ansi48-239 { background: #4e4e4e; }
.inv48-239 { color: #4e4e4e; }
.ansi38-240 { color: #585858; }
.inv38-240 { background: #585858; }
.ansi48-240 { background: #585858; }
.inv48-240 { color: #585858; }
.ansi38-241 { color: #626262; }
.inv38-241 { background: #626262; }
.ansi48-241 { background: #626262; }
.inv48-241 { color: #626262; }
.ansi38-242 { color: #6c6c6c; }
.inv38-242 { background: #6c6c6c; }
.ansi48-242 { background: #6c6c6c; }
.inv48-242 { color: #6c6c6c; }
.ansi38-243 { color: #767676; }
.inv38-243 { background: #767676; }
.ansi48-243 { background: #767676; }
.inv48-243 { color: #767676; }
.ansi38-244 { color: #808080; }
.inv38-244 { background: #808080; }
.ansi48-244 { background: #808080; }
.inv48-244 { color: #808080; }
.ansi38-245 { color: #8a8a8a; }
.inv38-245 { background: #8a8a8a; }
.ansi48-245 { background: #8a8a8a; }
.inv48-245 { color: #8a8a8a; }
.ansi38-246 { color: #949494; }
.inv38-246 { background: #949494; }
.ansi48-246 { background: #949494; }
.inv48-246 { color: #949494; }
.ansi38-247 { color: #9e9e9e; }
.inv38-247 { background: #9e9e9e; }
.ansi48-247 { background: #9e9e9e; }
.inv48-247 { color: #9e9e9e; }
.ansi38-248 { color: #a8a8a8; }
.inv38-248 { background: #a8a8a8; }
.ansi48-248 { background: #a8a8a8; }
.inv48-248 { color: #a8a8a8; }
.ansi38-249 { color: #b2b2b2; }
.inv38-249 { background: #b2b2b2; }
.ansi48-249 { background: #b2b2b2; }
.inv48-249 { color: #b2b2b2; }
.ansi38-250 { color: #bcbcbc; }
.inv38-250 { background: #bcbcbc; }
.ansi48-250 { background: #bcbcbc; }
.inv48-250 { color: #bcbcbc; }
.ansi38-251 { color: #c6c6c6; }
.inv38-251 { background: #c6c6c6; }
.ansi48-251 { background: #c6c6c6; }
.inv48-251 { color: #c6c6c6; }
.ansi38-252 { color: #d0d0d0; }
.inv38-252 { background: #d0d0d0; }
.ansi48-252 { background: #d0d0d0; }
.inv48-252 { color: #d0d0d0; }
.ansi38-253 { color: #dadada; }
.inv38-253 { background: #dadada; }
.ansi48-253 { background: #dadada; }
.inv48-253 { color: #dadada; }
.ansi38-254 { color: #e4e4e4; }
.inv38-254 { background: #e4e4e4; }
.ansi48-254 { background: #e4e4e4; }
.inv48-254 { color: #e4e4e4; }
.ansi38-255 { color: #eeeeee; }
.inv38-255 { background: #eeeeee; }
.ansi48-255 { background: #eeeeee; }
.inv48-255 { color: #eeeeee; }
</style>
</head>
<body class="body_foreground body_background" style="font-size: normal;" >
<pre class="ansi2html-content">
Script started on Thu 04 Feb 2016 09:12:56 PM PST
PR:  SAMD21_LPM
We are processing PR:  samd21_lpm_4cf9261b
Configuring repo
HEAD is now at 4cf9261 FIXUP: add email address
Fetching origin
From https://github.com/PowerProfiler/RIOT
 * [new ref]         refs/pull/2/head -&gt; Tea6a4dee-17fe-4f13-bc24-9529e1fb3e63
Switched to branch 'Tea6a4dee-17fe-4f13-bc24-9529e1fb3e63'
Removing tests/vtimer_msg_diff/main.c
Removing tests/vtimer_msg_diff/Makefile
Removing tests/vtimer_msg/main.c
Removing tests/vtimer_msg/Makefile
Removing tests/unittests/tests-pkt/Makefile.include
Removing tests/unittests/tests-nomac/tests-nomac.h
Removing tests/unittests/tests-nomac/tests-nomac.c
Removing tests/unittests/tests-nomac/Makefile.include
Removing tests/unittests/tests-netdev_dummy/tests-netdev_dummy.h
Removing tests/unittests/tests-netdev_dummy/tests-netdev_dummy.c
Removing tests/unittests/tests-netdev_dummy/Makefile.include
Removing tests/unittests/tests-netdev_dummy/Makefile
Removing tests/unittests/netdev_dummy/netdev_dummy.c
Removing tests/unittests/netdev_dummy/include/netdev_dummy.h
Removing tests/unittests/doc.txt
Removing tests/queue_fairness/tests/01-test
Removing tests/queue_fairness/main.c
Removing tests/queue_fairness/Makefile
Removing tests/pnet/main.c
Removing tests/pnet/Makefile
Removing tests/periph_uart_int/main.c
Removing tests/periph_uart_int/Makefile
Removing tests/periph_uart_blocking/main.c
Removing tests/periph_uart_blocking/Makefile
Removing tests/periph_gpio_exti/main.c
Removing tests/periph_gpio_exti/Makefile
Removing tests/netdev/tests/01-interaction.py
Removing tests/netdev/main.c
Removing tests/netdev/README.md
Removing tests/netdev/Makefile
Removing tests/net_if/main.c
Removing tests/net_if/Makefile
Removing tests/nativenet/tests/01-tests.py
Removing tests/nativenet/main.c
Removing tests/nativenet/README.md
Removing tests/nativenet/Makefile
Removing tests/ipc_pingpong/tests/01-test
Removing tests/ipc_pingpong/main.c
Removing tests/ipc_pingpong/Makefile
Removing tests/hwtimer_wait/main.c
Removing tests/hwtimer_wait/Makefile
Removing tests/hwtimer_spin/main.c
Removing tests/hwtimer_spin/Makefile
Removing tests/hwtimer/tests/test_hwtimer.py
Removing tests/hwtimer/main.c
Removing tests/hwtimer/Makefile
Removing tests/disable_module/main.c
Removing tests/disable_module/Makefile
Removing sys/vtimer/vtimer.c
Removing sys/uart0/uart0.c
Removing sys/transceiver/transceiver.c
Removing sys/transceiver/Makefile
Removing sys/shell/commands/sc_transceiver.c
Removing sys/shell/commands/sc_rpl.c
Removing sys/shell/commands/sc_net_if.c
Removing sys/shell/commands/sc_mersenne.c
Removing sys/shell/commands/sc_lsm303dlhc.c
Removing sys/shell/commands/sc_lps331ap.c
Removing sys/shell/commands/sc_l3g4200d.c
Removing sys/shell/commands/sc_l2_ping.c
Removing sys/shell/commands/sc_isl29020.c
Removing sys/shell/commands/sc_cc110x_legacy_csma.c
Removing sys/posix/strings.c
Removing sys/posix/semaphore.c
Removing sys/posix/posix_io.c
Removing sys/posix/pnet/sys_socket.c
Removing sys/posix/pnet/netinet_in.c
Removing sys/posix/pnet/include/sys/socket.h
Removing sys/posix/pnet/include/netinet/in.h
Removing sys/posix/pnet/include/arpa/inet.h
Removing sys/posix/pnet/doc.txt
Removing sys/posix/include/unistd.h
Removing sys/net/transport_layer/udp/udp.h
Removing sys/net/transport_layer/udp/udp.c
Removing sys/net/transport_layer/tcp/tcp_timer.h
Removing sys/net/transport_layer/tcp/tcp_timer.c
Removing sys/net/transport_layer/tcp/tcp_hc.h
Removing sys/net/transport_layer/tcp/tcp_hc.c
Removing sys/net/transport_layer/tcp/tcp.h
Removing sys/net/transport_layer/tcp/tcp.c
Removing sys/net/transport_layer/tcp/Makefile
Removing sys/net/transport_layer/socket_base/socket.h
Removing sys/net/transport_layer/socket_base/socket.c
Removing sys/net/transport_layer/socket_base/msg_help.h
Removing sys/net/transport_layer/socket_base/msg_help.c
Removing sys/net/routing/rpl/rpl_storing/rpl_storing.c
Removing sys/net/routing/rpl/rpl_storing/Makefile
Removing sys/net/routing/rpl/rpl_of_manager.c
Removing sys/net/routing/rpl/rpl_nonstoring/rpl_nonstoring.c
Removing sys/net/routing/rpl/rpl_nonstoring/Makefile
Removing sys/net/routing/rpl/rpl_dodag.c
Removing sys/net/routing/rpl/rpl.c
Removing sys/net/routing/rpl/of_mrhof.h
Removing sys/net/routing/rpl/of_mrhof.c
Removing sys/net/routing/rpl/of0.h
Removing sys/net/routing/rpl/of0.c
Removing sys/net/routing/rpl/Makefile
Removing sys/net/routing/etx_beaconing.c
Removing sys/net/routing/aodvv2/writer.h
Removing sys/net/routing/aodvv2/writer.c
Removing sys/net/routing/aodvv2/utils.h
Removing sys/net/routing/aodvv2/utils.c
Removing sys/net/routing/aodvv2/seqnum.h
Removing sys/net/routing/aodvv2/seqnum.c
Removing sys/net/routing/aodvv2/routingtable.h
Removing sys/net/routing/aodvv2/routingtable.c
Removing sys/net/routing/aodvv2/reader.h
Removing sys/net/routing/aodvv2/reader.c
Removing sys/net/routing/aodvv2/constants.h
Removing sys/net/routing/aodvv2/aodv_debug.h
Removing sys/net/routing/aodvv2/aodv.h
Removing sys/net/routing/aodvv2/aodv.c
Removing sys/net/network_layer/sixlowpan/serialnumber.h
Removing sys/net/network_layer/sixlowpan/serialnumber.c
Removing sys/net/network_layer/sixlowpan/mac.c
Removing sys/net/network_layer/sixlowpan/lowpan.h
Removing sys/net/network_layer/sixlowpan/lowpan.c
Removing sys/net/network_layer/sixlowpan/ip.h
Removing sys/net/network_layer/sixlowpan/ip.c
Removing sys/net/network_layer/sixlowpan/icmp.h
Removing sys/net/network_layer/sixlowpan/icmp.c
Removing sys/net/network_layer/sixlowpan/border/flowcontrol.h
Removing sys/net/network_layer/sixlowpan/border/flowcontrol.c
Removing sys/net/network_layer/sixlowpan/border/bordermultiplex.h
Removing sys/net/network_layer/sixlowpan/border/bordermultiplex.c
Removing sys/net/network_layer/sixlowpan/border/border.h
Removing sys/net/network_layer/sixlowpan/border/border.c
Removing sys/net/link_layer/protocol-multiplex/protocol-multiplex.c
Removing sys/net/link_layer/protocol-multiplex/Makefile
Removing sys/net/link_layer/ping/ping.c
Removing sys/net/link_layer/ping/Makefile
Removing sys/net/link_layer/nomac/nomac.c
Removing sys/net/link_layer/net_if/net_if.c
Removing sys/net/link_layer/net_if/Makefile
Removing sys/net/link_layer/ieee802154/ieee802154_frame.c
Removing sys/net/include/udp.h
Removing sys/net/include/tcp.h
Removing sys/net/include/socket_base/types.h
Removing sys/net/include/socket_base/socket.h
Removing sys/net/include/socket_base/in.h
Removing sys/net/include/socket_base.h
Removing sys/net/include/sixlowpan/types.h
Removing sys/net/include/sixlowpan/ndp.h
Removing sys/net/include/sixlowpan/mac.h
Removing sys/net/include/sixlowpan/lowpan.h
Removing sys/net/include/sixlowpan/ip.h
Removing sys/net/include/sixlowpan/icmp.h
Removing sys/net/include/sixlowpan/error.h
Removing sys/net/include/sixlowpan.h
Removing sys/net/include/rpl/rpl_structs.h
Removing sys/net/include/rpl/rpl_storing.h
Removing sys/net/include/rpl/rpl_of_manager.h
Removing sys/net/include/rpl/rpl_nonstoring.h
Removing sys/net/include/rpl/rpl_dodag.h
Removing sys/net/include/rpl/rpl_config.h
Removing sys/net/include/rpl.h
Removing sys/net/include/protocol-multiplex.h
Removing sys/net/include/pktqueue.h
Removing sys/net/include/pktbuf.h
Removing sys/net/include/nomac.h
Removing sys/net/include/netapi.h
Removing sys/net/include/net_if.h
Removing sys/net/include/net_help.h
Removing sys/net/include/l2_ping.h
Removing sys/net/include/ipv6.h
Removing sys/net/include/inet_pton.h
Removing sys/net/include/inet_ntop.h
Removing sys/net/include/ieee802154_frame.h
Removing sys/net/include/etx_beaconing.h
Removing sys/net/include/ccn_lite/util/ccnl-riot-client.h
Removing sys/net/include/ccn_lite/test_data/text.txt.ccnb.h
Removing sys/net/include/ccn_lite/ccnl-riot.h
Removing sys/net/include/aodvv2/types.h
Removing sys/net/include/aodvv2/aodvv2.h
Removing sys/net/crosslayer/pktbuf/pktbuf.c
Removing sys/net/crosslayer/pkt/pkt.c
Removing sys/net/crosslayer/netapi/netapi.c
Removing sys/net/crosslayer/net_help/net_help.c
Removing sys/net/crosslayer/net_help/inet_pton.c
Removing sys/net/crosslayer/net_help/inet_ntop.c
Removing sys/net/ccn_lite/util/ccnl-riot-client.c
Removing sys/net/ccn_lite/util/ccn-lite-ctrl.h
Removing sys/net/ccn_lite/util/ccn-lite-ctrl.c
Removing sys/net/ccn_lite/util/Makefile
Removing sys/net/ccn_lite/ccnx.h
Removing sys/net/ccn_lite/ccnl.h
Removing sys/net/ccn_lite/ccnl-riot-compat.h
Removing sys/net/ccn_lite/ccnl-riot-compat.c
Removing sys/net/ccn_lite/ccnl-platform.h
Removing sys/net/ccn_lite/ccnl-platform.c
Removing sys/net/ccn_lite/ccnl-pdu.h
Removing sys/net/ccn_lite/ccnl-pdu.c
Removing sys/net/ccn_lite/ccnl-includes.h
Removing sys/net/ccn_lite/ccnl-ext.h
Removing sys/net/ccn_lite/ccnl-ext-mgmt.c
Removing sys/net/ccn_lite/ccnl-ext-frag.c
Removing sys/net/ccn_lite/ccnl-ext-debug.c
Removing sys/net/ccn_lite/ccnl-ext-appserver.c
Removing sys/net/ccn_lite/ccnl-core.h
Removing sys/net/ccn_lite/ccnl-core.c
Removing sys/net/ccn_lite/ccn-lite-relay.c
Removing sys/net/ccn_lite/README.md
Removing sys/include/transceiver.h
Removing sys/include/radio/types.h
Removing sys/include/radio/radio.h
Removing sys/include/posix_io.h
Removing sys/include/pkt.h
Removing sys/include/hash_string.h
Removing sys/include/crypto/skipjack.h
Removing sys/include/chardev_thread.h
Removing sys/include/board_uart0.h
Removing sys/hash_string/hash_string.c
Removing sys/crypto/skipjack.c
Removing sys/chardev_thread.c
Removing pkg/USING
Removing pkg/PORTING
Removing keyword_space.sed
Removing examples/rpl_udp/udp.c
Removing examples/rpl_udp/rpl_udp.h
Removing examples/rpl_udp/rpl.c
Removing examples/rpl_udp/main.c
Removing examples/rpl_udp/helper.c
Removing examples/rpl_udp/README.md
Removing examples/rpl_udp/Makefile
Removing examples/ccn-lite-client/main.c
Removing examples/ccn-lite-client/README.md
Removing examples/ccn-lite-client/Makefile
Removing examples/ccn-lite-client/HOWTO
Removing drivers/netdev/base/base.c
Removing drivers/netdev/base/Makefile
Removing drivers/netdev/802154/Makefile
Removing drivers/netdev/802154/802154.c
Removing drivers/include/radio_driver.h
Removing drivers/include/netdev/doc.txt
Removing drivers/include/netdev/default.h
Removing drivers/include/netdev/base.h
Removing drivers/include/netdev/802154.h
Removing drivers/include/cc2420.h
Removing drivers/include/cc110x_legacy_csma/cc1100-interface.h
Removing drivers/include/cc110x_legacy_csma.h
Removing drivers/include/cc110x_legacy/cc110x_spi.h
Removing drivers/include/cc110x_legacy/cc110x-reg.h
Removing drivers/include/cc110x_legacy/cc110x-interface.h
Removing drivers/include/cc110x_legacy/cc110x-defaultSettings.h
Removing drivers/include/cc110x_legacy/cc110x-config.h
Removing drivers/include/cc110x_legacy/cc110x-arch.h
Removing drivers/include/cc110x_legacy.h
Removing drivers/include/cc110x/cc110x-reg.h
Removing drivers/include/cc110x/cc110x-netdev.h
Removing drivers/include/cc110x/cc110x-interface.h
Removing drivers/include/cc110x/cc110x-defaultsettings.h
Removing drivers/include/cc110x/cc110x-config.h
Removing drivers/include/at86rf231/at86rf231_settings.h
Removing drivers/include/at86rf231.h
Removing drivers/cc2420/include/cc2420_spi.h
Removing drivers/cc2420/include/cc2420_settings.h
Removing drivers/cc2420/include/cc2420_arch.h
Removing drivers/cc2420/cc2420_tx.c
Removing drivers/cc2420/cc2420_spi.c
Removing drivers/cc2420/cc2420_rx.c
Removing drivers/cc2420/cc2420.c
Removing drivers/cc110x_legacy_csma/cc1100_spi.h
Removing drivers/cc110x_legacy_csma/cc1100_spi.c
Removing drivers/cc110x_legacy_csma/cc1100_phy.h
Removing drivers/cc110x_legacy_csma/cc1100_phy.c
Removing drivers/cc110x_legacy_csma/cc1100.h
Removing drivers/cc110x_legacy_csma/cc1100.c
Removing drivers/cc110x_legacy_csma/cc1100-internal.h
Removing drivers/cc110x_legacy_csma/cc1100-defaultSettings.h
Removing drivers/cc110x_legacy_csma/cc1100-defaultSettings.c
Removing drivers/cc110x_legacy_csma/cc1100-csmaca-mac.h
Removing drivers/cc110x_legacy_csma/cc1100-csmaca-mac.c
Removing drivers/cc110x_legacy_csma/arch_cc1100.h
Removing drivers/cc110x_legacy/spi/cc110x_spi.c
Removing drivers/cc110x_legacy/spi/Makefile
Removing drivers/cc110x_legacy/cc110x.c
Removing drivers/cc110x_legacy/cc110x-tx.c
Removing drivers/cc110x_legacy/cc110x-rx.c
Removing drivers/cc110x_legacy/cc110x-internal.h
Removing drivers/cc110x_legacy/cc110x-defaultSettings.c
Removing drivers/cc110x_legacy/Makefile
Removing drivers/cc110x/cc110x-netdev.c
Removing drivers/cc110x/cc110x-internal.h
Removing drivers/at86rf231/include/at86rf231_spi.h
Removing drivers/at86rf231/at86rf231_tx.c
Removing drivers/at86rf231/at86rf231_spi.c
Removing drivers/at86rf231/at86rf231_rx.c
Removing drivers/at86rf231/at86rf231.c
Removing doc/doxygen/src/mainpage.txt
Removing dist/tools/wireshark_dissector/riot.lua
Removing dist/tools/wireshark_dissector/README.md
Removing dist/tools/sniffer/rftestrx2pcap.py
Removing dist/tools/linux-border_router/testing.h
Removing dist/tools/linux-border_router/testing.c
Removing dist/tools/linux-border_router/sixlowdriver.h
Removing dist/tools/linux-border_router/sixlowdriver.c
Removing dist/tools/linux-border_router/serialnumber.h
Removing dist/tools/linux-border_router/serialnumber.c
Removing dist/tools/linux-border_router/serial.h
Removing dist/tools/linux-border_router/serial.c
Removing dist/tools/linux-border_router/multiplex.h
Removing dist/tools/linux-border_router/multiplex.c
Removing dist/tools/linux-border_router/main.c
Removing dist/tools/linux-border_router/flowcontrol.h
Removing dist/tools/linux-border_router/flowcontrol.c
Removing dist/tools/linux-border_router/control_2xxx.h
Removing dist/tools/linux-border_router/control_2xxx.c
Removing dist/tools/linux-border_router/Makefile
Removing dist/tools/linux-border_router/Doxyfile
Removing cpu/x86/x86_hwtimer.c
Removing cpu/x86/include/x86_hwtimer.h
Removing cpu/x86/include/hwtimer_cpu.h
Removing cpu/stm32l1/syscalls.c
Removing cpu/stm32l1/stm32l152ret6_linkerscript.ld
Removing cpu/stm32l1/startup.c
Removing cpu/stm32l1/include/hwtimer_cpu.h
Removing cpu/stm32l1/include/cpu-conf.h
Removing cpu/stm32l1/hwtimer_arch.c
Removing cpu/stm32f4/syscalls.c
Removing cpu/stm32f4/stm32f415rg_linkerscript.ld
Removing cpu/stm32f4/stm32f407vg_linkerscript.ld
Removing cpu/stm32f4/startup.c
Removing cpu/stm32f4/include/hwtimer_cpu.h
Removing cpu/stm32f4/include/cpu-conf.h
Removing cpu/stm32f4/hwtimer_arch.c
Removing cpu/stm32f3/syscalls.c
Removing cpu/stm32f3/stm32f303vc_linkerscript.ld
Removing cpu/stm32f3/startup.c
Removing cpu/stm32f3/include/hwtimer_cpu.h
Removing cpu/stm32f3/include/cpu-conf.h
Removing cpu/stm32f3/hwtimer_arch.c
Removing cpu/stm32f1/syscalls.c
Removing cpu/stm32f1/stm32f103re_linkerscript.ld
Removing cpu/stm32f1/stm32f103cb_linkerscript.ld
Removing cpu/stm32f1/startup.c
Removing cpu/stm32f1/include/stm32f10x.h
Removing cpu/stm32f1/include/hwtimer_cpu.h
Removing cpu/stm32f1/include/cpu-conf.h
Removing cpu/stm32f1/hwtimer_arch.c
Removing cpu/stm32f0/syscalls.c
Removing cpu/stm32f0/stm32f051r8_linkerscript.ld
Removing cpu/stm32f0/startup.c
Removing cpu/stm32f0/include/hwtimer_cpu.h
Removing cpu/stm32f0/include/cpu-conf.h
Removing cpu/stm32f0/hwtimer_arch.c
Removing cpu/samd21/syscalls.c
Removing cpu/samd21/startup.c
Removing cpu/samd21/samd21_linkerscript.ld
Auto-merging cpu/samd21/lpm_arch.c
Removing cpu/samd21/include/hwtimer_cpu.h
Removing cpu/samd21/include/cpu-conf.h
Removing cpu/samd21/hwtimer_arch.c
Removing cpu/sam3x8e/syscalls.c
Removing cpu/sam3x8e/startup.c
Removing cpu/sam3x8e/sam3x8e_linkerscript.ld
Removing cpu/sam3x8e/periph/uart.c
Removing cpu/sam3x8e/periph/timer.c
Removing cpu/sam3x8e/periph/spi.c
Removing cpu/sam3x8e/periph/random.c
Removing cpu/sam3x8e/periph/gpio.c
Removing cpu/sam3x8e/lpm_arch.c
Removing cpu/sam3x8e/include/sam3x8e.h
Removing cpu/sam3x8e/include/hwtimer_cpu.h
Removing cpu/sam3x8e/include/cpu-conf.h
Removing cpu/sam3x8e/include/component/doc.txt
Removing cpu/sam3x8e/hwtimer_arch.c
Removing cpu/sam3x8e/doc.txt
Removing cpu/sam3x8e/cpu.c
Removing cpu/sam3x8e/Makefile.include
Removing cpu/sam3x8e/Makefile
Removing cpu/nrf51822/syscalls.c
Removing cpu/nrf51822/startup.c
Removing cpu/nrf51822/periph/uart.c
Removing cpu/nrf51822/periph/timer.c
Removing cpu/nrf51822/periph/rtt.c
Removing cpu/nrf51822/periph/random.c
Removing cpu/nrf51822/periph/gpio.c
Removing cpu/nrf51822/periph/cpuid.c
Removing cpu/nrf51822/nrf51822qfaa_linkerscript.ld
Removing cpu/nrf51822/lpm_arch.c
Removing cpu/nrf51822/include/nrf51_bitfields.h
Removing cpu/nrf51822/include/nrf51.h
Removing cpu/nrf51822/include/hwtimer_cpu.h
Removing cpu/nrf51822/include/cpu-conf.h
Removing cpu/nrf51822/hwtimer_arch.c
Removing cpu/nrf51822/cpu.c
Removing cpu/nrf51822/Makefile.include
Removing cpu/nrf51822/Makefile
Removing cpu/native/tapsetup.sh
Removing cpu/native/tapsetup-osx.sh
Removing cpu/native/tapsetup-freebsd.sh
Removing cpu/native/net/tap.c
Removing cpu/native/net/interface.c
Removing cpu/native/net/Makefile
Removing cpu/native/include/tap.h
Removing cpu/native/include/nativenet_internal.h
Removing cpu/native/include/nativenet.h
Removing cpu/native/include/hwtimer_cpu.h
Removing cpu/native/include/cpu-conf.h
Removing cpu/native/hwtimer_cpu.c
Removing cpu/native/crash.c
Removing cpu/native/atomic_cpu.c
Removing cpu/msp430fxyz/hwtimer_msp430.c
Removing cpu/msp430-common/include/hwtimer_cpu.h
Removing cpu/msp430-common/include/cpu-conf.h
Removing cpu/msp430-common/hwtimer_cpu.c
Removing cpu/msp430-common/crash.c
Removing cpu/msp430-common/atomic.c
Removing cpu/mc1322x/startup.s
Removing cpu/mc1322x/mc1322x_syscalls.c
Removing cpu/mc1322x/mc1322x.lds
Removing cpu/mc1322x/maca/maca.c
Removing cpu/mc1322x/maca/include/maca_packet.h
Removing cpu/mc1322x/maca/include/maca.h
Removing cpu/mc1322x/maca/Makefile
Removing cpu/mc1322x/isr.c
Removing cpu/mc1322x/include/mc1322x.h
Removing cpu/mc1322x/include/gpio.h
Removing cpu/mc1322x/include/cpu.h
Removing cpu/mc1322x/include/cpu-conf.h
Removing cpu/mc1322x/hwtimer_cpu.c
Removing cpu/mc1322x/gpio.c
Removing cpu/mc1322x/cpu.c
Removing cpu/mc1322x/asm/include/asm.h
Removing cpu/mc1322x/asm/asm.c
Removing cpu/mc1322x/asm/Makefile
Removing cpu/mc1322x/adc/include/mc1322x-adc.h
Removing cpu/mc1322x/adc/adc.c
Removing cpu/mc1322x/adc/Makefile
Removing cpu/mc1322x/Makefile.include
Removing cpu/mc1322x/Makefile
Removing cpu/lpc2387/lpc_syscalls.c
Removing cpu/lpc2387/linkerscript.x
Removing cpu/lpc2387/include/cpu-conf.h
Removing cpu/lpc2387/hwtimer_cpu.c
Removing cpu/lpc2387/gpioint/lpc2387-gpioint.c
Removing cpu/lpc1768/syscalls.c
Removing cpu/lpc1768/startup.c
Removing cpu/lpc1768/lpc1768_linkerscript.ld
Removing cpu/lpc1768/include/hwtimer_cpu.h
Removing cpu/lpc1768/include/cpu-conf.h
Removing cpu/lpc1768/hwtimer_arch.c
Removing cpu/cortex-m4_common/thread_arch.c
Removing cpu/cortex-m4_common/reboot_arch.c
Removing cpu/cortex-m4_common/irq_arch.c
Removing cpu/cortex-m4_common/include/cpu.h
Removing cpu/cortex-m4_common/include/core_cmInstr.h
Removing cpu/cortex-m4_common/include/core_cmFunc.h
Removing cpu/cortex-m4_common/include/core_cm4_simd.h
Removing cpu/cortex-m4_common/include/core_cm4.h
Removing cpu/cortex-m4_common/atomic_arch.c
Removing cpu/cortex-m4_common/Makefile.include
Removing cpu/cortex-m4_common/Makefile
Removing cpu/cortex-m3_common/thread_arch.c
Removing cpu/cortex-m3_common/reboot_arch.c
Removing cpu/cortex-m3_common/irq_arch.c
Removing cpu/cortex-m3_common/include/cpu.h
Removing cpu/cortex-m3_common/include/core_cmInstr.h
Removing cpu/cortex-m3_common/include/core_cmFunc.h
Removing cpu/cortex-m3_common/include/core_cm3.h
Removing cpu/cortex-m3_common/doc.txt
Removing cpu/cortex-m3_common/crash.c
Removing cpu/cortex-m3_common/atomic_arch.c
Removing cpu/cortex-m3_common/Makefile.include
Removing cpu/cortex-m0_common/thread_arch.c
Removing cpu/cortex-m0_common/reboot_arch.c
Removing cpu/cortex-m0_common/irq_arch.c
Removing cpu/cortex-m0_common/include/cpu.h
Removing cpu/cortex-m0_common/include/core_cmInstr.h
Removing cpu/cortex-m0_common/include/core_cmFunc.h
Removing cpu/cortex-m0_common/include/core_cm0plus.h
Removing cpu/cortex-m0_common/include/core_cm0.h
Removing cpu/cortex-m0_common/atomic_arch.c
Removing cpu/cortex-m0_common/Makefile.include
Removing cpu/cortex-m0_common/Makefile
Removing cpu/cc430/hwtimer_cc430.c
Removing cpu/cc430/cc110x_cc430.c
Removing cpu/cc2538/syscalls.c
Removing cpu/cc2538/startup.c
Removing cpu/cc2538/include/sys-ctrl.h
Removing cpu/cc2538/include/soc-adc.h
Removing cpu/cc2538/include/rfcore.h
Removing cpu/cc2538/include/ioc.h
Removing cpu/cc2538/include/hwtimer_cpu.h
Removing cpu/cc2538/include/gptimer.h
Removing cpu/cc2538/include/cpu-conf.h
Removing cpu/cc2538/include/cc2538-uart.h
Removing cpu/cc2538/include/cc2538-gpio.h
Removing cpu/cc2538/hwtimer_arch.c
Removing cpu/cc2538/cc2538sf53_linkerscript.ld
Removing cpu/cc2538/cc2538nf53_linkerscript.ld
Removing cpu/cc2538/cc2538nf23_linkerscript.ld
Removing cpu/cc2538/cc2538nf11_linkerscript.ld
Removing cpu/cc2538/cc2538_linkerscript.ld
Removing cpu/atmega_common/atomic_arch.c
Removing cpu/atmega2560/include/hwtimer_cpu.h
Removing cpu/atmega2560/include/cpu-conf.h
Removing cpu/atmega2560/hwtimer_arch.c
Removing cpu/arm7_common/syscalls.c
Removing cpu/arm7_common/include/hwtimer_cpu.h
Removing cpu/arm7_common/crash.c
Removing cpu/arm7_common/atomic.s
Removing core/reboot.c
Removing core/include/hwtimer.h
Removing core/include/flags.h
Removing core/include/crash.h
Removing core/include/arch/reboot_arch.h
Removing core/include/arch/hwtimer_arch.h
Removing core/include/arch/atomic_arch.h
Removing core/hwtimer.c
Removing boards/z1/uart.c
Removing boards/z1/driver_cc2420.c
Removing boards/z1/Makefile.dep
Removing boards/yunjia-nrf51822/dist/reset.sh
Removing boards/yunjia-nrf51822/dist/gdb.cfg
Removing boards/yunjia-nrf51822/dist/flash.sh
Removing boards/yunjia-nrf51822/dist/debug.sh
Removing boards/yunjia-nrf51822/dist/debug-server.sh
Removing boards/wsn430-v1_4/driver_cc2420.c
Removing boards/wsn430-v1_4/Makefile.dep
Removing boards/wsn430-v1_3b/driver_cc110x.c
Removing boards/wsn430-v1_3b/Makefile.dep
Removing boards/wsn430-common/wsn430-uart0.c
Removing boards/telosb/uart.c
Removing boards/telosb/driver_cc2420.c
Removing boards/telosb/Makefile.dep
Removing boards/stm32f4discovery/dist/gdb.conf
Removing boards/stm32f4discovery/dist/debug.sh
Removing boards/stm32f3discovery/dist/gdb.conf
Removing boards/stm32f3discovery/dist/debug.sh
Removing boards/stm32f0discovery/dist/gdb.conf
Removing boards/stm32f0discovery/dist/debug.sh
Removing boards/spark-core/system_stm32f1.c
Removing boards/samr21-xpro/dist/flash.sh
Removing boards/samr21-xpro/dist/debug.sh
Removing boards/redbee-econotag/tools/mc1322x-load.pl
Removing boards/redbee-econotag/tools/mc1322x-load.c
Removing boards/redbee-econotag/tools/ftditools/bbmc.c
Removing boards/redbee-econotag/tools/ftditools/Makefile
Removing boards/redbee-econotag/include/periph_conf.h
Removing boards/redbee-econotag/include/board.h
Removing boards/redbee-econotag/drivers/redbee_uart2.c
Removing boards/redbee-econotag/drivers/redbee_uart1.c
Removing boards/redbee-econotag/drivers/redbee_uart.c
Removing boards/redbee-econotag/drivers/nvm.c
Removing boards/redbee-econotag/drivers/include/uart.h
Removing boards/redbee-econotag/drivers/include/nvm.h
Removing boards/redbee-econotag/drivers/Makefile
Removing boards/redbee-econotag/board_init.c
Removing boards/redbee-econotag/README
Removing boards/redbee-econotag/Makefile.include
Removing boards/redbee-econotag/Makefile.features
Removing boards/redbee-econotag/Makefile
Removing boards/qemu-i386/include/cpu-conf.h
Removing boards/openmote/include/periph_conf.h
Removing boards/openmote/include/board.h
Removing boards/openmote/board.c
Removing boards/openmote/Makefile.include
Removing boards/openmote/Makefile.features
Removing boards/openmote/Makefile
Removing boards/nucleo-l1/dist/reset.sh
Removing boards/nucleo-l1/dist/gdb.conf
Removing boards/nucleo-l1/dist/flash.sh
Removing boards/nucleo-l1/dist/debug.sh
Removing boards/nucleo-l1/dist/debug-server.sh
Removing boards/native/drivers/native-uart0.c
Removing boards/native/drivers/native-ltc4150.c
Removing boards/msbiot/dist/gdb.conf
Removing boards/msbiot/dist/debug.sh
Removing boards/msba2/msba2-cc110x.c
Removing boards/msba2-common/lpc2387-timer3.c
Removing boards/msba2-common/drivers/msba2-uart0.c
Removing boards/msba2-common/drivers/msba2-ltc4150.c
Removing boards/msba2-common/drivers/include/uart0.h
Removing boards/msb-430h/driver_cc110x.c
Removing boards/msb-430h/Makefile.dep
Removing boards/msb-430-common/uart1.c
Removing boards/iot-lab_M3/include/periph_conf.h
Removing boards/iot-lab_M3/include/board.h
Removing boards/iot-lab_M3/dist/reset.sh
Removing boards/iot-lab_M3/dist/iot-lab_M3_jtag.cfg
Removing boards/iot-lab_M3/dist/gdb.conf
Removing boards/iot-lab_M3/dist/flash.sh
Removing boards/iot-lab_M3/dist/debug.sh
Removing boards/iot-lab_M3/board.c
Removing boards/iot-lab_M3/Makefile.include
Removing boards/iot-lab_M3/Makefile.features
Removing boards/iot-lab_M3/Makefile.dep
Removing boards/iot-lab_M3/Makefile
Removing boards/fox/dist/reset.sh
Removing boards/fox/dist/gdb.conf
Removing boards/fox/dist/fox_jtag.cfg
Removing boards/fox/dist/flash.sh
Removing boards/fox/dist/debug.sh
Removing boards/chronos/putchar.c
Removing boards/chronos/drivers/cc430-cc110x.c
Removing boards/chronos/Makefile.dep
Removing boards/avsextrem/drivers/avsextrem-cc1100.c
Removing boards/airfy-beacon/dist/reset.sh
Removing boards/airfy-beacon/dist/gdb.cfg
Removing boards/airfy-beacon/dist/flash.sh
Removing boards/airfy-beacon/dist/debug.sh
Removing boards/airfy-beacon/dist/debug-server.sh
Removing .astylerc
warning: inexact rename detection was skipped due to too many files.
warning: you may want to set your merge.renamelimit variable to at least 1431 and retry the command.
Automatic merge went well; stopped before committing as requested
Building apps
HEAD is now at 79ed6f7 Update README.md
Removing explicit_lpm_powerdown/bin/
Removing explicit_lpm_sleep/bin/
Fetching origin
Already up-to-date.
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_powerdown</span>
Found app:  explicit_lpm_powerdown
<span class="ansi1 ansi32">Building application "explicit_lpm_powerdown" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/rtt_stdio
"make" -C /srv/riot/sys/xtimer
   text	   data	    bss	    dec	    hex	filename
   8612	    184	   3128	  11924	   2e94	/srv/apps/explicit_lpm_powerdown/bin/hamilton/explicit_lpm_powerdown.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_powerdown/bin/hamilton/ /srv/apps/explicit_lpm_powerdown/bin/hamilton/explicit_lpm_powerdown.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_powerdown/bin/hamilton/explicit_lpm_powerdown.bin]...
**************************
WARNING: CPU is running at very low speed (1333 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]020%]020%]045%]045%]050%]050%]070%]070%]090%]090%]095%]100%] Done.
Erasing flash     [000%]000%]050%]050%]100%] Done.
Programming flash [000%]000%]050%]050%]100%] Done.
Verifying flash   [000%]000%]050%]050%]100%] Done.
J-Link: Flash download: Flash programming performed for 2 ranges (512 bytes)
J-Link: Flash download: Total time needed: 0.481s (Prepare: 0.104s, Compare: 0.344s, Erase: 0.011s, Program: 0.011s, Verify: 0.002s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 81
<span class="ansi1 ansi36"> T=0.415 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=20.75% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.407 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=20.36% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.417 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=20.85% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=21.24% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=21.48% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.208 FL=[]
</span><span class="ansi1 ansi36"> T=0.761 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=1.088 V=3.231 FL=[]
</span><span class="ansi1 ansi36"> T=1.415 V=3.242 FL=[]
</span><span class="ansi1 ansi36"> T=1.742 V=3.253 FL=[]
</span><span class="ansi1 ansi36"> T=2.069 V=3.263 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=2.000mA frac=100.00% res=INS v=3.26 </span>
<span class="ansi1 ansi36"> T=0.417 V=2.785 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=1.000mA frac=20.85% res=LOW v=2.78 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 0.900 &lt; C &lt; 2.200 </span>
<span class="ansi1 ansi36"> T=0.426 V=2.734 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.900mA frac=14.90% res=LOW v=2.73 </span>
<span class="ansi1 ansi36"> T=0.573 V=2.625 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.981mA frac=20.06% res=LOW v=2.62 </span>
<span class="ansi1 ansi36"> T=0.428 V=2.804 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.062mA frac=14.97% res=LOW v=2.80 </span>
<span class="ansi1 ansi36"> T=0.420 V=2.845 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.144mA frac=14.70% res=LOW v=2.85 </span>
<span class="ansi1 ansi36"> T=0.426 V=2.877 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.225mA frac=14.90% res=LOW v=2.88 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.911 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.306mA frac=14.94% res=LOW v=2.91 </span>
<span class="ansi1 ansi36"> T=0.410 V=2.956 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.387mA frac=14.36% res=LOW v=2.96 </span>
<span class="ansi1 ansi36"> T=0.433 V=2.979 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.469mA frac=15.14% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.474 V=2.997 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.550mA frac=16.58% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.053 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=2.945 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.631mA frac=26.32% res=LOW v=2.94 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.086 FL=[]
</span><span class="ansi1 ansi36"> T=0.757 V=3.004 FL=[]
</span><span class="ansi1 ansi36"> T=1.084 V=2.924 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.712mA frac=37.94% res=LOW v=2.92 </span>
<span class="ansi1 ansi36"> T=0.435 V=3.121 FL=[]
</span><span class="ansi1 ansi36"> T=0.771 V=3.064 FL=[]
</span><span class="ansi1 ansi36"> T=1.106 V=3.008 FL=[]
</span><span class="ansi1 ansi36"> T=1.435 V=2.955 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.794mA frac=50.21% res=LOW v=2.95 </span>
<span class="ansi1 ansi36"> T=0.415 V=3.158 FL=[]
</span><span class="ansi1 ansi36"> T=0.742 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=1.069 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=1.396 V=3.073 FL=[]
</span><span class="ansi1 ansi36"> T=1.732 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=2.067 V=3.017 FL=[]
</span><span class="ansi1 ansi36"> T=2.395 V=2.990 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.875mA frac=83.81% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.193 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.190 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.185 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=2.389 V=3.177 FL=[]
</span><span class="ansi1 ansi36"> T=2.714 V=3.175 FL=[]
</span><span class="ansi1 ansi36"> T=3.042 V=3.172 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.956mA frac=100.00% res=INS v=3.17 </span>
<span class="ansi1 ansi36"> T=0.434 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=0.762 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=1.089 V=3.263 FL=[]
</span><span class="ansi1 ansi36"> T=1.416 V=3.286 FL=[]
</span><span class="ansi1 ansi36"> T=1.743 V=3.308 FL=[]
</span><span class="ansi1 ansi36"> T=2.079 V=3.330 FL=[]
</span><span class="ansi1 ansi36"> T=2.406 V=3.351 FL=[]
</span><span class="ansi1 ansi36"> T=2.732 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=3.061 V=3.393 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=2.037mA frac=100.00% res=INS v=3.39 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.236 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=1.091 V=3.337 FL=[]
</span><span class="ansi1 ansi36"> T=1.427 V=3.387 FL=[]
</span><span class="ansi1 ansi36"> T=1.760 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=2.088 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=2.119mA frac=73.08% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 1.753 &lt; C &lt; 2.241 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.106 FL=[]
</span><span class="ansi1 ansi36"> T=0.743 V=3.039 FL=[]
</span><span class="ansi1 ansi36"> T=1.070 V=2.971 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=1.753mA frac=16.05% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.123 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.067 FL=[]
</span><span class="ansi1 ansi36"> T=1.077 V=3.013 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=2.960 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=1.794mA frac=21.08% res=LOW v=2.96 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.098 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=1.406 V=3.016 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=2.976 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=1.834mA frac=26.00% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.432 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=0.761 V=3.128 FL=[]
</span><span class="ansi1 ansi36"> T=1.087 V=3.100 FL=[]
</span><span class="ansi1 ansi36"> T=1.415 V=3.072 FL=[]
</span><span class="ansi1 ansi36"> T=1.743 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=2.076 V=3.017 FL=[]
</span><span class="ansi1 ansi36"> T=2.411 V=2.990 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=1.875mA frac=36.17% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.431 V=3.175 FL=[]
</span><span class="ansi1 ansi36"> T=0.767 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=1.092 V=3.143 FL=[]
</span><span class="ansi1 ansi36"> T=1.420 V=3.128 FL=[]
</span><span class="ansi1 ansi36"> T=1.754 V=3.112 FL=[]
</span><span class="ansi1 ansi36"> T=2.082 V=3.098 FL=[]
</span><span class="ansi1 ansi36"> T=2.415 V=3.083 FL=[]
</span><span class="ansi1 ansi36"> T=2.744 V=3.068 FL=[]
</span><span class="ansi1 ansi36"> T=3.078 V=3.054 FL=[]
</span><span class="ansi1 ansi36"> T=3.397 V=3.041 FL=[]
</span><span class="ansi1 ansi36"> T=3.741 V=3.027 FL=[]
</span><span class="ansi1 ansi36"> T=4.068 V=3.014 FL=[]
</span><span class="ansi1 ansi36"> T=4.387 V=3.001 FL=[]
</span><span class="ansi1 ansi36"> T=4.706 V=2.989 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=1.916mA frac=70.59% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.193 FL=[]
</span><span class="ansi1 ansi36"> T=0.743 V=3.191 FL=[]
</span><span class="ansi1 ansi36"> T=1.071 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=1.398 V=3.186 FL=[]
</span><span class="ansi1 ansi36"> T=1.725 V=3.183 FL=[]
</span><span class="ansi1 ansi36"> T=2.052 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=2.378 V=3.179 FL=[]
</span><span class="ansi1 ansi36"> T=2.704 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=3.029 V=3.174 FL=[]
</span><span class="ansi1 ansi36"> T=3.357 V=3.172 FL=[]
</span><span class="ansi1 ansi36"> T=3.686 V=3.170 FL=[]
</span><span class="ansi1 ansi36"> T=4.012 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=4.338 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=4.663 V=3.163 FL=[]
</span><span class="ansi1 ansi36"> T=4.991 V=3.161 FL=[]
</span><span class="ansi1 ansi36"> T=5.318 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=5.654 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=5.981 V=3.155 FL=[]
</span><span class="ansi1 ansi36"> T=6.309 V=3.153 FL=[]
</span><span class="ansi1 ansi36"> T=6.636 V=3.152 FL=[]
</span><span class="ansi1 ansi36"> T=6.964 V=3.150 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=1.956mA frac=100.00% res=INS v=3.15 </span>
<span class="ansi1 ansi36"> T=0.418 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=0.745 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=1.072 V=3.228 FL=[]
</span><span class="ansi1 ansi36"> T=1.399 V=3.239 FL=[]
</span><span class="ansi1 ansi36"> T=1.727 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=2.052 V=3.258 FL=[]
</span><span class="ansi1 ansi36"> T=2.380 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=2.707 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=3.035 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=3.362 V=3.296 FL=[]
</span><span class="ansi1 ansi36"> T=3.688 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=4.017 V=3.313 FL=[]
</span><span class="ansi1 ansi36"> T=4.343 V=3.321 FL=[]
</span><span class="ansi1 ansi36"> T=4.671 V=3.329 FL=[]
</span><span class="ansi1 ansi36"> T=4.998 V=3.338 FL=[]
</span><span class="ansi1 ansi36"> T=5.325 V=3.345 FL=[]
</span><span class="ansi1 ansi36"> T=5.652 V=3.353 FL=[]
</span><span class="ansi1 ansi36"> T=5.979 V=3.361 FL=[]
</span><span class="ansi1 ansi36"> T=6.314 V=3.368 FL=[]
</span><span class="ansi1 ansi36"> T=6.642 V=3.375 FL=[]
</span><span class="ansi1 ansi36"> T=6.968 V=3.382 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=1.997mA frac=100.00% res=INS v=3.38 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=0.763 V=3.241 FL=[]
</span><span class="ansi1 ansi36"> T=1.099 V=3.265 FL=[]
</span><span class="ansi1 ansi36"> T=1.416 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=1.753 V=3.310 FL=[]
</span><span class="ansi1 ansi36"> T=2.088 V=3.332 FL=[]
</span><span class="ansi1 ansi36"> T=2.432 V=3.354 FL=[]
</span><span class="ansi1 ansi36"> T=2.768 V=3.376 FL=[]
</span><span class="ansi1 ansi36"> T=3.086 V=3.395 FL=[]
</span><span class="ansi1 ansi36"> T=3.413 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=3.740 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=2.038mA frac=56.10% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.227 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.264 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.300 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.336 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.370 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=2.383 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=2.078mA frac=35.74% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.236 FL=[]
</span><span class="ansi1 ansi36"> T=0.757 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=1.084 V=3.336 FL=[]
</span><span class="ansi1 ansi36"> T=1.411 V=3.384 FL=[]
</span><span class="ansi1 ansi36"> T=1.739 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=2.119mA frac=26.09% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.246 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.310 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=2.159mA frac=21.08% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.255 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.332 FL=[]
</span><span class="ansi1 ansi36"> T=1.085 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=1.416 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=2.200mA frac=21.24% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 1.855 &lt; C &lt; 2.098 </span>
<span class="ansi1 ansi36"> T=0.492 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=1.838 V=3.083 FL=[]
</span><span class="ansi1 ansi36"> T=2.173 V=3.063 FL=[]
</span><span class="ansi1 ansi36"> T=2.500 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=2.836 V=3.025 FL=[]
</span><span class="ansi1 ansi36"> T=3.181 V=3.006 FL=[]
</span><span class="ansi1 ansi36"> T=3.525 V=2.988 FL=[]
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=1.900mA frac=17.63% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.241 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.264 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.309 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.331 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=2.717 V=3.373 FL=[]
</span><span class="ansi1 ansi36"> T=3.044 V=3.393 FL=[]
</span><span class="ansi1 ansi36"> T=3.371 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=2.038mA frac=16.86% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.189 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.171 FL=[]
</span><span class="ansi1 ansi36"> T=2.244 V=3.156 FL=[]
</span><span class="ansi1 ansi36"> T=2.579 V=3.151 FL=[]
</span><span class="ansi1 ansi36"> T=2.923 V=3.145 FL=[]
</span><span class="ansi1 ansi36"> T=3.259 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=3.586 V=3.135 FL=[]
</span><span class="ansi1 ansi36"> T=3.922 V=3.130 FL=[]
</span><span class="ansi1 ansi36"> T=4.249 V=3.125 FL=[]
</span><span class="ansi1 ansi36"> T=4.576 V=3.120 FL=[]
</span><span class="ansi1 ansi36"> T=4.903 V=3.115 FL=[]
</span><span class="ansi1 ansi36"> T=5.230 V=3.111 FL=[]
</span><span class="ansi1 ansi36"> T=5.558 V=3.106 FL=[]
</span><span class="ansi1 ansi36"> T=5.884 V=3.102 FL=[]
</span><span class="ansi1 ansi36"> T=6.209 V=3.097 FL=[]
</span><span class="ansi1 ansi36"> T=6.537 V=3.093 FL=[]
</span><span class="ansi1 ansi36"> T=6.875 V=3.089 FL=[]
</span><span class="ansi1 ansi36"> T=7.201 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=7.528 V=3.081 FL=[]
</span><span class="ansi1 ansi36"> T=7.855 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=8.183 V=3.073 FL=[]
</span><span class="ansi1 ansi36"> T=8.509 V=3.069 FL=[]
</span><span class="ansi1 ansi36"> T=8.836 V=3.065 FL=[]
</span><span class="ansi1 ansi36"> T=9.162 V=3.062 FL=[]
</span><span class="ansi1 ansi36"> T=9.489 V=3.058 FL=[]
</span><span class="ansi1 ansi36"> T=9.817 V=3.054 FL=[]
</span><span class="ansi1 ansi36"> T=10.143 V=3.051 FL=[]
</span><span class="ansi1 ansi36"> T=10.470 V=3.047 FL=[]
</span><span class="ansi1 ansi36"> T=10.798 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=11.124 V=3.040 FL=[]
</span><span class="ansi1 ansi36"> T=11.449 V=3.037 FL=[]
</span><span class="ansi1 ansi36"> T=11.777 V=3.033 FL=[]
</span><span class="ansi1 ansi36"> T=12.112 V=3.030 FL=[]
</span><span class="ansi1 ansi36"> T=12.440 V=3.027 FL=[]
</span><span class="ansi1 ansi36"> T=12.776 V=3.024 FL=[]
</span><span class="ansi1 ansi36"> T=13.112 V=3.020 FL=[]
</span><span class="ansi1 ansi36"> T=13.448 V=3.017 FL=[]
</span><span class="ansi1 ansi36"> T=13.783 V=3.014 FL=[]
</span><span class="ansi1 ansi36"> T=14.118 V=3.011 FL=[]
</span><span class="ansi1 ansi36"> T=14.445 V=3.008 FL=[]
</span><span class="ansi1 ansi36"> T=14.781 V=3.005 FL=[]
</span><span class="ansi1 ansi36"> T=15.117 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=15.452 V=3.000 FL=[]
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=1.946mA frac=77.26% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.422 V=3.206 FL=[]
</span><span class="ansi1 ansi36"> T=0.749 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=1.076 V=3.223 FL=[]
</span><span class="ansi1 ansi36"> T=1.404 V=3.232 FL=[]
</span><span class="ansi1 ansi36"> T=1.731 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=2.059 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=2.386 V=3.256 FL=[]
</span><span class="ansi1 ansi36"> T=2.714 V=3.264 FL=[]
</span><span class="ansi1 ansi36"> T=3.041 V=3.271 FL=[]
</span><span class="ansi1 ansi36"> T=3.368 V=3.279 FL=[]
</span><span class="ansi1 ansi36"> T=3.694 V=3.286 FL=[]
</span><span class="ansi1 ansi36"> T=4.021 V=3.293 FL=[]
</span><span class="ansi1 ansi36"> T=4.348 V=3.300 FL=[]
</span><span class="ansi1 ansi36"> T=4.674 V=3.307 FL=[]
</span><span class="ansi1 ansi36"> T=5.002 V=3.314 FL=[]
</span><span class="ansi1 ansi36"> T=5.328 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=5.655 V=3.327 FL=[]
</span><span class="ansi1 ansi36"> T=5.982 V=3.333 FL=[]
</span><span class="ansi1 ansi36"> T=6.309 V=3.339 FL=[]
</span><span class="ansi1 ansi36"> T=6.636 V=3.345 FL=[]
</span><span class="ansi1 ansi36"> T=6.963 V=3.351 FL=[]
</span><span class="ansi1 ansi36"> T=7.290 V=3.356 FL=[]
</span><span class="ansi1 ansi36"> T=7.618 V=3.362 FL=[]
</span><span class="ansi1 ansi36"> T=7.945 V=3.368 FL=[]
</span><span class="ansi1 ansi36"> T=8.271 V=3.373 FL=[]
</span><span class="ansi1 ansi36"> T=8.600 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=8.936 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=9.262 V=3.388 FL=[]
</span><span class="ansi1 ansi36"> T=9.587 V=3.393 FL=[]
</span><span class="ansi1 ansi36"> T=9.914 V=3.398 FL=[]
</span><span class="ansi1 ansi36"> T=10.249 V=3.399 FL=[]
</span><span class="ansi1 ansi36"> T=10.577 V=3.399 FL=[]
</span><span class="ansi1 ansi36"> T=10.905 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=1.992mA frac=54.53% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.227 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.266 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.341 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.377 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=2.384 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=2.083mA frac=11.92% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=3.258 FL=[]
</span><span class="ansi1 ansi36"> T=1.078 V=3.291 FL=[]
</span><span class="ansi1 ansi36"> T=1.412 V=3.324 FL=[]
</span><span class="ansi1 ansi36"> T=1.748 V=3.356 FL=[]
</span><span class="ansi1 ansi36"> T=2.067 V=3.386 FL=[]
</span><span class="ansi1 ansi36"> T=2.402 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=2.068mA frac=12.01% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=0.745 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=1.071 V=3.144 FL=[]
</span><span class="ansi1 ansi36"> T=1.398 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=1.727 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=2.054 V=3.099 FL=[]
</span><span class="ansi1 ansi36"> T=2.382 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=2.709 V=3.071 FL=[]
</span><span class="ansi1 ansi36"> T=3.035 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=3.363 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=3.690 V=3.030 FL=[]
</span><span class="ansi1 ansi36"> T=4.018 V=3.017 FL=[]
</span><span class="ansi1 ansi36"> T=4.345 V=3.004 FL=[]
</span><span class="ansi1 ansi36"> T=4.672 V=2.992 FL=[]
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=1.916mA frac=23.36% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.251 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=2.061 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=2.389 V=3.321 FL=[]
</span><span class="ansi1 ansi36"> T=2.716 V=3.338 FL=[]
</span><span class="ansi1 ansi36"> T=3.042 V=3.354 FL=[]
</span><span class="ansi1 ansi36"> T=3.370 V=3.370 FL=[]
</span><span class="ansi1 ansi36"> T=3.697 V=3.385 FL=[]
</span><span class="ansi1 ansi36"> T=4.024 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=2.022mA frac=20.12% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.171 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=1.410 V=3.150 FL=[]
</span><span class="ansi1 ansi36"> T=1.737 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=2.063 V=3.130 FL=[]
</span><span class="ansi1 ansi36"> T=2.392 V=3.120 FL=[]
</span><span class="ansi1 ansi36"> T=2.718 V=3.110 FL=[]
</span><span class="ansi1 ansi36"> T=3.043 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=3.371 V=3.092 FL=[]
</span><span class="ansi1 ansi36"> T=3.698 V=3.083 FL=[]
</span><span class="ansi1 ansi36"> T=4.025 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=4.352 V=3.065 FL=[]
</span><span class="ansi1 ansi36"> T=4.679 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=5.006 V=3.048 FL=[]
</span><span class="ansi1 ansi36"> T=5.342 V=3.040 FL=[]
</span><span class="ansi1 ansi36"> T=5.677 V=3.031 FL=[]
</span><span class="ansi1 ansi36"> T=6.013 V=3.023 FL=[]
</span><span class="ansi1 ansi36"> T=6.349 V=3.015 FL=[]
</span><span class="ansi1 ansi36"> T=6.684 V=3.007 FL=[]
</span><span class="ansi1 ansi36"> T=7.020 V=2.999 FL=[]
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=1.931mA frac=35.10% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.155 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.125 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.095 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.065 FL=[]
</span><span class="ansi1 ansi36"> T=1.736 V=3.036 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.008 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=2.980 FL=[]
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=1.870mA frac=11.95% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.149 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.113 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.078 FL=[]
</span><span class="ansi1 ansi36"> T=1.406 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=1.732 V=3.010 FL=[]
</span><span class="ansi1 ansi36"> T=2.059 V=2.977 FL=[]
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=1.855mA frac=10.29% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.136 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.111 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.086 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.062 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.038 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.015 FL=[]
</span><span class="ansi1 ansi36"> T=2.716 V=2.992 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=1.885mA frac=13.58% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=0.759 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=1.086 V=3.237 FL=[]
</span><span class="ansi1 ansi36"> T=1.413 V=3.250 FL=[]
</span><span class="ansi1 ansi36"> T=1.740 V=3.263 FL=[]
</span><span class="ansi1 ansi36"> T=2.076 V=3.276 FL=[]
</span><span class="ansi1 ansi36"> T=2.402 V=3.289 FL=[]
</span><span class="ansi1 ansi36"> T=2.738 V=3.301 FL=[]
</span><span class="ansi1 ansi36"> T=3.073 V=3.313 FL=[]
</span><span class="ansi1 ansi36"> T=3.400 V=3.325 FL=[]
</span><span class="ansi1 ansi36"> T=3.736 V=3.337 FL=[]
</span><span class="ansi1 ansi36"> T=4.071 V=3.348 FL=[]
</span><span class="ansi1 ansi36"> T=4.407 V=3.359 FL=[]
</span><span class="ansi1 ansi36"> T=4.742 V=3.370 FL=[]
</span><span class="ansi1 ansi36"> T=5.077 V=3.380 FL=[]
</span><span class="ansi1 ansi36"> T=5.396 V=3.390 FL=[]
</span><span class="ansi1 ansi36"> T=5.740 V=3.399 FL=[]
</span><span class="ansi1 ansi36"> T=6.079 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=2.007mA frac=30.40% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.195 FL=[]
</span><span class="ansi1 ansi36"> T=0.743 V=3.194 FL=[]
</span><span class="ansi1 ansi36"> T=1.069 V=3.193 FL=[]
</span><span class="ansi1 ansi36"> T=1.396 V=3.192 FL=[]
</span><span class="ansi1 ansi36"> T=1.722 V=3.191 FL=[]
</span><span class="ansi1 ansi36"> T=2.049 V=3.190 FL=[]
</span><span class="ansi1 ansi36"> T=2.376 V=3.189 FL=[]
</span><span class="ansi1 ansi36"> T=2.704 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=3.031 V=3.187 FL=[]
</span><span class="ansi1 ansi36"> T=3.358 V=3.186 FL=[]
</span><span class="ansi1 ansi36"> T=3.686 V=3.185 FL=[]
</span><span class="ansi1 ansi36"> T=4.013 V=3.184 FL=[]
</span><span class="ansi1 ansi36"> T=4.340 V=3.183 FL=[]
</span><span class="ansi1 ansi36"> T=4.665 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=4.993 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=5.319 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=5.654 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=5.980 V=3.179 FL=[]
</span><span class="ansi1 ansi36"> T=6.307 V=3.178 FL=[]
</span><span class="ansi1 ansi36"> T=6.632 V=3.177 FL=[]
</span><span class="ansi1 ansi36"> T=6.960 V=3.177 FL=[]
</span><span class="ansi1 ansi36"> T=7.287 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=7.615 V=3.175 FL=[]
</span><span class="ansi1 ansi36"> T=7.942 V=3.174 FL=[]
</span><span class="ansi1 ansi36"> T=8.269 V=3.174 FL=[]
</span><span class="ansi1 ansi36"> T=8.597 V=3.173 FL=[]
</span><span class="ansi1 ansi36"> T=8.924 V=3.173 FL=[]
</span><span class="ansi1 ansi36"> T=9.250 V=3.172 FL=[]
</span><span class="ansi1 ansi36"> T=9.578 V=3.171 FL=[]
</span><span class="ansi1 ansi36"> T=9.903 V=3.171 FL=[]
</span><span class="ansi1 ansi36"> T=10.231 V=3.170 FL=[]
</span><span class="ansi1 ansi36"> T=10.558 V=3.169 FL=[]
</span><span class="ansi1 ansi36"> T=10.884 V=3.169 FL=[]
</span><span class="ansi1 ansi36"> T=11.210 V=3.168 FL=[]
</span><span class="ansi1 ansi36"> T=11.537 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=11.863 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=12.191 V=3.166 FL=[]
</span><span class="ansi1 ansi36"> T=12.527 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=12.854 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=13.180 V=3.164 FL=[]
</span><span class="ansi1 ansi36"> T=13.507 V=3.164 FL=[]
</span><span class="ansi1 ansi36"> T=13.834 V=3.163 FL=[]
</span><span class="ansi1 ansi36"> T=14.160 V=3.163 FL=[]
</span><span class="ansi1 ansi36"> T=14.486 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=14.813 V=3.161 FL=[]
</span><span class="ansi1 ansi36"> T=15.141 V=3.161 FL=[]
</span><span class="ansi1 ansi36"> T=15.469 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=15.796 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=16.121 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=16.449 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=16.776 V=3.158 FL=[]
</span><span class="ansi1 ansi36"> T=17.103 V=3.158 FL=[]
</span><span class="ansi1 ansi36"> T=17.429 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=17.757 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=18.091 V=3.156 FL=[]
</span><span class="ansi1 ansi36"> T=18.418 V=3.156 FL=[]
</span><span class="ansi1 ansi36"> T=18.754 V=3.156 FL=[]
</span><span class="ansi1 ansi36"> T=19.080 V=3.155 FL=[]
</span><span class="ansi1 ansi36"> T=19.416 V=3.155 FL=[]
</span><span class="ansi1 ansi36"> T=19.751 V=3.154 FL=[]
</span><span class="ansi1 ansi36"> T=20.077 V=3.154 FL=[]
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=1.961mA frac=100.00% res=INS v=3.15 </span>
<span class="ansi1 ansi36"> T=0.420 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=0.748 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=1.074 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=1.402 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=1.729 V=3.331 FL=[]
</span><span class="ansi1 ansi36"> T=2.058 V=3.357 FL=[]
</span><span class="ansi1 ansi36"> T=2.385 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=3.039 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=2.053mA frac=15.20% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.201 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.205 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.209 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=3.212 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=2.061 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=2.388 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.225 FL=[]
</span><span class="ansi1 ansi36"> T=3.042 V=3.229 FL=[]
</span><span class="ansi1 ansi36"> T=3.368 V=3.232 FL=[]
</span><span class="ansi1 ansi36"> T=3.695 V=3.235 FL=[]
</span><span class="ansi1 ansi36"> T=4.022 V=3.238 FL=[]
</span><span class="ansi1 ansi36"> T=4.350 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=4.677 V=3.243 FL=[]
</span><span class="ansi1 ansi36"> T=5.004 V=3.246 FL=[]
</span><span class="ansi1 ansi36"> T=5.331 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=5.658 V=3.251 FL=[]
</span><span class="ansi1 ansi36"> T=5.984 V=3.254 FL=[]
</span><span class="ansi1 ansi36"> T=6.312 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=6.641 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=6.968 V=3.262 FL=[]
</span><span class="ansi1 ansi36"> T=7.293 V=3.264 FL=[]
</span><span class="ansi1 ansi36"> T=7.621 V=3.266 FL=[]
</span><span class="ansi1 ansi36"> T=7.947 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=8.274 V=3.271 FL=[]
</span><span class="ansi1 ansi36"> T=8.602 V=3.273 FL=[]
</span><span class="ansi1 ansi36"> T=8.928 V=3.275 FL=[]
</span><span class="ansi1 ansi36"> T=9.255 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=9.582 V=3.279 FL=[]
</span><span class="ansi1 ansi36"> T=9.926 V=3.281 FL=[]
</span><span class="ansi1 ansi36"> T=10.252 V=3.283 FL=[]
</span><span class="ansi1 ansi36"> T=10.578 V=3.285 FL=[]
</span><span class="ansi1 ansi36"> T=10.904 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=11.231 V=3.289 FL=[]
</span><span class="ansi1 ansi36"> T=11.558 V=3.291 FL=[]
</span><span class="ansi1 ansi36"> T=11.883 V=3.292 FL=[]
</span><span class="ansi1 ansi36"> T=12.210 V=3.294 FL=[]
</span><span class="ansi1 ansi36"> T=12.536 V=3.296 FL=[]
</span><span class="ansi1 ansi36"> T=12.862 V=3.297 FL=[]
</span><span class="ansi1 ansi36"> T=13.190 V=3.299 FL=[]
</span><span class="ansi1 ansi36"> T=13.518 V=3.300 FL=[]
</span><span class="ansi1 ansi36"> T=13.845 V=3.302 FL=[]
</span><span class="ansi1 ansi36"> T=14.170 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=14.498 V=3.305 FL=[]
</span><span class="ansi1 ansi36"> T=14.825 V=3.306 FL=[]
</span><span class="ansi1 ansi36"> T=15.152 V=3.308 FL=[]
</span><span class="ansi1 ansi36"> T=15.487 V=3.309 FL=[]
</span><span class="ansi1 ansi36"> T=15.854 V=3.311 FL=[]
</span><span class="ansi1 ansi36"> T=16.199 V=3.313 FL=[]
</span><span class="ansi1 ansi36"> T=16.536 V=3.314 FL=[]
</span><span class="ansi1 ansi36"> T=16.871 V=3.315 FL=[]
</span><span class="ansi1 ansi36"> T=17.220 V=3.317 FL=[]
</span><span class="ansi1 ansi36"> T=17.550 V=3.318 FL=[]
</span><span class="ansi1 ansi36"> T=17.875 V=3.319 FL=[]
</span><span class="ansi1 ansi36"> T=18.202 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=18.564 V=3.322 FL=[]
</span><span class="ansi1 ansi36"> T=18.901 V=3.323 FL=[]
</span><span class="ansi1 ansi36"> T=19.236 V=3.324 FL=[]
</span><span class="ansi1 ansi36"> T=19.571 V=3.325 FL=[]
</span><span class="ansi1 ansi36"> T=19.907 V=3.326 FL=[]
</span><span class="ansi1 ansi36"> T=20.259 V=3.327 FL=[]
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=1.977mA frac=100.00% res=INS v=3.33 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 81
/usr/lib/pymodules/python2.7/matplotlib/font_manager.py:1236: UserWarning: findfont: Font family ['Arial'] not found. Falling back to Bitstream Vera Sans
  (prop.get_family(), self.defaultFamily[fontext]))
/usr/lib/pymodules/python2.7/matplotlib/font_manager.py:1246: UserWarning: findfont: Could not match :family=Bitstream Vera Sans:style=normal:variant=normal:weight=normal:stretch=normal:size=18.0. Returning /usr/share/matplotlib/mpl-data/fonts/ttf/cmb10.ttf
  UserWarning)
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   396  100   129  100   267    208    432 --:--:-- --:--:-- --:--:--   432
<span class="ansi1 ansi33 ansi43">Running application: LICENSE</span>
skipping LICENSE
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_sleep</span>
Found app:  explicit_lpm_sleep
<span class="ansi1 ansi32">Building application "explicit_lpm_sleep" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/rtt_stdio
"make" -C /srv/riot/sys/xtimer
   text	   data	    bss	    dec	    hex	filename
   8612	    184	   3128	  11924	   2e94	/srv/apps/explicit_lpm_sleep/bin/hamilton/explicit_lpm_sleep.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_sleep/bin/hamilton/ /srv/apps/explicit_lpm_sleep/bin/hamilton/explicit_lpm_sleep.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_sleep/bin/hamilton/explicit_lpm_sleep.bin]...
**************************
WARNING: CPU is running at very low speed (1333 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]020%]020%]045%]045%]050%]050%]070%]070%]095%]095%]095%]100%] Done.
Erasing flash     [000%]000%]100%] Done.
Programming flash [000%]000%]100%] Done.
Verifying flash   [000%]000%]100%] Done.
J-Link: Flash download: Flash programming performed for 1 range (256 bytes)
J-Link: Flash download: Total time needed: 0.479s (Prepare: 0.108s, Compare: 0.350s, Erase: 0.009s, Program: 0.003s, Verify: 0.000s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 82
<span class="ansi1 ansi36"> T=0.418 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=20.90% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.412 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=20.61% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=20.80% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=21.39% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.316 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=37.55% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.545 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=2.000mA frac=21.24% res=LOW v=2.54 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 1.800 &lt; C &lt; 4.400 </span>
<span class="ansi1 ansi36"> T=0.426 V=2.455 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.800mA frac=14.90% res=LOW v=2.45 </span>
<span class="ansi1 ansi36"> T=0.400 V=2.567 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=1.963mA frac=14.01% res=LOW v=2.57 </span>
<span class="ansi1 ansi36"> T=0.415 V=2.614 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=2.125mA frac=14.53% res=LOW v=2.61 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.671 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=2.288mA frac=14.83% res=LOW v=2.67 </span>
<span class="ansi1 ansi36"> T=0.426 V=2.740 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=2.450mA frac=14.90% res=LOW v=2.74 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.811 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=2.612mA frac=14.83% res=LOW v=2.81 </span>
<span class="ansi1 ansi36"> T=0.432 V=2.876 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=2.775mA frac=15.11% res=LOW v=2.88 </span>
<span class="ansi1 ansi36"> T=0.435 V=2.946 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=2.937mA frac=15.21% res=LOW v=2.95 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.025 FL=[]
</span><span class="ansi1 ansi36"> T=0.742 V=2.896 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.100mA frac=25.98% res=LOW v=2.90 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.092 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.016 FL=[]
</span><span class="ansi1 ansi36"> T=1.078 V=2.940 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.262mA frac=37.73% res=LOW v=2.94 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.138 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.069 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.046 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.024 FL=[]
</span><span class="ansi1 ansi36"> T=2.717 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=3.045 V=2.982 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.425mA frac=100.00% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=1.406 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.331 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.357 FL=[]
</span><span class="ansi1 ansi36"> T=2.396 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=2.723 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=3.056 V=3.400 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.587mA frac=100.00% res=INS v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=0.764 V=3.343 FL=[]
</span><span class="ansi1 ansi36"> T=1.100 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=3.750mA frac=38.49% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.409 V=3.293 FL=[]
</span><span class="ansi1 ansi36"> T=0.737 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=3.912mA frac=25.81% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.440 V=3.339 FL=[]
</span><span class="ansi1 ansi36"> T=0.793 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=4.075mA frac=27.75% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.403 V=3.366 FL=[]
</span><span class="ansi1 ansi36"> T=0.748 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=4.237mA frac=26.18% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 3.262 &lt; C &lt; 3.912 </span>
<span class="ansi1 ansi36"> T=4.524 V=2.228 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=3.262mA frac=67.87% res=LOW v=2.23 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.116 FL=[]
</span><span class="ansi1 ansi36"> T=0.750 V=3.056 FL=[]
</span><span class="ansi1 ansi36"> T=1.078 V=2.998 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=3.317mA frac=16.17% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.139 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.098 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.017 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=2.978 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=3.371mA frac=26.03% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=0.765 V=3.138 FL=[]
</span><span class="ansi1 ansi36"> T=1.101 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=1.427 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=1.754 V=3.068 FL=[]
</span><span class="ansi1 ansi36"> T=2.089 V=3.045 FL=[]
</span><span class="ansi1 ansi36"> T=2.417 V=3.023 FL=[]
</span><span class="ansi1 ansi36"> T=2.753 V=3.001 FL=[]
</span><span class="ansi1 ansi36"> T=3.088 V=2.980 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=3.425mA frac=46.32% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.417 V=3.186 FL=[]
</span><span class="ansi1 ansi36"> T=0.744 V=3.179 FL=[]
</span><span class="ansi1 ansi36"> T=1.070 V=3.173 FL=[]
</span><span class="ansi1 ansi36"> T=1.396 V=3.166 FL=[]
</span><span class="ansi1 ansi36"> T=1.724 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=2.051 V=3.154 FL=[]
</span><span class="ansi1 ansi36"> T=2.379 V=3.148 FL=[]
</span><span class="ansi1 ansi36"> T=2.705 V=3.142 FL=[]
</span><span class="ansi1 ansi36"> T=3.032 V=3.136 FL=[]
</span><span class="ansi1 ansi36"> T=3.359 V=3.130 FL=[]
</span><span class="ansi1 ansi36"> T=3.687 V=3.125 FL=[]
</span><span class="ansi1 ansi36"> T=4.014 V=3.119 FL=[]
</span><span class="ansi1 ansi36"> T=4.341 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=4.668 V=3.109 FL=[]
</span><span class="ansi1 ansi36"> T=4.996 V=3.104 FL=[]
</span><span class="ansi1 ansi36"> T=5.323 V=3.099 FL=[]
</span><span class="ansi1 ansi36"> T=5.650 V=3.095 FL=[]
</span><span class="ansi1 ansi36"> T=5.977 V=3.090 FL=[]
</span><span class="ansi1 ansi36"> T=6.304 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=6.632 V=3.081 FL=[]
</span><span class="ansi1 ansi36"> T=6.958 V=3.076 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=3.479mA frac=100.00% res=INS v=3.08 </span>
<span class="ansi1 ansi36"> T=0.422 V=3.208 FL=[]
</span><span class="ansi1 ansi36"> T=0.749 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=1.076 V=3.230 FL=[]
</span><span class="ansi1 ansi36"> T=1.404 V=3.241 FL=[]
</span><span class="ansi1 ansi36"> T=1.731 V=3.251 FL=[]
</span><span class="ansi1 ansi36"> T=2.059 V=3.261 FL=[]
</span><span class="ansi1 ansi36"> T=2.386 V=3.272 FL=[]
</span><span class="ansi1 ansi36"> T=2.713 V=3.282 FL=[]
</span><span class="ansi1 ansi36"> T=3.040 V=3.291 FL=[]
</span><span class="ansi1 ansi36"> T=3.368 V=3.300 FL=[]
</span><span class="ansi1 ansi36"> T=3.694 V=3.310 FL=[]
</span><span class="ansi1 ansi36"> T=4.021 V=3.318 FL=[]
</span><span class="ansi1 ansi36"> T=4.347 V=3.327 FL=[]
</span><span class="ansi1 ansi36"> T=4.674 V=3.336 FL=[]
</span><span class="ansi1 ansi36"> T=5.001 V=3.344 FL=[]
</span><span class="ansi1 ansi36"> T=5.327 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=5.655 V=3.360 FL=[]
</span><span class="ansi1 ansi36"> T=5.982 V=3.368 FL=[]
</span><span class="ansi1 ansi36"> T=6.311 V=3.376 FL=[]
</span><span class="ansi1 ansi36"> T=6.637 V=3.384 FL=[]
</span><span class="ansi1 ansi36"> T=6.964 V=3.391 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=3.533mA frac=100.00% res=INS v=3.39 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.250 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.279 FL=[]
</span><span class="ansi1 ansi36"> T=1.417 V=3.307 FL=[]
</span><span class="ansi1 ansi36"> T=1.744 V=3.334 FL=[]
</span><span class="ansi1 ansi36"> T=2.070 V=3.361 FL=[]
</span><span class="ansi1 ansi36"> T=2.397 V=3.387 FL=[]
</span><span class="ansi1 ansi36"> T=2.725 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=3.053 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=3.379 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=3.707 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.034 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.354 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.689 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=3.587mA frac=70.34% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.419 V=3.232 FL=[]
</span><span class="ansi1 ansi36"> T=0.748 V=3.279 FL=[]
</span><span class="ansi1 ansi36"> T=1.074 V=3.324 FL=[]
</span><span class="ansi1 ansi36"> T=1.401 V=3.368 FL=[]
</span><span class="ansi1 ansi36"> T=1.729 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=2.056 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=3.642mA frac=30.83% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.245 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.309 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=1.415 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=1.736 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=3.696mA frac=26.04% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.341 FL=[]
</span><span class="ansi1 ansi36"> T=1.085 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=3.750mA frac=16.27% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.271 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.370 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=3.804mA frac=16.23% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.431 V=3.283 FL=[]
</span><span class="ansi1 ansi36"> T=0.759 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=3.858mA frac=11.38% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 3.344 &lt; C &lt; 3.669 </span>
<span class="ansi1 ansi36"> T=0.415 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=0.742 V=3.236 FL=[]
</span><span class="ansi1 ansi36"> T=1.068 V=3.258 FL=[]
</span><span class="ansi1 ansi36"> T=1.395 V=3.279 FL=[]
</span><span class="ansi1 ansi36"> T=1.723 V=3.299 FL=[]
</span><span class="ansi1 ansi36"> T=2.050 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=2.377 V=3.339 FL=[]
</span><span class="ansi1 ansi36"> T=2.704 V=3.359 FL=[]
</span><span class="ansi1 ansi36"> T=3.039 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=3.366 V=3.396 FL=[]
</span><span class="ansi1 ansi36"> T=3.694 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.021 V=3.400 FL=[]
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=3.567mA frac=20.11% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.179 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.168 FL=[]
</span><span class="ansi1 ansi36"> T=1.077 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=1.404 V=3.146 FL=[]
</span><span class="ansi1 ansi36"> T=1.731 V=3.135 FL=[]
</span><span class="ansi1 ansi36"> T=2.067 V=3.125 FL=[]
</span><span class="ansi1 ansi36"> T=2.396 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=2.723 V=3.104 FL=[]
</span><span class="ansi1 ansi36"> T=3.050 V=3.094 FL=[]
</span><span class="ansi1 ansi36"> T=3.377 V=3.084 FL=[]
</span><span class="ansi1 ansi36"> T=3.704 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=4.031 V=3.065 FL=[]
</span><span class="ansi1 ansi36"> T=4.359 V=3.055 FL=[]
</span><span class="ansi1 ansi36"> T=4.687 V=3.046 FL=[]
</span><span class="ansi1 ansi36"> T=5.013 V=3.037 FL=[]
</span><span class="ansi1 ansi36"> T=5.341 V=3.028 FL=[]
</span><span class="ansi1 ansi36"> T=5.668 V=3.020 FL=[]
</span><span class="ansi1 ansi36"> T=5.995 V=3.011 FL=[]
</span><span class="ansi1 ansi36"> T=6.322 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=6.649 V=2.995 FL=[]
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=3.466mA frac=33.25% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=3.225 FL=[]
</span><span class="ansi1 ansi36"> T=1.087 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=1.414 V=3.254 FL=[]
</span><span class="ansi1 ansi36"> T=1.741 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=2.068 V=3.282 FL=[]
</span><span class="ansi1 ansi36"> T=2.396 V=3.295 FL=[]
</span><span class="ansi1 ansi36"> T=2.723 V=3.308 FL=[]
</span><span class="ansi1 ansi36"> T=3.059 V=3.322 FL=[]
</span><span class="ansi1 ansi36"> T=3.385 V=3.334 FL=[]
</span><span class="ansi1 ansi36"> T=3.714 V=3.347 FL=[]
</span><span class="ansi1 ansi36"> T=4.040 V=3.359 FL=[]
</span><span class="ansi1 ansi36"> T=4.368 V=3.371 FL=[]
</span><span class="ansi1 ansi36"> T=4.694 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=5.021 V=3.394 FL=[]
</span><span class="ansi1 ansi36"> T=5.348 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=5.683 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=3.547mA frac=28.41% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.414 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=0.742 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=1.069 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=1.396 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=1.724 V=3.331 FL=[]
</span><span class="ansi1 ansi36"> T=2.051 V=3.357 FL=[]
</span><span class="ansi1 ansi36"> T=2.378 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=2.705 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=3.587mA frac=13.53% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.137 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.090 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.067 FL=[]
</span><span class="ansi1 ansi36"> T=2.060 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=2.388 V=3.022 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.000 FL=[]
</span><span class="ansi1 ansi36"> T=3.043 V=2.979 FL=[]
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=3.425mA frac=15.21% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.235 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.283 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.331 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.377 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=3.648mA frac=8.67% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.436 V=3.197 FL=[]
</span><span class="ansi1 ansi36"> T=0.771 V=3.199 FL=[]
</span><span class="ansi1 ansi36"> T=1.877 V=3.206 FL=[]
</span><span class="ansi1 ansi36"> T=2.219 V=3.208 FL=[]
</span><span class="ansi1 ansi36"> T=2.563 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=2.900 V=3.212 FL=[]
</span><span class="ansi1 ansi36"> T=3.234 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=3.572 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=3.907 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=4.244 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=4.569 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=4.896 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=5.224 V=3.223 FL=[]
</span><span class="ansi1 ansi36"> T=5.560 V=3.225 FL=[]
</span><span class="ansi1 ansi36"> T=5.904 V=3.226 FL=[]
</span><span class="ansi1 ansi36"> T=6.248 V=3.228 FL=[]
</span><span class="ansi1 ansi36"> T=7.357 V=3.232 FL=[]
</span><span class="ansi1 ansi36"> T=8.730 V=3.237 FL=[]
</span><span class="ansi1 ansi36"> T=9.064 V=3.239 FL=[]
</span><span class="ansi1 ansi36"> T=9.401 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=9.727 V=3.241 FL=[]
</span><span class="ansi1 ansi36"> T=10.054 V=3.242 FL=[]
</span><span class="ansi1 ansi36"> T=10.381 V=3.243 FL=[]
</span><span class="ansi1 ansi36"> T=10.709 V=3.244 FL=[]
</span><span class="ansi1 ansi36"> T=11.035 V=3.246 FL=[]
</span><span class="ansi1 ansi36"> T=11.363 V=3.247 FL=[]
</span><span class="ansi1 ansi36"> T=11.690 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=12.019 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=12.346 V=3.250 FL=[]
</span><span class="ansi1 ansi36"> T=12.672 V=3.251 FL=[]
</span><span class="ansi1 ansi36"> T=13.000 V=3.252 FL=[]
</span><span class="ansi1 ansi36"> T=13.326 V=3.253 FL=[]
</span><span class="ansi1 ansi36"> T=13.652 V=3.254 FL=[]
</span><span class="ansi1 ansi36"> T=13.978 V=3.254 FL=[]
</span><span class="ansi1 ansi36"> T=14.306 V=3.255 FL=[]
</span><span class="ansi1 ansi36"> T=14.632 V=3.256 FL=[]
</span><span class="ansi1 ansi36"> T=14.959 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=15.310 V=3.258 FL=[]
</span><span class="ansi1 ansi36"> T=15.637 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=15.964 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=16.290 V=3.260 FL=[]
</span><span class="ansi1 ansi36"> T=16.617 V=3.261 FL=[]
</span><span class="ansi1 ansi36"> T=16.943 V=3.262 FL=[]
</span><span class="ansi1 ansi36"> T=17.271 V=3.263 FL=[]
</span><span class="ansi1 ansi36"> T=17.597 V=3.264 FL=[]
</span><span class="ansi1 ansi36"> T=18.129 V=3.265 FL=[]
</span><span class="ansi1 ansi36"> T=18.733 V=3.267 FL=[]
</span><span class="ansi1 ansi36"> T=19.061 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=19.387 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=19.714 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=20.040 V=3.270 FL=[]
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=3.506mA frac=100.00% res=INS v=3.27 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.206 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=1.415 V=3.232 FL=[]
</span><span class="ansi1 ansi36"> T=1.742 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=2.078 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=2.413 V=3.255 FL=[]
</span><span class="ansi1 ansi36"> T=2.731 V=3.263 FL=[]
</span><span class="ansi1 ansi36"> T=3.052 V=3.270 FL=[]
</span><span class="ansi1 ansi36"> T=3.387 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=3.723 V=3.284 FL=[]
</span><span class="ansi1 ansi36"> T=4.058 V=3.291 FL=[]
</span><span class="ansi1 ansi36"> T=4.377 V=3.297 FL=[]
</span><span class="ansi1 ansi36"> T=4.705 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=5.031 V=3.311 FL=[]
</span><span class="ansi1 ansi36"> T=5.350 V=3.317 FL=[]
</span><span class="ansi1 ansi36"> T=5.678 V=3.323 FL=[]
</span><span class="ansi1 ansi36"> T=6.003 V=3.329 FL=[]
</span><span class="ansi1 ansi36"> T=6.330 V=3.335 FL=[]
</span><span class="ansi1 ansi36"> T=6.656 V=3.341 FL=[]
</span><span class="ansi1 ansi36"> T=6.983 V=3.346 FL=[]
</span><span class="ansi1 ansi36"> T=7.311 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=7.638 V=3.357 FL=[]
</span><span class="ansi1 ansi36"> T=7.965 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=8.292 V=3.368 FL=[]
</span><span class="ansi1 ansi36"> T=8.620 V=3.374 FL=[]
</span><span class="ansi1 ansi36"> T=8.947 V=3.379 FL=[]
</span><span class="ansi1 ansi36"> T=9.272 V=3.384 FL=[]
</span><span class="ansi1 ansi36"> T=9.601 V=3.389 FL=[]
</span><span class="ansi1 ansi36"> T=9.928 V=3.394 FL=[]
</span><span class="ansi1 ansi36"> T=10.255 V=3.398 FL=[]
</span><span class="ansi1 ansi36"> T=10.581 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=10.909 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=11.234 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=11.568 V=3.399 FL=[]
</span><span class="ansi1 ansi36"> T=11.896 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=12.230 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=3.527mA frac=61.15% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.153 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.122 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.061 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.032 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=2.397 V=2.974 FL=[]
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=3.405mA frac=11.99% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.225 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.260 FL=[]
</span><span class="ansi1 ansi36"> T=1.076 V=3.294 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=3.328 FL=[]
</span><span class="ansi1 ansi36"> T=1.731 V=3.360 FL=[]
</span><span class="ansi1 ansi36"> T=2.059 V=3.392 FL=[]
</span><span class="ansi1 ansi36"> T=2.386 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=2.722 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=3.048 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=3.608mA frac=15.24% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.183 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.179 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.174 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.170 FL=[]
</span><span class="ansi1 ansi36"> T=2.056 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=2.391 V=3.161 FL=[]
</span><span class="ansi1 ansi36"> T=2.726 V=3.156 FL=[]
</span><span class="ansi1 ansi36"> T=3.061 V=3.152 FL=[]
</span><span class="ansi1 ansi36"> T=3.396 V=3.148 FL=[]
</span><span class="ansi1 ansi36"> T=3.722 V=3.144 FL=[]
</span><span class="ansi1 ansi36"> T=4.042 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=4.368 V=3.136 FL=[]
</span><span class="ansi1 ansi36"> T=4.694 V=3.132 FL=[]
</span><span class="ansi1 ansi36"> T=5.014 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=5.341 V=3.125 FL=[]
</span><span class="ansi1 ansi36"> T=5.668 V=3.121 FL=[]
</span><span class="ansi1 ansi36"> T=5.995 V=3.118 FL=[]
</span><span class="ansi1 ansi36"> T=6.315 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=6.642 V=3.111 FL=[]
</span><span class="ansi1 ansi36"> T=6.969 V=3.108 FL=[]
</span><span class="ansi1 ansi36"> T=7.296 V=3.104 FL=[]
</span><span class="ansi1 ansi36"> T=7.623 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=7.950 V=3.098 FL=[]
</span><span class="ansi1 ansi36"> T=8.278 V=3.095 FL=[]
</span><span class="ansi1 ansi36"> T=8.605 V=3.092 FL=[]
</span><span class="ansi1 ansi36"> T=8.931 V=3.089 FL=[]
</span><span class="ansi1 ansi36"> T=9.259 V=3.086 FL=[]
</span><span class="ansi1 ansi36"> T=9.586 V=3.083 FL=[]
</span><span class="ansi1 ansi36"> T=9.913 V=3.080 FL=[]
</span><span class="ansi1 ansi36"> T=10.240 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=10.566 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=10.893 V=3.072 FL=[]
</span><span class="ansi1 ansi36"> T=11.220 V=3.069 FL=[]
</span><span class="ansi1 ansi36"> T=11.545 V=3.067 FL=[]
</span><span class="ansi1 ansi36"> T=11.874 V=3.065 FL=[]
</span><span class="ansi1 ansi36"> T=12.200 V=3.062 FL=[]
</span><span class="ansi1 ansi36"> T=12.527 V=3.060 FL=[]
</span><span class="ansi1 ansi36"> T=12.854 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=13.182 V=3.055 FL=[]
</span><span class="ansi1 ansi36"> T=13.509 V=3.053 FL=[]
</span><span class="ansi1 ansi36"> T=13.835 V=3.051 FL=[]
</span><span class="ansi1 ansi36"> T=14.162 V=3.049 FL=[]
</span><span class="ansi1 ansi36"> T=14.489 V=3.047 FL=[]
</span><span class="ansi1 ansi36"> T=14.817 V=3.045 FL=[]
</span><span class="ansi1 ansi36"> T=15.143 V=3.043 FL=[]
</span><span class="ansi1 ansi36"> T=15.471 V=3.041 FL=[]
</span><span class="ansi1 ansi36"> T=15.798 V=3.039 FL=[]
</span><span class="ansi1 ansi36"> T=16.125 V=3.038 FL=[]
</span><span class="ansi1 ansi36"> T=16.452 V=3.036 FL=[]
</span><span class="ansi1 ansi36"> T=16.780 V=3.034 FL=[]
</span><span class="ansi1 ansi36"> T=17.107 V=3.033 FL=[]
</span><span class="ansi1 ansi36"> T=17.434 V=3.031 FL=[]
</span><span class="ansi1 ansi36"> T=17.759 V=3.029 FL=[]
</span><span class="ansi1 ansi36"> T=18.087 V=3.027 FL=[]
</span><span class="ansi1 ansi36"> T=18.414 V=3.026 FL=[]
</span><span class="ansi1 ansi36"> T=18.741 V=3.024 FL=[]
</span><span class="ansi1 ansi36"> T=19.067 V=3.022 FL=[]
</span><span class="ansi1 ansi36"> T=19.394 V=3.021 FL=[]
</span><span class="ansi1 ansi36"> T=19.719 V=3.019 FL=[]
</span><span class="ansi1 ansi36"> T=20.047 V=3.017 FL=[]
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=3.486mA frac=100.00% res=INS v=3.02 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.171 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.153 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.136 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.119 FL=[]
</span><span class="ansi1 ansi36"> T=1.736 V=3.103 FL=[]
</span><span class="ansi1 ansi36"> T=2.064 V=3.086 FL=[]
</span><span class="ansi1 ansi36"> T=2.392 V=3.071 FL=[]
</span><span class="ansi1 ansi36"> T=2.720 V=3.055 FL=[]
</span><span class="ansi1 ansi36"> T=3.055 V=3.040 FL=[]
</span><span class="ansi1 ansi36"> T=3.382 V=3.025 FL=[]
</span><span class="ansi1 ansi36"> T=3.717 V=3.009 FL=[]
</span><span class="ansi1 ansi36"> T=4.045 V=2.995 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=3.445mA frac=20.22% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.415 V=3.137 FL=[]
</span><span class="ansi1 ansi36"> T=0.740 V=3.093 FL=[]
</span><span class="ansi1 ansi36"> T=1.068 V=3.050 FL=[]
</span><span class="ansi1 ansi36"> T=1.396 V=3.008 FL=[]
</span><span class="ansi1 ansi36"> T=1.724 V=2.966 FL=[]
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=3.364mA frac=8.62% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.127 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=1.078 V=3.028 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=2.979 FL=[]
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=3.344mA frac=7.03% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.230 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.273 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.313 FL=[]
</span><span class="ansi1 ansi36"> T=1.416 V=3.355 FL=[]
</span><span class="ansi1 ansi36"> T=1.743 V=3.394 FL=[]
</span><span class="ansi1 ansi36"> T=2.070 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=3.628mA frac=10.35% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.431 V=3.144 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.106 FL=[]
</span><span class="ansi1 ansi36"> T=1.085 V=3.070 FL=[]
</span><span class="ansi1 ansi36"> T=1.412 V=3.034 FL=[]
</span><span class="ansi1 ansi36"> T=1.740 V=2.998 FL=[]
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=3.384mA frac=8.70% res=LOW v=3.00 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 82
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   388  100   125  100   263    256    539 --:--:-- --:--:-- --:--:--   538100   388  100   125  100   263    256    539 --:--:-- --:--:-- --:--:--   538
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_on</span>
Found app:  explicit_lpm_on
<span class="ansi1 ansi32">Building application "explicit_lpm_on" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/rtt_stdio
"make" -C /srv/riot/sys/xtimer
   text	   data	    bss	    dec	    hex	filename
   8612	    184	   3128	  11924	   2e94	/srv/apps/explicit_lpm_on/bin/hamilton/explicit_lpm_on.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_on/bin/hamilton/ /srv/apps/explicit_lpm_on/bin/hamilton/explicit_lpm_on.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_on/bin/hamilton/explicit_lpm_on.bin]...
**************************
WARNING: CPU is running at very low speed (1329 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]020%]020%]045%]045%]050%]050%]070%]070%]095%]095%]095%]100%] Done.
Erasing flash     [000%]000%]100%] Done.
Programming flash [000%]000%]100%] Done.
Verifying flash   [000%]000%]100%] Done.
J-Link: Flash download: Flash programming performed for 1 range (256 bytes)
J-Link: Flash download: Total time needed: 0.478s (Prepare: 0.108s, Compare: 0.348s, Erase: 0.009s, Program: 0.003s, Verify: 0.000s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 83
<span class="ansi1 ansi36"> T=0.412 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=20.61% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.412 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=20.61% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.414 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=20.70% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.506 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=21.34% res=LOW v=2.51 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 7.200 &lt; C &lt; 17.600 </span>
<span class="ansi1 ansi36"> T=0.432 V=2.148 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=7.200mA frac=15.11% res=LOW v=2.15 </span>
<span class="ansi1 ansi36"> T=0.420 V=2.456 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=7.850mA frac=14.70% res=LOW v=2.46 </span>
<span class="ansi1 ansi36"> T=0.435 V=2.711 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=8.500mA frac=15.21% res=LOW v=2.71 </span>
<span class="ansi1 ansi36"> T=1.632 V=2.540 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=9.150mA frac=57.11% res=LOW v=2.54 </span>
<span class="ansi1 ansi36"> T=0.434 V=3.247 FL=[]
</span><span class="ansi1 ansi36"> T=0.770 V=3.308 FL=[]
</span><span class="ansi1 ansi36"> T=1.096 V=3.364 FL=[]
</span><span class="ansi1 ansi36"> T=1.434 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=9.800mA frac=50.18% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.444 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=10.450mA frac=15.55% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=11.100mA frac=14.80% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=11.750mA frac=14.80% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.404 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=12.400mA frac=14.15% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.415 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=13.050mA frac=14.53% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=13.700mA frac=14.56% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.413 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=14.350mA frac=14.46% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.411 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=15.000mA frac=14.39% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=15.650mA frac=15.00% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.413 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=16.300mA frac=14.46% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.414 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=16.950mA frac=14.49% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 8.825 &lt; C &lt; 10.125 </span>
<span class="ansi1 ansi36"> T=0.429 V=2.855 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=8.825mA frac=6.43% res=LOW v=2.85 </span>
<span class="ansi1 ansi36"> T=0.422 V=2.905 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=8.933mA frac=6.33% res=LOW v=2.90 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.950 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=9.042mA frac=6.36% res=LOW v=2.95 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.991 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=9.150mA frac=6.36% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.038 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=2.931 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=9.258mA frac=11.40% res=LOW v=2.93 </span>
<span class="ansi1 ansi36"> T=0.409 V=3.089 FL=[]
</span><span class="ansi1 ansi36"> T=0.727 V=3.020 FL=[]
</span><span class="ansi1 ansi36"> T=1.054 V=2.953 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=9.367mA frac=15.81% res=LOW v=2.95 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.131 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.093 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.023 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=2.991 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=9.475mA frac=26.02% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.175 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=1.103 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=1.438 V=3.152 FL=[]
</span><span class="ansi1 ansi36"> T=1.766 V=3.145 FL=[]
</span><span class="ansi1 ansi36"> T=2.092 V=3.138 FL=[]
</span><span class="ansi1 ansi36"> T=2.420 V=3.132 FL=[]
</span><span class="ansi1 ansi36"> T=2.747 V=3.128 FL=[]
</span><span class="ansi1 ansi36"> T=3.074 V=3.124 FL=[]
</span><span class="ansi1 ansi36"> T=3.402 V=3.121 FL=[]
</span><span class="ansi1 ansi36"> T=3.729 V=3.117 FL=[]
</span><span class="ansi1 ansi36"> T=4.057 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=4.384 V=3.111 FL=[]
</span><span class="ansi1 ansi36"> T=4.710 V=3.108 FL=[]
</span><span class="ansi1 ansi36"> T=5.037 V=3.105 FL=[]
</span><span class="ansi1 ansi36"> T=5.365 V=3.102 FL=[]
</span><span class="ansi1 ansi36"> T=5.691 V=3.100 FL=[]
</span><span class="ansi1 ansi36"> T=6.019 V=3.097 FL=[]
</span><span class="ansi1 ansi36"> T=6.346 V=3.095 FL=[]
</span><span class="ansi1 ansi36"> T=6.674 V=3.092 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=9.583mA frac=100.00% res=INS v=3.09 </span>
<span class="ansi1 ansi36"> T=0.432 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.244 FL=[]
</span><span class="ansi1 ansi36"> T=1.085 V=3.267 FL=[]
</span><span class="ansi1 ansi36"> T=1.412 V=3.289 FL=[]
</span><span class="ansi1 ansi36"> T=1.740 V=3.309 FL=[]
</span><span class="ansi1 ansi36"> T=2.075 V=3.328 FL=[]
</span><span class="ansi1 ansi36"> T=2.403 V=3.345 FL=[]
</span><span class="ansi1 ansi36"> T=2.730 V=3.362 FL=[]
</span><span class="ansi1 ansi36"> T=3.064 V=3.377 FL=[]
</span><span class="ansi1 ansi36"> T=3.393 V=3.390 FL=[]
</span><span class="ansi1 ansi36"> T=3.720 V=3.400 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=9.692mA frac=55.80% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.244 FL=[]
</span><span class="ansi1 ansi36"> T=0.766 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=1.102 V=3.358 FL=[]
</span><span class="ansi1 ansi36"> T=1.438 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=9.800mA frac=21.58% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.655 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=0.991 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=1.318 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=9.908mA frac=19.78% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.293 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=10.017mA frac=11.26% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 9.367 &lt; C &lt; 9.800 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.164 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.148 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.134 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.120 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.108 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.096 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.084 FL=[]
</span><span class="ansi1 ansi36"> T=2.717 V=3.073 FL=[]
</span><span class="ansi1 ansi36"> T=3.043 V=3.062 FL=[]
</span><span class="ansi1 ansi36"> T=3.370 V=3.052 FL=[]
</span><span class="ansi1 ansi36"> T=3.714 V=3.043 FL=[]
</span><span class="ansi1 ansi36"> T=4.049 V=3.033 FL=[]
</span><span class="ansi1 ansi36"> T=4.377 V=3.025 FL=[]
</span><span class="ansi1 ansi36"> T=4.704 V=3.017 FL=[]
</span><span class="ansi1 ansi36"> T=5.031 V=3.010 FL=[]
</span><span class="ansi1 ansi36"> T=5.358 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=5.686 V=2.997 FL=[]
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=9.556mA frac=28.43% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=0.761 V=3.243 FL=[]
</span><span class="ansi1 ansi36"> T=1.096 V=3.266 FL=[]
</span><span class="ansi1 ansi36"> T=1.431 V=3.288 FL=[]
</span><span class="ansi1 ansi36"> T=1.757 V=3.307 FL=[]
</span><span class="ansi1 ansi36"> T=2.076 V=3.325 FL=[]
</span><span class="ansi1 ansi36"> T=2.404 V=3.342 FL=[]
</span><span class="ansi1 ansi36"> T=2.731 V=3.358 FL=[]
</span><span class="ansi1 ansi36"> T=3.057 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=3.377 V=3.386 FL=[]
</span><span class="ansi1 ansi36"> T=3.704 V=3.398 FL=[]
</span><span class="ansi1 ansi36"> T=4.030 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.357 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.685 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=5.012 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=5.340 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=5.667 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=5.993 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=6.320 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=6.647 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=6.975 V=3.400 FL=[]
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=9.692mA frac=34.87% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.208 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=1.078 V=3.239 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.253 FL=[]
</span><span class="ansi1 ansi36"> T=1.751 V=3.267 FL=[]
</span><span class="ansi1 ansi36"> T=2.077 V=3.278 FL=[]
</span><span class="ansi1 ansi36"> T=2.405 V=3.289 FL=[]
</span><span class="ansi1 ansi36"> T=2.731 V=3.299 FL=[]
</span><span class="ansi1 ansi36"> T=3.060 V=3.309 FL=[]
</span><span class="ansi1 ansi36"> T=3.387 V=3.319 FL=[]
</span><span class="ansi1 ansi36"> T=3.713 V=3.327 FL=[]
</span><span class="ansi1 ansi36"> T=4.040 V=3.335 FL=[]
</span><span class="ansi1 ansi36"> T=4.368 V=3.343 FL=[]
</span><span class="ansi1 ansi36"> T=4.694 V=3.350 FL=[]
</span><span class="ansi1 ansi36"> T=5.021 V=3.356 FL=[]
</span><span class="ansi1 ansi36"> T=5.349 V=3.362 FL=[]
</span><span class="ansi1 ansi36"> T=5.676 V=3.368 FL=[]
</span><span class="ansi1 ansi36"> T=6.004 V=3.373 FL=[]
</span><span class="ansi1 ansi36"> T=6.331 V=3.377 FL=[]
</span><span class="ansi1 ansi36"> T=6.667 V=3.382 FL=[]
</span><span class="ansi1 ansi36"> T=6.993 V=3.386 FL=[]
</span><span class="ansi1 ansi36"> T=7.321 V=3.390 FL=[]
</span><span class="ansi1 ansi36"> T=7.648 V=3.394 FL=[]
</span><span class="ansi1 ansi36"> T=7.975 V=3.397 FL=[]
</span><span class="ansi1 ansi36"> T=8.300 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=9.665mA frac=41.50% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.185 FL=[]
</span><span class="ansi1 ansi36"> T=0.759 V=3.185 FL=[]
</span><span class="ansi1 ansi36"> T=1.086 V=3.185 FL=[]
</span><span class="ansi1 ansi36"> T=1.414 V=3.185 FL=[]
</span><span class="ansi1 ansi36"> T=1.740 V=3.184 FL=[]
</span><span class="ansi1 ansi36"> T=2.068 V=3.184 FL=[]
</span><span class="ansi1 ansi36"> T=2.396 V=3.183 FL=[]
</span><span class="ansi1 ansi36"> T=2.724 V=3.183 FL=[]
</span><span class="ansi1 ansi36"> T=3.050 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=3.377 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=3.704 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=4.031 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=4.357 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=4.685 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=5.013 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=5.340 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=5.676 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=6.012 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=6.330 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=6.648 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=6.976 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=7.295 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=7.623 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=7.950 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=8.277 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=8.604 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=8.930 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=9.258 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=9.585 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=9.912 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=10.238 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=10.566 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=10.893 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=11.221 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=11.548 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=11.874 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=12.202 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=12.528 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=12.855 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=13.184 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=13.511 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=13.837 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=14.165 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=14.492 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=14.818 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=15.146 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=15.471 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=15.798 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=16.125 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=16.452 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=16.778 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=17.106 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=17.433 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=17.760 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=18.086 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=18.412 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=18.738 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=19.065 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=19.393 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=19.719 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=20.046 V=3.180 FL=[]
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=9.610mA frac=100.00% res=INS v=3.18 </span>
<span class="ansi1 ansi36"> T=0.432 V=3.139 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.107 FL=[]
</span><span class="ansi1 ansi36"> T=1.085 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=1.411 V=3.048 FL=[]
</span><span class="ansi1 ansi36"> T=1.739 V=3.022 FL=[]
</span><span class="ansi1 ansi36"> T=2.066 V=2.997 FL=[]
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=9.502mA frac=10.33% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.432 V=3.117 FL=[]
</span><span class="ansi1 ansi36"> T=0.759 V=3.070 FL=[]
</span><span class="ansi1 ansi36"> T=1.086 V=3.025 FL=[]
</span><span class="ansi1 ansi36"> T=1.413 V=2.983 FL=[]
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=9.448mA frac=7.07% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.231 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=3.272 FL=[]
</span><span class="ansi1 ansi36"> T=1.086 V=3.310 FL=[]
</span><span class="ansi1 ansi36"> T=1.413 V=3.345 FL=[]
</span><span class="ansi1 ansi36"> T=1.739 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=2.067 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=9.746mA frac=10.34% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.128 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.088 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.050 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.015 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=2.982 FL=[]
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=9.475mA frac=8.68% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.237 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=1.078 V=3.334 FL=[]
</span><span class="ansi1 ansi36"> T=1.404 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=1.731 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=9.773mA frac=8.66% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.152 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.107 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=3.087 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.068 FL=[]
</span><span class="ansi1 ansi36"> T=2.061 V=3.050 FL=[]
</span><span class="ansi1 ansi36"> T=2.388 V=3.033 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.018 FL=[]
</span><span class="ansi1 ansi36"> T=3.042 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=3.369 V=2.989 FL=[]
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=9.529mA frac=16.85% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.225 FL=[]
</span><span class="ansi1 ansi36"> T=0.750 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=1.077 V=3.290 FL=[]
</span><span class="ansi1 ansi36"> T=1.404 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=1.730 V=3.347 FL=[]
</span><span class="ansi1 ansi36"> T=2.057 V=3.373 FL=[]
</span><span class="ansi1 ansi36"> T=2.385 V=3.397 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=9.719mA frac=11.92% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.434 V=3.094 FL=[]
</span><span class="ansi1 ansi36"> T=0.762 V=3.030 FL=[]
</span><span class="ansi1 ansi36"> T=1.088 V=2.971 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=9.394mA frac=5.44% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=0.744 V=3.169 FL=[]
</span><span class="ansi1 ansi36"> T=1.070 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=1.398 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=1.726 V=3.151 FL=[]
</span><span class="ansi1 ansi36"> T=2.052 V=3.145 FL=[]
</span><span class="ansi1 ansi36"> T=2.380 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=2.706 V=3.135 FL=[]
</span><span class="ansi1 ansi36"> T=3.032 V=3.130 FL=[]
</span><span class="ansi1 ansi36"> T=3.359 V=3.126 FL=[]
</span><span class="ansi1 ansi36"> T=3.688 V=3.122 FL=[]
</span><span class="ansi1 ansi36"> T=4.021 V=3.118 FL=[]
</span><span class="ansi1 ansi36"> T=4.350 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=4.676 V=3.110 FL=[]
</span><span class="ansi1 ansi36"> T=5.003 V=3.107 FL=[]
</span><span class="ansi1 ansi36"> T=5.329 V=3.104 FL=[]
</span><span class="ansi1 ansi36"> T=5.657 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=5.984 V=3.098 FL=[]
</span><span class="ansi1 ansi36"> T=6.312 V=3.095 FL=[]
</span><span class="ansi1 ansi36"> T=6.640 V=3.092 FL=[]
</span><span class="ansi1 ansi36"> T=6.967 V=3.090 FL=[]
</span><span class="ansi1 ansi36"> T=7.302 V=3.087 FL=[]
</span><span class="ansi1 ansi36"> T=7.627 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=7.954 V=3.083 FL=[]
</span><span class="ansi1 ansi36"> T=8.281 V=3.081 FL=[]
</span><span class="ansi1 ansi36"> T=8.607 V=3.079 FL=[]
</span><span class="ansi1 ansi36"> T=8.933 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=9.262 V=3.076 FL=[]
</span><span class="ansi1 ansi36"> T=9.588 V=3.075 FL=[]
</span><span class="ansi1 ansi36"> T=9.957 V=3.073 FL=[]
</span><span class="ansi1 ansi36"> T=10.285 V=3.072 FL=[]
</span><span class="ansi1 ansi36"> T=10.611 V=3.072 FL=[]
</span><span class="ansi1 ansi36"> T=10.939 V=3.071 FL=[]
</span><span class="ansi1 ansi36"> T=11.267 V=3.069 FL=[]
</span><span class="ansi1 ansi36"> T=11.593 V=3.068 FL=[]
</span><span class="ansi1 ansi36"> T=11.921 V=3.067 FL=[]
</span><span class="ansi1 ansi36"> T=12.247 V=3.067 FL=[]
</span><span class="ansi1 ansi36"> T=12.575 V=3.066 FL=[]
</span><span class="ansi1 ansi36"> T=12.902 V=3.066 FL=[]
</span><span class="ansi1 ansi36"> T=13.229 V=3.065 FL=[]
</span><span class="ansi1 ansi36"> T=13.557 V=3.064 FL=[]
</span><span class="ansi1 ansi36"> T=13.883 V=3.063 FL=[]
</span><span class="ansi1 ansi36"> T=14.210 V=3.062 FL=[]
</span><span class="ansi1 ansi36"> T=14.538 V=3.062 FL=[]
</span><span class="ansi1 ansi36"> T=14.865 V=3.061 FL=[]
</span><span class="ansi1 ansi36"> T=15.190 V=3.060 FL=[]
</span><span class="ansi1 ansi36"> T=15.519 V=3.059 FL=[]
</span><span class="ansi1 ansi36"> T=15.846 V=3.059 FL=[]
</span><span class="ansi1 ansi36"> T=16.174 V=3.058 FL=[]
</span><span class="ansi1 ansi36"> T=16.501 V=3.058 FL=[]
</span><span class="ansi1 ansi36"> T=16.827 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=17.155 V=3.056 FL=[]
</span><span class="ansi1 ansi36"> T=17.482 V=3.056 FL=[]
</span><span class="ansi1 ansi36"> T=17.809 V=3.055 FL=[]
</span><span class="ansi1 ansi36"> T=18.136 V=3.055 FL=[]
</span><span class="ansi1 ansi36"> T=18.461 V=3.055 FL=[]
</span><span class="ansi1 ansi36"> T=18.788 V=3.054 FL=[]
</span><span class="ansi1 ansi36"> T=19.115 V=3.054 FL=[]
</span><span class="ansi1 ansi36"> T=19.441 V=3.053 FL=[]
</span><span class="ansi1 ansi36"> T=19.768 V=3.053 FL=[]
</span><span class="ansi1 ansi36"> T=20.096 V=3.053 FL=[]
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=9.583mA frac=100.00% res=INS v=3.05 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.105 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=3.049 FL=[]
</span><span class="ansi1 ansi36"> T=1.087 V=2.997 FL=[]
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=9.421mA frac=5.43% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.402 V=3.196 FL=[]
</span><span class="ansi1 ansi36"> T=0.721 V=3.205 FL=[]
</span><span class="ansi1 ansi36"> T=1.048 V=3.212 FL=[]
</span><span class="ansi1 ansi36"> T=1.375 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=1.692 V=3.227 FL=[]
</span><span class="ansi1 ansi36"> T=2.013 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=2.340 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=2.667 V=3.246 FL=[]
</span><span class="ansi1 ansi36"> T=2.993 V=3.251 FL=[]
</span><span class="ansi1 ansi36"> T=3.321 V=3.256 FL=[]
</span><span class="ansi1 ansi36"> T=3.648 V=3.261 FL=[]
</span><span class="ansi1 ansi36"> T=3.974 V=3.266 FL=[]
</span><span class="ansi1 ansi36"> T=4.301 V=3.270 FL=[]
</span><span class="ansi1 ansi36"> T=4.627 V=3.273 FL=[]
</span><span class="ansi1 ansi36"> T=4.956 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=5.292 V=3.280 FL=[]
</span><span class="ansi1 ansi36"> T=5.627 V=3.283 FL=[]
</span><span class="ansi1 ansi36"> T=5.964 V=3.286 FL=[]
</span><span class="ansi1 ansi36"> T=6.302 V=3.289 FL=[]
</span><span class="ansi1 ansi36"> T=6.654 V=3.292 FL=[]
</span><span class="ansi1 ansi36"> T=6.983 V=3.294 FL=[]
</span><span class="ansi1 ansi36"> T=7.318 V=3.297 FL=[]
</span><span class="ansi1 ansi36"> T=7.645 V=3.299 FL=[]
</span><span class="ansi1 ansi36"> T=7.998 V=3.301 FL=[]
</span><span class="ansi1 ansi36"> T=8.334 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=8.670 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=9.005 V=3.306 FL=[]
</span><span class="ansi1 ansi36"> T=9.342 V=3.307 FL=[]
</span><span class="ansi1 ansi36"> T=9.676 V=3.309 FL=[]
</span><span class="ansi1 ansi36"> T=10.012 V=3.310 FL=[]
</span><span class="ansi1 ansi36"> T=10.349 V=3.311 FL=[]
</span><span class="ansi1 ansi36"> T=10.684 V=3.312 FL=[]
</span><span class="ansi1 ansi36"> T=11.021 V=3.312 FL=[]
</span><span class="ansi1 ansi36"> T=11.367 V=3.313 FL=[]
</span><span class="ansi1 ansi36"> T=11.712 V=3.314 FL=[]
</span><span class="ansi1 ansi36"> T=12.066 V=3.315 FL=[]
</span><span class="ansi1 ansi36"> T=12.404 V=3.315 FL=[]
</span><span class="ansi1 ansi36"> T=12.748 V=3.316 FL=[]
</span><span class="ansi1 ansi36"> T=13.092 V=3.316 FL=[]
</span><span class="ansi1 ansi36"> T=13.418 V=3.317 FL=[]
</span><span class="ansi1 ansi36"> T=13.746 V=3.317 FL=[]
</span><span class="ansi1 ansi36"> T=14.733 V=3.318 FL=[]
</span><span class="ansi1 ansi36"> T=15.062 V=3.319 FL=[]
</span><span class="ansi1 ansi36"> T=15.398 V=3.319 FL=[]
</span><span class="ansi1 ansi36"> T=15.734 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=16.072 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=16.406 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=16.752 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=17.095 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=17.439 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=17.785 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=18.119 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=18.447 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=18.773 V=3.319 FL=[]
</span><span class="ansi1 ansi36"> T=20.303 V=3.317 FL=[]
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=9.638mA frac=100.00% res=INS v=3.32 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.082 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.009 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=2.941 FL=[]
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=9.367mA frac=5.40% res=LOW v=2.94 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 83
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   382  100   122  100   260    238    508 --:--:-- --:--:-- --:--:--   508
<span class="ansi1 ansi33 ansi43">Running application: README.md</span>
skipping README.md
<span class="ansi1 ansi33 ansi43">Running application: .git</span>
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_idle</span>
Found app:  explicit_lpm_idle
<span class="ansi1 ansi32">Building application "explicit_lpm_idle" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/rtt_stdio
"make" -C /srv/riot/sys/xtimer
   text	   data	    bss	    dec	    hex	filename
   8612	    184	   3128	  11924	   2e94	/srv/apps/explicit_lpm_idle/bin/hamilton/explicit_lpm_idle.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_idle/bin/hamilton/ /srv/apps/explicit_lpm_idle/bin/hamilton/explicit_lpm_idle.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_idle/bin/hamilton/explicit_lpm_idle.bin]...
**************************
WARNING: CPU is running at very low speed (1331 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]020%]020%]045%]045%]050%]050%]070%]070%]095%]095%]095%]100%] Done.
Erasing flash     [000%]000%]100%] Done.
Programming flash [000%]000%]100%] Done.
Verifying flash   [000%]000%]100%] Done.
J-Link: Flash download: Flash programming performed for 1 range (256 bytes)
J-Link: Flash download: Total time needed: 0.472s (Prepare: 0.105s, Compare: 0.347s, Erase: 0.008s, Program: 0.003s, Verify: 0.000s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 84
<span class="ansi1 ansi36"> T=0.414 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=20.70% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.407 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=20.36% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.413 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=20.65% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=21.48% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.853 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=21.34% res=LOW v=2.85 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 3.600 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.432 V=2.674 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.600mA frac=15.11% res=LOW v=2.67 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.823 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.925mA frac=14.83% res=LOW v=2.82 </span>
<span class="ansi1 ansi36"> T=0.417 V=2.967 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=4.250mA frac=14.59% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.417 V=3.105 FL=[]
</span><span class="ansi1 ansi36"> T=0.744 V=3.037 FL=[]
</span><span class="ansi1 ansi36"> T=1.071 V=2.972 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=4.575mA frac=37.50% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.414 V=3.226 FL=[]
</span><span class="ansi1 ansi36"> T=0.743 V=3.265 FL=[]
</span><span class="ansi1 ansi36"> T=1.070 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=1.397 V=3.341 FL=[]
</span><span class="ansi1 ansi36"> T=1.724 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=2.052 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=4.900mA frac=71.81% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=5.225mA frac=26.35% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.380 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=5.550mA frac=14.87% res=HIGH v=3.38 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=5.875mA frac=15.14% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=6.200mA frac=14.80% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.442 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=6.525mA frac=15.48% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=6.850mA frac=14.87% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.408 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=7.175mA frac=14.29% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=7.500mA frac=14.94% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=7.825mA frac=14.94% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.432 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=8.150mA frac=15.11% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.412 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=8.475mA frac=14.42% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 4.412 &lt; C &lt; 5.062 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.036 FL=[]
</span><span class="ansi1 ansi36"> T=0.744 V=2.915 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.412mA frac=11.16% res=LOW v=2.92 </span>
<span class="ansi1 ansi36"> T=0.435 V=3.054 FL=[]
</span><span class="ansi1 ansi36"> T=0.762 V=2.951 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.467mA frac=11.43% res=LOW v=2.95 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.079 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=2.994 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.521mA frac=11.26% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.103 FL=[]
</span><span class="ansi1 ansi36"> T=0.757 V=3.037 FL=[]
</span><span class="ansi1 ansi36"> T=1.084 V=2.972 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.575mA frac=16.26% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.126 FL=[]
</span><span class="ansi1 ansi36"> T=0.759 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=1.087 V=3.029 FL=[]
</span><span class="ansi1 ansi36"> T=1.414 V=2.981 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.629mA frac=21.21% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.149 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.117 FL=[]
</span><span class="ansi1 ansi36"> T=1.086 V=3.084 FL=[]
</span><span class="ansi1 ansi36"> T=1.422 V=3.052 FL=[]
</span><span class="ansi1 ansi36"> T=1.741 V=3.022 FL=[]
</span><span class="ansi1 ansi36"> T=2.077 V=2.991 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.683mA frac=31.16% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.174 FL=[]
</span><span class="ansi1 ansi36"> T=0.750 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=1.078 V=3.146 FL=[]
</span><span class="ansi1 ansi36"> T=1.403 V=3.133 FL=[]
</span><span class="ansi1 ansi36"> T=1.731 V=3.120 FL=[]
</span><span class="ansi1 ansi36"> T=2.058 V=3.107 FL=[]
</span><span class="ansi1 ansi36"> T=2.385 V=3.094 FL=[]
</span><span class="ansi1 ansi36"> T=2.712 V=3.082 FL=[]
</span><span class="ansi1 ansi36"> T=3.038 V=3.070 FL=[]
</span><span class="ansi1 ansi36"> T=3.365 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=3.692 V=3.045 FL=[]
</span><span class="ansi1 ansi36"> T=4.021 V=3.034 FL=[]
</span><span class="ansi1 ansi36"> T=4.347 V=3.023 FL=[]
</span><span class="ansi1 ansi36"> T=4.675 V=3.012 FL=[]
</span><span class="ansi1 ansi36"> T=5.001 V=3.001 FL=[]
</span><span class="ansi1 ansi36"> T=5.328 V=2.991 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.738mA frac=79.92% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.196 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.200 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.203 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=2.061 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=2.388 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=2.725 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=3.052 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=3.378 V=3.227 FL=[]
</span><span class="ansi1 ansi36"> T=3.704 V=3.230 FL=[]
</span><span class="ansi1 ansi36"> T=4.031 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=4.357 V=3.236 FL=[]
</span><span class="ansi1 ansi36"> T=4.685 V=3.239 FL=[]
</span><span class="ansi1 ansi36"> T=5.011 V=3.242 FL=[]
</span><span class="ansi1 ansi36"> T=5.338 V=3.245 FL=[]
</span><span class="ansi1 ansi36"> T=5.663 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=5.991 V=3.251 FL=[]
</span><span class="ansi1 ansi36"> T=6.318 V=3.254 FL=[]
</span><span class="ansi1 ansi36"> T=6.646 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=6.974 V=3.259 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.792mA frac=100.00% res=INS v=3.26 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=3.236 FL=[]
</span><span class="ansi1 ansi36"> T=1.087 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=1.422 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=1.748 V=3.297 FL=[]
</span><span class="ansi1 ansi36"> T=2.073 V=3.316 FL=[]
</span><span class="ansi1 ansi36"> T=2.401 V=3.335 FL=[]
</span><span class="ansi1 ansi36"> T=2.736 V=3.354 FL=[]
</span><span class="ansi1 ansi36"> T=3.071 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=3.406 V=3.389 FL=[]
</span><span class="ansi1 ansi36"> T=3.742 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.064 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.380 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.697 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=5.024 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=4.846mA frac=75.37% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.228 FL=[]
</span><span class="ansi1 ansi36"> T=0.756 V=3.267 FL=[]
</span><span class="ansi1 ansi36"> T=1.166 V=3.314 FL=[]
</span><span class="ansi1 ansi36"> T=1.500 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=1.826 V=3.387 FL=[]
</span><span class="ansi1 ansi36"> T=2.153 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=4.900mA frac=32.30% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.296 FL=[]
</span><span class="ansi1 ansi36"> T=1.077 V=3.351 FL=[]
</span><span class="ansi1 ansi36"> T=1.404 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=4.954mA frac=21.06% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.253 FL=[]
</span><span class="ansi1 ansi36"> T=0.750 V=3.327 FL=[]
</span><span class="ansi1 ansi36"> T=1.077 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=5.008mA frac=16.16% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 4.683 &lt; C &lt; 4.900 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.156 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.128 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.048 FL=[]
</span><span class="ansi1 ansi36"> T=2.061 V=3.022 FL=[]
</span><span class="ansi1 ansi36"> T=2.389 V=2.997 FL=[]
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=4.697mA frac=11.94% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.136 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.111 FL=[]
</span><span class="ansi1 ansi36"> T=1.415 V=3.087 FL=[]
</span><span class="ansi1 ansi36"> T=1.752 V=3.063 FL=[]
</span><span class="ansi1 ansi36"> T=2.087 V=3.040 FL=[]
</span><span class="ansi1 ansi36"> T=2.405 V=3.018 FL=[]
</span><span class="ansi1 ansi36"> T=2.741 V=2.996 FL=[]
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=4.710mA frac=13.71% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.418 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=0.745 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=1.073 V=3.276 FL=[]
</span><span class="ansi1 ansi36"> T=1.400 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=1.736 V=3.331 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.357 FL=[]
</span><span class="ansi1 ansi36"> T=2.389 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=2.717 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=4.873mA frac=13.58% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.292 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.325 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.357 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.388 FL=[]
</span><span class="ansi1 ansi36"> T=2.389 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=4.886mA frac=13.57% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.173 FL=[]
</span><span class="ansi1 ansi36"> T=0.761 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=1.098 V=3.142 FL=[]
</span><span class="ansi1 ansi36"> T=1.424 V=3.128 FL=[]
</span><span class="ansi1 ansi36"> T=1.752 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=2.079 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=2.406 V=3.088 FL=[]
</span><span class="ansi1 ansi36"> T=2.733 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=3.062 V=3.062 FL=[]
</span><span class="ansi1 ansi36"> T=3.389 V=3.049 FL=[]
</span><span class="ansi1 ansi36"> T=3.715 V=3.037 FL=[]
</span><span class="ansi1 ansi36"> T=4.042 V=3.026 FL=[]
</span><span class="ansi1 ansi36"> T=4.369 V=3.014 FL=[]
</span><span class="ansi1 ansi36"> T=4.696 V=3.002 FL=[]
</span><span class="ansi1 ansi36"> T=5.024 V=2.991 FL=[]
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=4.738mA frac=25.12% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.149 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.116 FL=[]
</span><span class="ansi1 ansi36"> T=1.085 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=1.420 V=3.053 FL=[]
</span><span class="ansi1 ansi36"> T=1.739 V=3.024 FL=[]
</span><span class="ansi1 ansi36"> T=2.075 V=2.994 FL=[]
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=4.683mA frac=10.38% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.438 V=3.192 FL=[]
</span><span class="ansi1 ansi36"> T=0.773 V=3.191 FL=[]
</span><span class="ansi1 ansi36"> T=1.117 V=3.190 FL=[]
</span><span class="ansi1 ansi36"> T=1.444 V=3.189 FL=[]
</span><span class="ansi1 ansi36"> T=1.780 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=2.118 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=2.461 V=3.187 FL=[]
</span><span class="ansi1 ansi36"> T=2.808 V=3.186 FL=[]
</span><span class="ansi1 ansi36"> T=3.145 V=3.186 FL=[]
</span><span class="ansi1 ansi36"> T=3.490 V=3.185 FL=[]
</span><span class="ansi1 ansi36"> T=3.843 V=3.184 FL=[]
</span><span class="ansi1 ansi36"> T=4.195 V=3.183 FL=[]
</span><span class="ansi1 ansi36"> T=4.533 V=3.183 FL=[]
</span><span class="ansi1 ansi36"> T=4.871 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=5.225 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=5.563 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=5.918 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=6.264 V=3.179 FL=[]
</span><span class="ansi1 ansi36"> T=6.633 V=3.178 FL=[]
</span><span class="ansi1 ansi36"> T=6.961 V=3.178 FL=[]
</span><span class="ansi1 ansi36"> T=7.287 V=3.177 FL=[]
</span><span class="ansi1 ansi36"> T=7.634 V=3.177 FL=[]
</span><span class="ansi1 ansi36"> T=7.971 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=8.306 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=8.650 V=3.175 FL=[]
</span><span class="ansi1 ansi36"> T=8.986 V=3.175 FL=[]
</span><span class="ansi1 ansi36"> T=10.139 V=3.174 FL=[]
</span><span class="ansi1 ansi36"> T=10.468 V=3.173 FL=[]
</span><span class="ansi1 ansi36"> T=10.795 V=3.173 FL=[]
</span><span class="ansi1 ansi36"> T=11.131 V=3.172 FL=[]
</span><span class="ansi1 ansi36"> T=11.479 V=3.172 FL=[]
</span><span class="ansi1 ansi36"> T=11.811 V=3.171 FL=[]
</span><span class="ansi1 ansi36"> T=12.155 V=3.170 FL=[]
</span><span class="ansi1 ansi36"> T=12.480 V=3.170 FL=[]
</span><span class="ansi1 ansi36"> T=12.808 V=3.169 FL=[]
</span><span class="ansi1 ansi36"> T=13.134 V=3.169 FL=[]
</span><span class="ansi1 ansi36"> T=13.490 V=3.168 FL=[]
</span><span class="ansi1 ansi36"> T=13.821 V=3.168 FL=[]
</span><span class="ansi1 ansi36"> T=14.149 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=14.485 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=16.532 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=17.113 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=17.457 V=3.164 FL=[]
</span><span class="ansi1 ansi36"> T=17.793 V=3.163 FL=[]
</span><span class="ansi1 ansi36"> T=18.128 V=3.163 FL=[]
</span><span class="ansi1 ansi36"> T=18.472 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=18.808 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=19.143 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=19.479 V=3.161 FL=[]
</span><span class="ansi1 ansi36"> T=19.814 V=3.161 FL=[]
</span><span class="ansi1 ansi36"> T=20.142 V=3.161 FL=[]
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=4.778mA frac=100.00% res=INS v=3.16 </span>
<span class="ansi1 ansi36"> T=0.436 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=0.764 V=3.149 FL=[]
</span><span class="ansi1 ansi36"> T=1.090 V=3.130 FL=[]
</span><span class="ansi1 ansi36"> T=1.417 V=3.112 FL=[]
</span><span class="ansi1 ansi36"> T=1.743 V=3.095 FL=[]
</span><span class="ansi1 ansi36"> T=2.068 V=3.078 FL=[]
</span><span class="ansi1 ansi36"> T=2.396 V=3.061 FL=[]
</span><span class="ansi1 ansi36"> T=2.724 V=3.045 FL=[]
</span><span class="ansi1 ansi36"> T=3.051 V=3.029 FL=[]
</span><span class="ansi1 ansi36"> T=3.378 V=3.013 FL=[]
</span><span class="ansi1 ansi36"> T=3.705 V=2.998 FL=[]
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=4.724mA frac=18.53% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.203 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.211 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=1.406 V=3.226 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.241 FL=[]
</span><span class="ansi1 ansi36"> T=2.389 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=2.717 V=3.255 FL=[]
</span><span class="ansi1 ansi36"> T=3.042 V=3.262 FL=[]
</span><span class="ansi1 ansi36"> T=3.369 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=3.714 V=3.276 FL=[]
</span><span class="ansi1 ansi36"> T=4.058 V=3.283 FL=[]
</span><span class="ansi1 ansi36"> T=4.385 V=3.289 FL=[]
</span><span class="ansi1 ansi36"> T=4.712 V=3.296 FL=[]
</span><span class="ansi1 ansi36"> T=5.048 V=3.302 FL=[]
</span><span class="ansi1 ansi36"> T=5.374 V=3.308 FL=[]
</span><span class="ansi1 ansi36"> T=5.701 V=3.314 FL=[]
</span><span class="ansi1 ansi36"> T=6.028 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=6.354 V=3.325 FL=[]
</span><span class="ansi1 ansi36"> T=6.684 V=3.331 FL=[]
</span><span class="ansi1 ansi36"> T=7.019 V=3.336 FL=[]
</span><span class="ansi1 ansi36"> T=7.354 V=3.341 FL=[]
</span><span class="ansi1 ansi36"> T=7.681 V=3.346 FL=[]
</span><span class="ansi1 ansi36"> T=8.008 V=3.350 FL=[]
</span><span class="ansi1 ansi36"> T=8.341 V=3.355 FL=[]
</span><span class="ansi1 ansi36"> T=8.669 V=3.359 FL=[]
</span><span class="ansi1 ansi36"> T=9.005 V=3.364 FL=[]
</span><span class="ansi1 ansi36"> T=9.330 V=3.368 FL=[]
</span><span class="ansi1 ansi36"> T=9.650 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=9.978 V=3.377 FL=[]
</span><span class="ansi1 ansi36"> T=10.304 V=3.381 FL=[]
</span><span class="ansi1 ansi36"> T=10.631 V=3.386 FL=[]
</span><span class="ansi1 ansi36"> T=10.958 V=3.390 FL=[]
</span><span class="ansi1 ansi36"> T=11.284 V=3.394 FL=[]
</span><span class="ansi1 ansi36"> T=11.604 V=3.398 FL=[]
</span><span class="ansi1 ansi36"> T=11.931 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=12.249 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=4.805mA frac=61.25% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=0.757 V=3.243 FL=[]
</span><span class="ansi1 ansi36"> T=1.083 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.293 FL=[]
</span><span class="ansi1 ansi36"> T=1.736 V=3.317 FL=[]
</span><span class="ansi1 ansi36"> T=2.064 V=3.340 FL=[]
</span><span class="ansi1 ansi36"> T=2.391 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=2.718 V=3.385 FL=[]
</span><span class="ansi1 ansi36"> T=3.050 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=4.859mA frac=15.25% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.186 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.175 FL=[]
</span><span class="ansi1 ansi36"> T=1.406 V=3.170 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=2.060 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=2.388 V=3.155 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.149 FL=[]
</span><span class="ansi1 ansi36"> T=3.042 V=3.144 FL=[]
</span><span class="ansi1 ansi36"> T=3.369 V=3.138 FL=[]
</span><span class="ansi1 ansi36"> T=3.696 V=3.133 FL=[]
</span><span class="ansi1 ansi36"> T=4.024 V=3.128 FL=[]
</span><span class="ansi1 ansi36"> T=4.352 V=3.122 FL=[]
</span><span class="ansi1 ansi36"> T=4.679 V=3.117 FL=[]
</span><span class="ansi1 ansi36"> T=5.005 V=3.111 FL=[]
</span><span class="ansi1 ansi36"> T=5.333 V=3.106 FL=[]
</span><span class="ansi1 ansi36"> T=5.659 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=5.985 V=3.097 FL=[]
</span><span class="ansi1 ansi36"> T=6.313 V=3.092 FL=[]
</span><span class="ansi1 ansi36"> T=6.641 V=3.089 FL=[]
</span><span class="ansi1 ansi36"> T=6.967 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=7.294 V=3.082 FL=[]
</span><span class="ansi1 ansi36"> T=7.621 V=3.078 FL=[]
</span><span class="ansi1 ansi36"> T=7.946 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=8.274 V=3.071 FL=[]
</span><span class="ansi1 ansi36"> T=8.601 V=3.068 FL=[]
</span><span class="ansi1 ansi36"> T=8.929 V=3.065 FL=[]
</span><span class="ansi1 ansi36"> T=9.255 V=3.061 FL=[]
</span><span class="ansi1 ansi36"> T=9.580 V=3.058 FL=[]
</span><span class="ansi1 ansi36"> T=9.908 V=3.054 FL=[]
</span><span class="ansi1 ansi36"> T=10.235 V=3.051 FL=[]
</span><span class="ansi1 ansi36"> T=10.562 V=3.048 FL=[]
</span><span class="ansi1 ansi36"> T=10.897 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=11.225 V=3.041 FL=[]
</span><span class="ansi1 ansi36"> T=11.560 V=3.038 FL=[]
</span><span class="ansi1 ansi36"> T=11.885 V=3.035 FL=[]
</span><span class="ansi1 ansi36"> T=12.213 V=3.031 FL=[]
</span><span class="ansi1 ansi36"> T=12.550 V=3.028 FL=[]
</span><span class="ansi1 ansi36"> T=12.885 V=3.024 FL=[]
</span><span class="ansi1 ansi36"> T=13.220 V=3.021 FL=[]
</span><span class="ansi1 ansi36"> T=13.562 V=3.017 FL=[]
</span><span class="ansi1 ansi36"> T=13.890 V=3.013 FL=[]
</span><span class="ansi1 ansi36"> T=14.226 V=3.010 FL=[]
</span><span class="ansi1 ansi36"> T=14.561 V=3.006 FL=[]
</span><span class="ansi1 ansi36"> T=14.879 V=3.002 FL=[]
</span><span class="ansi1 ansi36"> T=15.216 V=2.998 FL=[]
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=4.765mA frac=76.08% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.414 V=3.195 FL=[]
</span><span class="ansi1 ansi36"> T=0.741 V=3.196 FL=[]
</span><span class="ansi1 ansi36"> T=1.066 V=3.197 FL=[]
</span><span class="ansi1 ansi36"> T=1.403 V=3.199 FL=[]
</span><span class="ansi1 ansi36"> T=1.730 V=3.200 FL=[]
</span><span class="ansi1 ansi36"> T=2.058 V=3.201 FL=[]
</span><span class="ansi1 ansi36"> T=2.385 V=3.202 FL=[]
</span><span class="ansi1 ansi36"> T=2.712 V=3.203 FL=[]
</span><span class="ansi1 ansi36"> T=3.039 V=3.205 FL=[]
</span><span class="ansi1 ansi36"> T=3.366 V=3.206 FL=[]
</span><span class="ansi1 ansi36"> T=3.692 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=4.020 V=3.208 FL=[]
</span><span class="ansi1 ansi36"> T=4.346 V=3.209 FL=[]
</span><span class="ansi1 ansi36"> T=4.671 V=3.209 FL=[]
</span><span class="ansi1 ansi36"> T=4.999 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=5.326 V=3.211 FL=[]
</span><span class="ansi1 ansi36"> T=5.653 V=3.211 FL=[]
</span><span class="ansi1 ansi36"> T=5.981 V=3.212 FL=[]
</span><span class="ansi1 ansi36"> T=6.316 V=3.212 FL=[]
</span><span class="ansi1 ansi36"> T=6.645 V=3.212 FL=[]
</span><span class="ansi1 ansi36"> T=6.971 V=3.213 FL=[]
</span><span class="ansi1 ansi36"> T=7.298 V=3.213 FL=[]
</span><span class="ansi1 ansi36"> T=7.624 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=7.950 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=8.275 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=8.604 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=8.932 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=9.258 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=9.585 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=9.910 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=10.238 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=10.565 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=10.893 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=11.218 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=11.545 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=11.872 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=12.199 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=12.524 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=12.853 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=13.179 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=13.506 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=13.834 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=14.160 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=14.485 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=14.812 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=15.140 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=15.465 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=15.793 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=16.120 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=16.445 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=16.772 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=17.100 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=17.425 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=17.752 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=18.079 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=18.405 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=18.731 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=19.058 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=19.385 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=19.711 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=20.038 V=3.220 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=4.792mA frac=100.00% res=INS v=3.22 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.211 FL=[]
</span><span class="ansi1 ansi36"> T=0.741 V=3.226 FL=[]
</span><span class="ansi1 ansi36"> T=1.068 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=1.389 V=3.254 FL=[]
</span><span class="ansi1 ansi36"> T=1.715 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=2.041 V=3.282 FL=[]
</span><span class="ansi1 ansi36"> T=2.368 V=3.296 FL=[]
</span><span class="ansi1 ansi36"> T=2.695 V=3.309 FL=[]
</span><span class="ansi1 ansi36"> T=3.021 V=3.322 FL=[]
</span><span class="ansi1 ansi36"> T=3.349 V=3.335 FL=[]
</span><span class="ansi1 ansi36"> T=3.685 V=3.348 FL=[]
</span><span class="ansi1 ansi36"> T=4.019 V=3.360 FL=[]
</span><span class="ansi1 ansi36"> T=4.346 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=4.673 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=4.999 V=3.394 FL=[]
</span><span class="ansi1 ansi36"> T=5.326 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=5.646 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=4.832mA frac=28.23% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.213 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.231 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.267 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.284 FL=[]
</span><span class="ansi1 ansi36"> T=2.059 V=3.301 FL=[]
</span><span class="ansi1 ansi36"> T=2.388 V=3.317 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.334 FL=[]
</span><span class="ansi1 ansi36"> T=3.041 V=3.350 FL=[]
</span><span class="ansi1 ansi36"> T=3.368 V=3.366 FL=[]
</span><span class="ansi1 ansi36"> T=3.694 V=3.381 FL=[]
</span><span class="ansi1 ansi36"> T=4.022 V=3.397 FL=[]
</span><span class="ansi1 ansi36"> T=4.350 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=4.684 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=5.013 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=4.846mA frac=25.06% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.431 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=1.083 V=3.153 FL=[]
</span><span class="ansi1 ansi36"> T=1.411 V=3.142 FL=[]
</span><span class="ansi1 ansi36"> T=1.738 V=3.132 FL=[]
</span><span class="ansi1 ansi36"> T=2.065 V=3.122 FL=[]
</span><span class="ansi1 ansi36"> T=2.393 V=3.112 FL=[]
</span><span class="ansi1 ansi36"> T=2.753 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=3.090 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=3.424 V=3.081 FL=[]
</span><span class="ansi1 ansi36"> T=3.761 V=3.071 FL=[]
</span><span class="ansi1 ansi36"> T=4.094 V=3.061 FL=[]
</span><span class="ansi1 ansi36"> T=4.422 V=3.052 FL=[]
</span><span class="ansi1 ansi36"> T=4.757 V=3.043 FL=[]
</span><span class="ansi1 ansi36"> T=5.085 V=3.034 FL=[]
</span><span class="ansi1 ansi36"> T=5.412 V=3.025 FL=[]
</span><span class="ansi1 ansi36"> T=5.739 V=3.016 FL=[]
</span><span class="ansi1 ansi36"> T=6.074 V=3.008 FL=[]
</span><span class="ansi1 ansi36"> T=6.401 V=2.999 FL=[]
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=4.751mA frac=32.01% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.415 V=3.206 FL=[]
</span><span class="ansi1 ansi36"> T=0.739 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=1.067 V=3.225 FL=[]
</span><span class="ansi1 ansi36"> T=1.395 V=3.235 FL=[]
</span><span class="ansi1 ansi36"> T=1.723 V=3.244 FL=[]
</span><span class="ansi1 ansi36"> T=2.050 V=3.253 FL=[]
</span><span class="ansi1 ansi36"> T=2.377 V=3.263 FL=[]
</span><span class="ansi1 ansi36"> T=2.705 V=3.272 FL=[]
</span><span class="ansi1 ansi36"> T=3.031 V=3.281 FL=[]
</span><span class="ansi1 ansi36"> T=3.358 V=3.289 FL=[]
</span><span class="ansi1 ansi36"> T=3.686 V=3.298 FL=[]
</span><span class="ansi1 ansi36"> T=4.011 V=3.306 FL=[]
</span><span class="ansi1 ansi36"> T=4.338 V=3.314 FL=[]
</span><span class="ansi1 ansi36"> T=4.666 V=3.322 FL=[]
</span><span class="ansi1 ansi36"> T=4.993 V=3.330 FL=[]
</span><span class="ansi1 ansi36"> T=5.321 V=3.338 FL=[]
</span><span class="ansi1 ansi36"> T=5.648 V=3.347 FL=[]
</span><span class="ansi1 ansi36"> T=5.975 V=3.355 FL=[]
</span><span class="ansi1 ansi36"> T=6.303 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=6.629 V=3.370 FL=[]
</span><span class="ansi1 ansi36"> T=6.956 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=7.282 V=3.385 FL=[]
</span><span class="ansi1 ansi36"> T=7.609 V=3.392 FL=[]
</span><span class="ansi1 ansi36"> T=7.938 V=3.399 FL=[]
</span><span class="ansi1 ansi36"> T=8.265 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=8.600 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=4.819mA frac=43.00% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 84
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   386  100   124  100   262    253    534 --:--:-- --:--:-- --:--:--   535
<span class="ansi1 ansi33 ansi43">Running application: .gitignore</span>
skipping .gitignore
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_off</span>
Found app:  explicit_lpm_off
<span class="ansi1 ansi32">Building application "explicit_lpm_off" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/rtt_stdio
"make" -C /srv/riot/sys/xtimer
   text	   data	    bss	    dec	    hex	filename
   8612	    184	   3128	  11924	   2e94	/srv/apps/explicit_lpm_off/bin/hamilton/explicit_lpm_off.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_off/bin/hamilton/ /srv/apps/explicit_lpm_off/bin/hamilton/explicit_lpm_off.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_off/bin/hamilton/explicit_lpm_off.bin]...
**************************
WARNING: CPU is running at very low speed (1333 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]020%]020%]045%]045%]050%]050%]070%]070%]095%]095%]095%]100%] Done.
Erasing flash     [000%]000%]100%] Done.
Programming flash [000%]000%]100%] Done.
Verifying flash   [000%]000%]100%] Done.
J-Link: Flash download: Flash programming performed for 1 range (256 bytes)
J-Link: Flash download: Total time needed: 0.476s (Prepare: 0.107s, Compare: 0.347s, Erase: 0.008s, Program: 0.003s, Verify: 0.000s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 85
<span class="ansi1 ansi36"> T=0.412 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=20.61% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.418 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=20.90% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=21.14% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.418 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=20.90% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.439 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=21.97% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=2.156 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=2.000mA frac=100.00% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.329 FL=[]
</span><span class="ansi1 ansi36"> T=0.741 V=3.401 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=1.000mA frac=37.06% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.411 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=0.739 V=3.242 FL=[]
</span><span class="ansi1 ansi36"> T=1.067 V=3.267 FL=[]
</span><span class="ansi1 ansi36"> T=1.394 V=3.291 FL=[]
</span><span class="ansi1 ansi36"> T=1.722 V=3.315 FL=[]
</span><span class="ansi1 ansi36"> T=2.048 V=3.339 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=0.500mA frac=100.00% res=INS v=3.34 </span>
<span class="ansi1 ansi36"> T=0.422 V=3.124 FL=[]
</span><span class="ansi1 ansi36"> T=0.750 V=3.067 FL=[]
</span><span class="ansi1 ansi36"> T=1.076 V=3.012 FL=[]
</span><span class="ansi1 ansi36"> T=1.403 V=2.957 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=0.250mA frac=70.17% res=LOW v=2.96 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 0.225 &lt; C &lt; 0.550 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.112 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.047 FL=[]
</span><span class="ansi1 ansi36"> T=1.085 V=2.983 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.225mA frac=37.97% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.121 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.062 FL=[]
</span><span class="ansi1 ansi36"> T=1.084 V=3.005 FL=[]
</span><span class="ansi1 ansi36"> T=1.412 V=2.949 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.245mA frac=49.42% res=LOW v=2.95 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.130 FL=[]
</span><span class="ansi1 ansi36"> T=0.762 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=1.104 V=3.024 FL=[]
</span><span class="ansi1 ansi36"> T=1.440 V=2.973 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.266mA frac=50.42% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.415 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=0.742 V=3.095 FL=[]
</span><span class="ansi1 ansi36"> T=1.069 V=3.051 FL=[]
</span><span class="ansi1 ansi36"> T=1.396 V=3.008 FL=[]
</span><span class="ansi1 ansi36"> T=1.725 V=2.965 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.286mA frac=60.36% res=LOW v=2.96 </span>
<span class="ansi1 ansi36"> T=0.411 V=3.149 FL=[]
</span><span class="ansi1 ansi36"> T=0.738 V=3.111 FL=[]
</span><span class="ansi1 ansi36"> T=1.064 V=3.073 FL=[]
</span><span class="ansi1 ansi36"> T=1.393 V=3.036 FL=[]
</span><span class="ansi1 ansi36"> T=1.720 V=3.000 FL=[]
</span><span class="ansi1 ansi36"> T=2.047 V=2.964 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.306mA frac=71.64% res=LOW v=2.96 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.156 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.124 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.093 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.063 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.033 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=2.974 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.327mA frac=83.64% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.115 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.067 FL=[]
</span><span class="ansi1 ansi36"> T=2.063 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=2.393 V=3.021 FL=[]
</span><span class="ansi1 ansi36"> T=2.719 V=2.999 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.347mA frac=95.16% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.420 V=3.174 FL=[]
</span><span class="ansi1 ansi36"> T=0.737 V=3.156 FL=[]
</span><span class="ansi1 ansi36"> T=1.057 V=3.138 FL=[]
</span><span class="ansi1 ansi36"> T=1.394 V=3.120 FL=[]
</span><span class="ansi1 ansi36"> T=1.729 V=3.102 FL=[]
</span><span class="ansi1 ansi36"> T=2.057 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=2.384 V=3.068 FL=[]
</span><span class="ansi1 ansi36"> T=2.711 V=3.052 FL=[]
</span><span class="ansi1 ansi36"> T=3.038 V=3.036 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.367mA frac=100.00% res=INS v=3.04 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=0.750 V=3.171 FL=[]
</span><span class="ansi1 ansi36"> T=1.077 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=1.403 V=3.148 FL=[]
</span><span class="ansi1 ansi36"> T=1.731 V=3.137 FL=[]
</span><span class="ansi1 ansi36"> T=2.059 V=3.126 FL=[]
</span><span class="ansi1 ansi36"> T=2.386 V=3.115 FL=[]
</span><span class="ansi1 ansi36"> T=2.721 V=3.104 FL=[]
</span><span class="ansi1 ansi36"> T=3.048 V=3.094 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.387mA frac=100.00% res=INS v=3.09 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.191 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.186 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.171 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.166 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.162 FL=[]
</span><span class="ansi1 ansi36"> T=2.718 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=3.044 V=3.153 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.408mA frac=100.00% res=INS v=3.15 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.199 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.201 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.203 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.204 FL=[]
</span><span class="ansi1 ansi36"> T=1.736 V=3.206 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=2.391 V=3.209 FL=[]
</span><span class="ansi1 ansi36"> T=2.718 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=3.046 V=3.212 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.428mA frac=100.00% res=INS v=3.21 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.205 FL=[]
</span><span class="ansi1 ansi36"> T=0.762 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=1.089 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=1.416 V=3.230 FL=[]
</span><span class="ansi1 ansi36"> T=1.743 V=3.238 FL=[]
</span><span class="ansi1 ansi36"> T=2.070 V=3.245 FL=[]
</span><span class="ansi1 ansi36"> T=2.406 V=3.253 FL=[]
</span><span class="ansi1 ansi36"> T=2.741 V=3.261 FL=[]
</span><span class="ansi1 ansi36"> T=3.078 V=3.268 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.448mA frac=100.00% res=INS v=3.27 </span>
<span class="ansi1 ansi36"> T=0.411 V=3.209 FL=[]
</span><span class="ansi1 ansi36"> T=0.737 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=1.066 V=3.239 FL=[]
</span><span class="ansi1 ansi36"> T=1.393 V=3.254 FL=[]
</span><span class="ansi1 ansi36"> T=1.720 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=2.047 V=3.282 FL=[]
</span><span class="ansi1 ansi36"> T=2.374 V=3.296 FL=[]
</span><span class="ansi1 ansi36"> T=2.701 V=3.309 FL=[]
</span><span class="ansi1 ansi36"> T=3.027 V=3.322 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.469mA frac=100.00% res=INS v=3.32 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=0.756 V=3.237 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.280 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.300 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=2.389 V=3.340 FL=[]
</span><span class="ansi1 ansi36"> T=2.716 V=3.359 FL=[]
</span><span class="ansi1 ansi36"> T=3.043 V=3.379 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=0.489mA frac=100.00% res=INS v=3.38 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.276 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.330 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.356 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.382 FL=[]
</span><span class="ansi1 ansi36"> T=2.717 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=0.509mA frac=95.09% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.436 V=3.226 FL=[]
</span><span class="ansi1 ansi36"> T=0.762 V=3.261 FL=[]
</span><span class="ansi1 ansi36"> T=1.089 V=3.295 FL=[]
</span><span class="ansi1 ansi36"> T=1.416 V=3.329 FL=[]
</span><span class="ansi1 ansi36"> T=1.751 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=2.070 V=3.395 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=0.530mA frac=83.64% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 0.266 &lt; C &lt; 0.591 </span>
<span class="ansi1 ansi36"> T=0.431 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=0.759 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=1.120 V=3.022 FL=[]
</span><span class="ansi1 ansi36"> T=1.447 V=2.972 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=0.266mA frac=21.71% res=LOW v=2.97 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.142 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.099 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.057 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.016 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=2.975 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=0.293mA frac=26.02% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.153 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.119 FL=[]
</span><span class="ansi1 ansi36"> T=1.077 V=3.086 FL=[]
</span><span class="ansi1 ansi36"> T=1.403 V=3.054 FL=[]
</span><span class="ansi1 ansi36"> T=1.731 V=3.021 FL=[]
</span><span class="ansi1 ansi36"> T=2.059 V=2.990 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=0.320mA frac=30.88% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.164 FL=[]
</span><span class="ansi1 ansi36"> T=0.757 V=3.139 FL=[]
</span><span class="ansi1 ansi36"> T=1.084 V=3.115 FL=[]
</span><span class="ansi1 ansi36"> T=1.411 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=1.738 V=3.067 FL=[]
</span><span class="ansi1 ansi36"> T=2.066 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=2.393 V=3.021 FL=[]
</span><span class="ansi1 ansi36"> T=2.721 V=2.998 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=0.347mA frac=40.81% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.176 FL=[]
</span><span class="ansi1 ansi36"> T=0.761 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=1.088 V=3.144 FL=[]
</span><span class="ansi1 ansi36"> T=1.414 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=1.741 V=3.113 FL=[]
</span><span class="ansi1 ansi36"> T=2.069 V=3.098 FL=[]
</span><span class="ansi1 ansi36"> T=2.396 V=3.083 FL=[]
</span><span class="ansi1 ansi36"> T=2.722 V=3.069 FL=[]
</span><span class="ansi1 ansi36"> T=3.047 V=3.055 FL=[]
</span><span class="ansi1 ansi36"> T=3.375 V=3.040 FL=[]
</span><span class="ansi1 ansi36"> T=3.702 V=3.027 FL=[]
</span><span class="ansi1 ansi36"> T=4.038 V=3.013 FL=[]
</span><span class="ansi1 ansi36"> T=4.366 V=2.999 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=0.374mA frac=65.49% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.432 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=1.095 V=3.173 FL=[]
</span><span class="ansi1 ansi36"> T=1.431 V=3.166 FL=[]
</span><span class="ansi1 ansi36"> T=1.767 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=2.102 V=3.152 FL=[]
</span><span class="ansi1 ansi36"> T=2.429 V=3.145 FL=[]
</span><span class="ansi1 ansi36"> T=2.765 V=3.139 FL=[]
</span><span class="ansi1 ansi36"> T=3.101 V=3.132 FL=[]
</span><span class="ansi1 ansi36"> T=3.437 V=3.126 FL=[]
</span><span class="ansi1 ansi36"> T=3.764 V=3.120 FL=[]
</span><span class="ansi1 ansi36"> T=4.090 V=3.113 FL=[]
</span><span class="ansi1 ansi36"> T=4.417 V=3.108 FL=[]
</span><span class="ansi1 ansi36"> T=4.745 V=3.102 FL=[]
</span><span class="ansi1 ansi36"> T=5.070 V=3.096 FL=[]
</span><span class="ansi1 ansi36"> T=5.390 V=3.090 FL=[]
</span><span class="ansi1 ansi36"> T=5.718 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=6.046 V=3.079 FL=[]
</span><span class="ansi1 ansi36"> T=6.371 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=6.698 V=3.068 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=0.401mA frac=100.00% res=INS v=3.07 </span>
<span class="ansi1 ansi36"> T=0.418 V=3.199 FL=[]
</span><span class="ansi1 ansi36"> T=0.745 V=3.201 FL=[]
</span><span class="ansi1 ansi36"> T=1.072 V=3.203 FL=[]
</span><span class="ansi1 ansi36"> T=1.399 V=3.204 FL=[]
</span><span class="ansi1 ansi36"> T=1.727 V=3.206 FL=[]
</span><span class="ansi1 ansi36"> T=2.054 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=2.381 V=3.209 FL=[]
</span><span class="ansi1 ansi36"> T=2.708 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=3.034 V=3.212 FL=[]
</span><span class="ansi1 ansi36"> T=3.370 V=3.213 FL=[]
</span><span class="ansi1 ansi36"> T=3.698 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=4.023 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=4.351 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=4.679 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=5.005 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=5.332 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=5.659 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=5.986 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=6.313 V=3.225 FL=[]
</span><span class="ansi1 ansi36"> T=6.641 V=3.226 FL=[]
</span><span class="ansi1 ansi36"> T=6.969 V=3.227 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=0.428mA frac=100.00% res=INS v=3.23 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.218 FL=[]
</span><span class="ansi1 ansi36"> T=1.078 V=3.228 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=3.238 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=2.060 V=3.258 FL=[]
</span><span class="ansi1 ansi36"> T=2.387 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=2.714 V=3.277 FL=[]
</span><span class="ansi1 ansi36"> T=3.041 V=3.286 FL=[]
</span><span class="ansi1 ansi36"> T=3.369 V=3.296 FL=[]
</span><span class="ansi1 ansi36"> T=3.695 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=4.022 V=3.313 FL=[]
</span><span class="ansi1 ansi36"> T=4.351 V=3.322 FL=[]
</span><span class="ansi1 ansi36"> T=4.678 V=3.330 FL=[]
</span><span class="ansi1 ansi36"> T=5.004 V=3.339 FL=[]
</span><span class="ansi1 ansi36"> T=5.332 V=3.347 FL=[]
</span><span class="ansi1 ansi36"> T=5.658 V=3.355 FL=[]
</span><span class="ansi1 ansi36"> T=5.984 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=6.312 V=3.371 FL=[]
</span><span class="ansi1 ansi36"> T=6.639 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=6.966 V=3.386 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=0.455mA frac=100.00% res=INS v=3.39 </span>
<span class="ansi1 ansi36"> T=0.420 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=0.739 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=1.067 V=3.252 FL=[]
</span><span class="ansi1 ansi36"> T=1.394 V=3.271 FL=[]
</span><span class="ansi1 ansi36"> T=1.711 V=3.289 FL=[]
</span><span class="ansi1 ansi36"> T=2.038 V=3.307 FL=[]
</span><span class="ansi1 ansi36"> T=2.366 V=3.324 FL=[]
</span><span class="ansi1 ansi36"> T=2.692 V=3.342 FL=[]
</span><span class="ansi1 ansi36"> T=3.019 V=3.359 FL=[]
</span><span class="ansi1 ansi36"> T=3.347 V=3.376 FL=[]
</span><span class="ansi1 ansi36"> T=3.673 V=3.392 FL=[]
</span><span class="ansi1 ansi36"> T=4.000 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=0.482mA frac=60.00% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.276 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=1.743 V=3.330 FL=[]
</span><span class="ansi1 ansi36"> T=2.070 V=3.357 FL=[]
</span><span class="ansi1 ansi36"> T=2.397 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=2.732 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=0.509mA frac=40.99% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.227 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.264 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.301 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.337 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=2.063 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=0.536mA frac=30.95% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.434 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=0.761 V=3.279 FL=[]
</span><span class="ansi1 ansi36"> T=1.089 V=3.324 FL=[]
</span><span class="ansi1 ansi36"> T=1.416 V=3.369 FL=[]
</span><span class="ansi1 ansi36"> T=1.744 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=0.564mA frac=26.16% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 0.320 &lt; C &lt; 0.536 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=0.770 V=3.226 FL=[]
</span><span class="ansi1 ansi36"> T=1.097 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=1.433 V=3.255 FL=[]
</span><span class="ansi1 ansi36"> T=1.768 V=3.270 FL=[]
</span><span class="ansi1 ansi36"> T=2.088 V=3.283 FL=[]
</span><span class="ansi1 ansi36"> T=2.423 V=3.298 FL=[]
</span><span class="ansi1 ansi36"> T=2.759 V=3.311 FL=[]
</span><span class="ansi1 ansi36"> T=3.078 V=3.324 FL=[]
</span><span class="ansi1 ansi36"> T=3.413 V=3.338 FL=[]
</span><span class="ansi1 ansi36"> T=3.740 V=3.350 FL=[]
</span><span class="ansi1 ansi36"> T=4.068 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=4.396 V=3.375 FL=[]
</span><span class="ansi1 ansi36"> T=4.723 V=3.387 FL=[]
</span><span class="ansi1 ansi36"> T=5.050 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=0.469mA frac=25.25% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.421 V=3.177 FL=[]
</span><span class="ansi1 ansi36"> T=0.748 V=3.161 FL=[]
</span><span class="ansi1 ansi36"> T=1.076 V=3.145 FL=[]
</span><span class="ansi1 ansi36"> T=1.403 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=1.729 V=3.114 FL=[]
</span><span class="ansi1 ansi36"> T=2.056 V=3.099 FL=[]
</span><span class="ansi1 ansi36"> T=2.383 V=3.084 FL=[]
</span><span class="ansi1 ansi36"> T=2.710 V=3.070 FL=[]
</span><span class="ansi1 ansi36"> T=3.038 V=3.056 FL=[]
</span><span class="ansi1 ansi36"> T=3.366 V=3.041 FL=[]
</span><span class="ansi1 ansi36"> T=3.692 V=3.028 FL=[]
</span><span class="ansi1 ansi36"> T=4.019 V=3.014 FL=[]
</span><span class="ansi1 ansi36"> T=4.346 V=3.001 FL=[]
</span><span class="ansi1 ansi36"> T=4.674 V=2.987 FL=[]
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=0.374mA frac=23.37% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.182 FL=[]
</span><span class="ansi1 ansi36"> T=0.864 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=1.192 V=3.155 FL=[]
</span><span class="ansi1 ansi36"> T=1.520 V=3.144 FL=[]
</span><span class="ansi1 ansi36"> T=1.847 V=3.133 FL=[]
</span><span class="ansi1 ansi36"> T=2.173 V=3.122 FL=[]
</span><span class="ansi1 ansi36"> T=2.500 V=3.112 FL=[]
</span><span class="ansi1 ansi36"> T=2.827 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=3.155 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=3.482 V=3.081 FL=[]
</span><span class="ansi1 ansi36"> T=3.809 V=3.071 FL=[]
</span><span class="ansi1 ansi36"> T=4.136 V=3.061 FL=[]
</span><span class="ansi1 ansi36"> T=4.463 V=3.052 FL=[]
</span><span class="ansi1 ansi36"> T=4.790 V=3.042 FL=[]
</span><span class="ansi1 ansi36"> T=5.117 V=3.033 FL=[]
</span><span class="ansi1 ansi36"> T=5.443 V=3.024 FL=[]
</span><span class="ansi1 ansi36"> T=5.771 V=3.015 FL=[]
</span><span class="ansi1 ansi36"> T=6.098 V=3.006 FL=[]
</span><span class="ansi1 ansi36"> T=6.435 V=2.997 FL=[]
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=0.387mA frac=32.17% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.170 FL=[]
</span><span class="ansi1 ansi36"> T=0.758 V=3.150 FL=[]
</span><span class="ansi1 ansi36"> T=1.093 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=1.419 V=3.109 FL=[]
</span><span class="ansi1 ansi36"> T=1.747 V=3.090 FL=[]
</span><span class="ansi1 ansi36"> T=2.083 V=3.070 FL=[]
</span><span class="ansi1 ansi36"> T=2.419 V=3.051 FL=[]
</span><span class="ansi1 ansi36"> T=2.754 V=3.032 FL=[]
</span><span class="ansi1 ansi36"> T=3.090 V=3.013 FL=[]
</span><span class="ansi1 ansi36"> T=3.426 V=2.995 FL=[]
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=0.360mA frac=17.13% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.413 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=0.741 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=1.066 V=3.264 FL=[]
</span><span class="ansi1 ansi36"> T=1.395 V=3.287 FL=[]
</span><span class="ansi1 ansi36"> T=1.729 V=3.310 FL=[]
</span><span class="ansi1 ansi36"> T=2.057 V=3.333 FL=[]
</span><span class="ansi1 ansi36"> T=2.385 V=3.354 FL=[]
</span><span class="ansi1 ansi36"> T=2.710 V=3.376 FL=[]
</span><span class="ansi1 ansi36"> T=3.037 V=3.397 FL=[]
</span><span class="ansi1 ansi36"> T=3.364 V=3.400 FL=[]
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=0.496mA frac=16.82% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.223 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.256 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.288 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=1.745 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=2.071 V=3.382 FL=[]
</span><span class="ansi1 ansi36"> T=2.397 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=0.523mA frac=11.99% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.194 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.191 FL=[]
</span><span class="ansi1 ansi36"> T=1.080 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.186 FL=[]
</span><span class="ansi1 ansi36"> T=1.735 V=3.183 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.180 FL=[]
</span><span class="ansi1 ansi36"> T=2.389 V=3.178 FL=[]
</span><span class="ansi1 ansi36"> T=2.717 V=3.175 FL=[]
</span><span class="ansi1 ansi36"> T=3.044 V=3.173 FL=[]
</span><span class="ansi1 ansi36"> T=3.372 V=3.170 FL=[]
</span><span class="ansi1 ansi36"> T=3.699 V=3.168 FL=[]
</span><span class="ansi1 ansi36"> T=4.026 V=3.166 FL=[]
</span><span class="ansi1 ansi36"> T=4.354 V=3.163 FL=[]
</span><span class="ansi1 ansi36"> T=4.681 V=3.161 FL=[]
</span><span class="ansi1 ansi36"> T=5.008 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=5.336 V=3.157 FL=[]
</span><span class="ansi1 ansi36"> T=5.663 V=3.155 FL=[]
</span><span class="ansi1 ansi36"> T=5.989 V=3.153 FL=[]
</span><span class="ansi1 ansi36"> T=6.325 V=3.150 FL=[]
</span><span class="ansi1 ansi36"> T=6.662 V=3.148 FL=[]
</span><span class="ansi1 ansi36"> T=6.997 V=3.146 FL=[]
</span><span class="ansi1 ansi36"> T=7.341 V=3.144 FL=[]
</span><span class="ansi1 ansi36"> T=7.686 V=3.142 FL=[]
</span><span class="ansi1 ansi36"> T=8.026 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=8.359 V=3.138 FL=[]
</span><span class="ansi1 ansi36"> T=8.688 V=3.136 FL=[]
</span><span class="ansi1 ansi36"> T=9.015 V=3.135 FL=[]
</span><span class="ansi1 ansi36"> T=9.350 V=3.133 FL=[]
</span><span class="ansi1 ansi36"> T=9.686 V=3.131 FL=[]
</span><span class="ansi1 ansi36"> T=10.029 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=10.375 V=3.127 FL=[]
</span><span class="ansi1 ansi36"> T=10.711 V=3.126 FL=[]
</span><span class="ansi1 ansi36"> T=11.048 V=3.124 FL=[]
</span><span class="ansi1 ansi36"> T=11.376 V=3.122 FL=[]
</span><span class="ansi1 ansi36"> T=11.712 V=3.121 FL=[]
</span><span class="ansi1 ansi36"> T=12.058 V=3.119 FL=[]
</span><span class="ansi1 ansi36"> T=12.396 V=3.118 FL=[]
</span><span class="ansi1 ansi36"> T=12.741 V=3.116 FL=[]
</span><span class="ansi1 ansi36"> T=13.079 V=3.115 FL=[]
</span><span class="ansi1 ansi36"> T=13.440 V=3.113 FL=[]
</span><span class="ansi1 ansi36"> T=13.773 V=3.112 FL=[]
</span><span class="ansi1 ansi36"> T=14.109 V=3.110 FL=[]
</span><span class="ansi1 ansi36"> T=14.437 V=3.109 FL=[]
</span><span class="ansi1 ansi36"> T=14.764 V=3.107 FL=[]
</span><span class="ansi1 ansi36"> T=15.100 V=3.106 FL=[]
</span><span class="ansi1 ansi36"> T=15.429 V=3.105 FL=[]
</span><span class="ansi1 ansi36"> T=15.764 V=3.103 FL=[]
</span><span class="ansi1 ansi36"> T=16.109 V=3.102 FL=[]
</span><span class="ansi1 ansi36"> T=16.452 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=17.981 V=3.095 FL=[]
</span><span class="ansi1 ansi36"> T=18.309 V=3.094 FL=[]
</span><span class="ansi1 ansi36"> T=18.644 V=3.093 FL=[]
</span><span class="ansi1 ansi36"> T=18.979 V=3.092 FL=[]
</span><span class="ansi1 ansi36"> T=19.324 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=19.660 V=3.090 FL=[]
</span><span class="ansi1 ansi36"> T=19.987 V=3.089 FL=[]
</span><span class="ansi1 ansi36"> T=20.312 V=3.088 FL=[]
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=0.415mA frac=100.00% res=INS v=3.09 </span>
<span class="ansi1 ansi36"> T=0.433 V=3.152 FL=[]
</span><span class="ansi1 ansi36"> T=0.761 V=3.119 FL=[]
</span><span class="ansi1 ansi36"> T=1.097 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=1.432 V=3.051 FL=[]
</span><span class="ansi1 ansi36"> T=1.759 V=3.019 FL=[]
</span><span class="ansi1 ansi36"> T=2.087 V=2.988 FL=[]
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=0.320mA frac=10.43% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.421 V=3.214 FL=[]
</span><span class="ansi1 ansi36"> T=0.747 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=1.075 V=3.253 FL=[]
</span><span class="ansi1 ansi36"> T=1.401 V=3.271 FL=[]
</span><span class="ansi1 ansi36"> T=1.729 V=3.290 FL=[]
</span><span class="ansi1 ansi36"> T=2.055 V=3.308 FL=[]
</span><span class="ansi1 ansi36"> T=2.678 V=3.341 FL=[]
</span><span class="ansi1 ansi36"> T=3.019 V=3.359 FL=[]
</span><span class="ansi1 ansi36"> T=3.347 V=3.376 FL=[]
</span><span class="ansi1 ansi36"> T=3.672 V=3.393 FL=[]
</span><span class="ansi1 ansi36"> T=4.000 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=0.482mA frac=20.00% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.159 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.129 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.101 FL=[]
</span><span class="ansi1 ansi36"> T=1.410 V=3.072 FL=[]
</span><span class="ansi1 ansi36"> T=1.737 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=2.063 V=3.017 FL=[]
</span><span class="ansi1 ansi36"> T=2.392 V=2.990 FL=[]
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=0.333mA frac=11.96% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.199 FL=[]
</span><span class="ansi1 ansi36"> T=0.767 V=3.201 FL=[]
</span><span class="ansi1 ansi36"> T=1.094 V=3.203 FL=[]
</span><span class="ansi1 ansi36"> T=1.423 V=3.204 FL=[]
</span><span class="ansi1 ansi36"> T=1.749 V=3.206 FL=[]
</span><span class="ansi1 ansi36"> T=2.076 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=2.403 V=3.209 FL=[]
</span><span class="ansi1 ansi36"> T=2.730 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=3.058 V=3.212 FL=[]
</span><span class="ansi1 ansi36"> T=3.385 V=3.213 FL=[]
</span><span class="ansi1 ansi36"> T=3.712 V=3.215 FL=[]
</span><span class="ansi1 ansi36"> T=4.038 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=4.366 V=3.217 FL=[]
</span><span class="ansi1 ansi36"> T=4.693 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=5.020 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=5.348 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=5.675 V=3.223 FL=[]
</span><span class="ansi1 ansi36"> T=6.002 V=3.224 FL=[]
</span><span class="ansi1 ansi36"> T=6.329 V=3.225 FL=[]
</span><span class="ansi1 ansi36"> T=6.682 V=3.227 FL=[]
</span><span class="ansi1 ansi36"> T=7.018 V=3.228 FL=[]
</span><span class="ansi1 ansi36"> T=7.345 V=3.229 FL=[]
</span><span class="ansi1 ansi36"> T=7.671 V=3.230 FL=[]
</span><span class="ansi1 ansi36"> T=7.999 V=3.231 FL=[]
</span><span class="ansi1 ansi36"> T=8.327 V=3.232 FL=[]
</span><span class="ansi1 ansi36"> T=8.652 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=8.980 V=3.235 FL=[]
</span><span class="ansi1 ansi36"> T=9.307 V=3.236 FL=[]
</span><span class="ansi1 ansi36"> T=9.633 V=3.237 FL=[]
</span><span class="ansi1 ansi36"> T=9.959 V=3.238 FL=[]
</span><span class="ansi1 ansi36"> T=10.284 V=3.239 FL=[]
</span><span class="ansi1 ansi36"> T=10.613 V=3.240 FL=[]
</span><span class="ansi1 ansi36"> T=10.940 V=3.241 FL=[]
</span><span class="ansi1 ansi36"> T=11.268 V=3.242 FL=[]
</span><span class="ansi1 ansi36"> T=11.594 V=3.243 FL=[]
</span><span class="ansi1 ansi36"> T=11.920 V=3.243 FL=[]
</span><span class="ansi1 ansi36"> T=12.246 V=3.244 FL=[]
</span><span class="ansi1 ansi36"> T=12.574 V=3.245 FL=[]
</span><span class="ansi1 ansi36"> T=12.901 V=3.246 FL=[]
</span><span class="ansi1 ansi36"> T=13.229 V=3.247 FL=[]
</span><span class="ansi1 ansi36"> T=13.557 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=13.884 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=14.211 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=14.537 V=3.250 FL=[]
</span><span class="ansi1 ansi36"> T=14.863 V=3.251 FL=[]
</span><span class="ansi1 ansi36"> T=15.190 V=3.252 FL=[]
</span><span class="ansi1 ansi36"> T=15.518 V=3.252 FL=[]
</span><span class="ansi1 ansi36"> T=15.845 V=3.253 FL=[]
</span><span class="ansi1 ansi36"> T=16.172 V=3.254 FL=[]
</span><span class="ansi1 ansi36"> T=16.499 V=3.255 FL=[]
</span><span class="ansi1 ansi36"> T=16.826 V=3.255 FL=[]
</span><span class="ansi1 ansi36"> T=17.152 V=3.256 FL=[]
</span><span class="ansi1 ansi36"> T=17.486 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=17.813 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=18.141 V=3.258 FL=[]
</span><span class="ansi1 ansi36"> T=18.469 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=18.795 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=19.123 V=3.260 FL=[]
</span><span class="ansi1 ansi36"> T=19.450 V=3.261 FL=[]
</span><span class="ansi1 ansi36"> T=19.777 V=3.261 FL=[]
</span><span class="ansi1 ansi36"> T=20.104 V=3.262 FL=[]
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=0.428mA frac=100.00% res=INS v=3.26 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.204 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.210 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.216 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=1.736 V=3.228 FL=[]
</span><span class="ansi1 ansi36"> T=2.071 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=2.398 V=3.239 FL=[]
</span><span class="ansi1 ansi36"> T=2.734 V=3.245 FL=[]
</span><span class="ansi1 ansi36"> T=3.060 V=3.250 FL=[]
</span><span class="ansi1 ansi36"> T=3.389 V=3.255 FL=[]
</span><span class="ansi1 ansi36"> T=3.724 V=3.260 FL=[]
</span><span class="ansi1 ansi36"> T=4.042 V=3.265 FL=[]
</span><span class="ansi1 ansi36"> T=4.362 V=3.270 FL=[]
</span><span class="ansi1 ansi36"> T=4.697 V=3.275 FL=[]
</span><span class="ansi1 ansi36"> T=5.016 V=3.280 FL=[]
</span><span class="ansi1 ansi36"> T=5.352 V=3.285 FL=[]
</span><span class="ansi1 ansi36"> T=5.678 V=3.290 FL=[]
</span><span class="ansi1 ansi36"> T=6.007 V=3.294 FL=[]
</span><span class="ansi1 ansi36"> T=6.334 V=3.299 FL=[]
</span><span class="ansi1 ansi36"> T=6.660 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=6.987 V=3.307 FL=[]
</span><span class="ansi1 ansi36"> T=7.314 V=3.312 FL=[]
</span><span class="ansi1 ansi36"> T=7.642 V=3.316 FL=[]
</span><span class="ansi1 ansi36"> T=7.969 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=8.296 V=3.324 FL=[]
</span><span class="ansi1 ansi36"> T=8.624 V=3.328 FL=[]
</span><span class="ansi1 ansi36"> T=9.051 V=3.333 FL=[]
</span><span class="ansi1 ansi36"> T=9.386 V=3.337 FL=[]
</span><span class="ansi1 ansi36"> T=9.712 V=3.341 FL=[]
</span><span class="ansi1 ansi36"> T=10.037 V=3.344 FL=[]
</span><span class="ansi1 ansi36"> T=10.364 V=3.348 FL=[]
</span><span class="ansi1 ansi36"> T=10.692 V=3.351 FL=[]
</span><span class="ansi1 ansi36"> T=11.021 V=3.355 FL=[]
</span><span class="ansi1 ansi36"> T=11.346 V=3.358 FL=[]
</span><span class="ansi1 ansi36"> T=11.674 V=3.362 FL=[]
</span><span class="ansi1 ansi36"> T=12.000 V=3.365 FL=[]
</span><span class="ansi1 ansi36"> T=12.328 V=3.368 FL=[]
</span><span class="ansi1 ansi36"> T=12.655 V=3.371 FL=[]
</span><span class="ansi1 ansi36"> T=12.982 V=3.375 FL=[]
</span><span class="ansi1 ansi36"> T=13.311 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=13.637 V=3.381 FL=[]
</span><span class="ansi1 ansi36"> T=13.965 V=3.384 FL=[]
</span><span class="ansi1 ansi36"> T=14.291 V=3.386 FL=[]
</span><span class="ansi1 ansi36"> T=14.616 V=3.389 FL=[]
</span><span class="ansi1 ansi36"> T=14.944 V=3.392 FL=[]
</span><span class="ansi1 ansi36"> T=15.271 V=3.395 FL=[]
</span><span class="ansi1 ansi36"> T=15.599 V=3.398 FL=[]
</span><span class="ansi1 ansi36"> T=15.925 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=16.250 V=3.400 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=0.442mA frac=81.25% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=0.756 V=3.248 FL=[]
</span><span class="ansi1 ansi36"> T=1.083 V=3.276 FL=[]
</span><span class="ansi1 ansi36"> T=1.410 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=1.737 V=3.330 FL=[]
</span><span class="ansi1 ansi36"> T=2.065 V=3.356 FL=[]
</span><span class="ansi1 ansi36"> T=2.393 V=3.382 FL=[]
</span><span class="ansi1 ansi36"> T=2.721 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=0.509mA frac=13.60% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.439 V=3.208 FL=[]
</span><span class="ansi1 ansi36"> T=0.776 V=3.219 FL=[]
</span><span class="ansi1 ansi36"> T=1.103 V=3.229 FL=[]
</span><span class="ansi1 ansi36"> T=1.429 V=3.239 FL=[]
</span><span class="ansi1 ansi36"> T=1.757 V=3.249 FL=[]
</span><span class="ansi1 ansi36"> T=2.084 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=2.410 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=2.738 V=3.278 FL=[]
</span><span class="ansi1 ansi36"> T=3.074 V=3.288 FL=[]
</span><span class="ansi1 ansi36"> T=3.409 V=3.297 FL=[]
</span><span class="ansi1 ansi36"> T=3.737 V=3.306 FL=[]
</span><span class="ansi1 ansi36"> T=4.072 V=3.315 FL=[]
</span><span class="ansi1 ansi36"> T=4.398 V=3.323 FL=[]
</span><span class="ansi1 ansi36"> T=4.726 V=3.332 FL=[]
</span><span class="ansi1 ansi36"> T=5.054 V=3.340 FL=[]
</span><span class="ansi1 ansi36"> T=5.415 V=3.349 FL=[]
</span><span class="ansi1 ansi36"> T=5.759 V=3.358 FL=[]
</span><span class="ansi1 ansi36"> T=6.095 V=3.366 FL=[]
</span><span class="ansi1 ansi36"> T=6.430 V=3.374 FL=[]
</span><span class="ansi1 ansi36"> T=6.766 V=3.381 FL=[]
</span><span class="ansi1 ansi36"> T=7.093 V=3.389 FL=[]
</span><span class="ansi1 ansi36"> T=7.419 V=3.396 FL=[]
</span><span class="ansi1 ansi36"> T=7.748 V=3.399 FL=[]
</span><span class="ansi1 ansi36"> T=8.074 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=8.401 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=8.720 V=3.400 FL=[]
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=0.455mA frac=43.60% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.419 V=3.165 FL=[]
</span><span class="ansi1 ansi36"> T=0.746 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=1.073 V=3.116 FL=[]
</span><span class="ansi1 ansi36"> T=1.400 V=3.092 FL=[]
</span><span class="ansi1 ansi36"> T=1.728 V=3.068 FL=[]
</span><span class="ansi1 ansi36"> T=2.055 V=3.045 FL=[]
</span><span class="ansi1 ansi36"> T=2.383 V=3.022 FL=[]
</span><span class="ansi1 ansi36"> T=2.710 V=3.000 FL=[]
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=0.347mA frac=13.55% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.188 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.181 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.174 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.167 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.160 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.153 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.146 FL=[]
</span><span class="ansi1 ansi36"> T=2.716 V=3.140 FL=[]
</span><span class="ansi1 ansi36"> T=3.044 V=3.133 FL=[]
</span><span class="ansi1 ansi36"> T=3.388 V=3.127 FL=[]
</span><span class="ansi1 ansi36"> T=3.724 V=3.121 FL=[]
</span><span class="ansi1 ansi36"> T=4.051 V=3.115 FL=[]
</span><span class="ansi1 ansi36"> T=4.378 V=3.109 FL=[]
</span><span class="ansi1 ansi36"> T=4.714 V=3.103 FL=[]
</span><span class="ansi1 ansi36"> T=5.041 V=3.097 FL=[]
</span><span class="ansi1 ansi36"> T=5.368 V=3.091 FL=[]
</span><span class="ansi1 ansi36"> T=5.695 V=3.085 FL=[]
</span><span class="ansi1 ansi36"> T=6.023 V=3.080 FL=[]
</span><span class="ansi1 ansi36"> T=6.350 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=6.679 V=3.069 FL=[]
</span><span class="ansi1 ansi36"> T=7.005 V=3.064 FL=[]
</span><span class="ansi1 ansi36"> T=7.333 V=3.059 FL=[]
</span><span class="ansi1 ansi36"> T=7.660 V=3.054 FL=[]
</span><span class="ansi1 ansi36"> T=7.988 V=3.049 FL=[]
</span><span class="ansi1 ansi36"> T=8.313 V=3.044 FL=[]
</span><span class="ansi1 ansi36"> T=8.642 V=3.039 FL=[]
</span><span class="ansi1 ansi36"> T=8.970 V=3.034 FL=[]
</span><span class="ansi1 ansi36"> T=9.297 V=3.029 FL=[]
</span><span class="ansi1 ansi36"> T=9.632 V=3.025 FL=[]
</span><span class="ansi1 ansi36"> T=9.959 V=3.020 FL=[]
</span><span class="ansi1 ansi36"> T=10.287 V=3.016 FL=[]
</span><span class="ansi1 ansi36"> T=10.613 V=3.011 FL=[]
</span><span class="ansi1 ansi36"> T=10.940 V=3.007 FL=[]
</span><span class="ansi1 ansi36"> T=11.269 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=11.596 V=2.998 FL=[]
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=0.401mA frac=57.98% res=LOW v=3.00 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 85
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   384  100   123  100   261    169    359 --:--:-- --:--:-- --:--:--   359

</pre>
</body>

</html>
