Execute     source -notrace -encoding utf-8 /home/spence/Documents/misery/Vivado/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /home/spence/Documents/misery/Vivado/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls opened at Tue Apr 08 00:00:33 CDT 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(7)
Execute     add_files /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp 
INFO: [HLS 200-10] Adding design file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(8)
Execute     add_files /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h 
INFO: [HLS 200-10] Adding design file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(9)
Execute     add_files -tb /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=csr_vmul' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=csr_vmul' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(11)
Execute     set_top csr_vmul 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/spence/Documents/misery/Vivado/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1 sec.
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.06 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(10)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.07 sec.
Execute   apply_ini /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.84 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.89 seconds; current allocated memory: 659.629 MB.
Execute       set_directive_top csr_vmul -name=csr_vmul 
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'csr_vmul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling csr_vmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang csr_vmul.cpp -foptimization-record-file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/home/spence/Documents/misery/Vivado/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/autopilot -I /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp -hls-platform-db-name=/home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.cpp.clang.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp -hls-platform-db-name=/home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/clang.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/.systemc_flag -fix-errors /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/all.directive.json -fix-errors /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/autopilot -I /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.bc -hls-platform-db-name=/home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.clang.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.26 seconds; current allocated memory: 661.617 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.g.bc"  
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.g.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.0.bc > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.65 sec.
Execute       run_link_or_opt -opt -out /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=csr_vmul -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=csr_vmul -reflow-float-conversion -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.27 sec.
Execute       run_link_or_opt -out /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=csr_vmul 
INFO-FLOW: run_clang exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=csr_vmul -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/spence/Documents/misery/Vivado/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=csr_vmul -mllvm -hls-db-dir -mllvm /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 208 Compile/Link /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 260 Unroll/Inline (step 1) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 190 Unroll/Inline (step 2) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 198 Unroll/Inline (step 3) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 198 Unroll/Inline (step 4) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 437 Array/Struct (step 1) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 341 Array/Struct (step 2) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 341 Array/Struct (step 3) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 341 Array/Struct (step 4) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 374 Array/Struct (step 5) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 380 Performance (step 1) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 365 Performance (step 2) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 365 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 365 Performance (step 3) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 365 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 365 Performance (step 4) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 365 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 393 HW Transforms (step 1) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 386 HW Transforms (step 2) /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 386 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth_design_size.rpt
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-210] Disaggregating variable 'matrix'
INFO: [HLS 214-210] Disaggregating variable 'vector'
INFO: [HLS 214-210] Disaggregating variable 'out'
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'unroll_partial' is marked as complete unroll implied by the pipeline pragma (csr_vmul.cpp:87:5)
INFO: [HLS 214-291] Loop 'partials' is marked as complete unroll implied by the pipeline pragma (csr_vmul.cpp:91:7)
INFO: [HLS 214-291] Loop 'add_all' is marked as complete unroll implied by the pipeline pragma (csr_vmul.cpp:102:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'csr_vmul' completely with a factor of 16 (csr_vmul.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'add_all' (csr_vmul.cpp:102:5) in function 'csr_vmul' completely with a factor of 16 (csr_vmul.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'partials' (csr_vmul.cpp:91:7) in function 'csr_vmul' completely with a factor of 16 (csr_vmul.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'partial_sums': Complete partitioning on dimension 1. (csr_vmul.cpp:83:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_vector'(csr_vmul.cpp:48:3) has been inferred on bundle 'BUNDLE_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:48:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_col_indices'(csr_vmul.cpp:56:3) has been inferred on bundle 'BUNDLE_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:56:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_row_pointers'(csr_vmul.cpp:64:3) has been inferred on bundle 'BUNDLE_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:64:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'load_matrix_values'(csr_vmul.cpp:72:3) has been inferred on bundle 'BUNDLE_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:72:3)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'every_row'(csr_vmul.cpp:79:3) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (csr_vmul.cpp:79:3)
WARNING: [HLS 214-187] Cannot unroll loop 'unroll_partial' (csr_vmul.cpp:87:5) in function 'csr_vmul' as it has a variable trip count (csr_vmul.cpp:87:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.19 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.17 seconds; current allocated memory: 664.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 664.027 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top csr_vmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.0.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 664.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.1.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.2.prechk.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 664.559 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.g.1.bc to /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.1.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.1.tmp.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (csr_vmul.cpp:88:9) to (csr_vmul.cpp:87:5) in function 'csr_vmul'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (csr_vmul.cpp:87:5) to (csr_vmul.cpp:79:3) in function 'csr_vmul'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 687.383 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.2.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.3.bc -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 716.438 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.13 sec.
Command     elaborate done; 6.56 sec.
Execute     ap_eval exec zip -j /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'csr_vmul' ...
Execute       ap_set_top_model csr_vmul 
Execute       get_model_list csr_vmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model csr_vmul 
Execute       preproc_iomode -model csr_vmul_Pipeline_load_matrix_values 
Execute       preproc_iomode -model csr_vmul_Pipeline_load_row_pointers 
Execute       preproc_iomode -model csr_vmul_Pipeline_load_col_indices 
Execute       preproc_iomode -model csr_vmul_Pipeline_load_vector 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list csr_vmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: csr_vmul_Pipeline_load_vector csr_vmul_Pipeline_load_col_indices csr_vmul_Pipeline_load_row_pointers csr_vmul_Pipeline_load_matrix_values csr_vmul
INFO-FLOW: Configuring Module : csr_vmul_Pipeline_load_vector ...
Execute       set_default_model csr_vmul_Pipeline_load_vector 
Execute       apply_spec_resource_limit csr_vmul_Pipeline_load_vector 
INFO-FLOW: Configuring Module : csr_vmul_Pipeline_load_col_indices ...
Execute       set_default_model csr_vmul_Pipeline_load_col_indices 
Execute       apply_spec_resource_limit csr_vmul_Pipeline_load_col_indices 
INFO-FLOW: Configuring Module : csr_vmul_Pipeline_load_row_pointers ...
Execute       set_default_model csr_vmul_Pipeline_load_row_pointers 
Execute       apply_spec_resource_limit csr_vmul_Pipeline_load_row_pointers 
INFO-FLOW: Configuring Module : csr_vmul_Pipeline_load_matrix_values ...
Execute       set_default_model csr_vmul_Pipeline_load_matrix_values 
Execute       apply_spec_resource_limit csr_vmul_Pipeline_load_matrix_values 
INFO-FLOW: Configuring Module : csr_vmul ...
Execute       set_default_model csr_vmul 
Execute       apply_spec_resource_limit csr_vmul 
INFO-FLOW: Model list for preprocess: csr_vmul_Pipeline_load_vector csr_vmul_Pipeline_load_col_indices csr_vmul_Pipeline_load_row_pointers csr_vmul_Pipeline_load_matrix_values csr_vmul
INFO-FLOW: Preprocessing Module: csr_vmul_Pipeline_load_vector ...
Execute       set_default_model csr_vmul_Pipeline_load_vector 
Execute       cdfg_preprocess -model csr_vmul_Pipeline_load_vector 
Execute       rtl_gen_preprocess csr_vmul_Pipeline_load_vector 
INFO-FLOW: Preprocessing Module: csr_vmul_Pipeline_load_col_indices ...
Execute       set_default_model csr_vmul_Pipeline_load_col_indices 
Execute       cdfg_preprocess -model csr_vmul_Pipeline_load_col_indices 
Execute       rtl_gen_preprocess csr_vmul_Pipeline_load_col_indices 
INFO-FLOW: Preprocessing Module: csr_vmul_Pipeline_load_row_pointers ...
Execute       set_default_model csr_vmul_Pipeline_load_row_pointers 
Execute       cdfg_preprocess -model csr_vmul_Pipeline_load_row_pointers 
Execute       rtl_gen_preprocess csr_vmul_Pipeline_load_row_pointers 
INFO-FLOW: Preprocessing Module: csr_vmul_Pipeline_load_matrix_values ...
Execute       set_default_model csr_vmul_Pipeline_load_matrix_values 
Execute       cdfg_preprocess -model csr_vmul_Pipeline_load_matrix_values 
Execute       rtl_gen_preprocess csr_vmul_Pipeline_load_matrix_values 
INFO-FLOW: Preprocessing Module: csr_vmul ...
Execute       set_default_model csr_vmul 
Execute       cdfg_preprocess -model csr_vmul 
Execute       rtl_gen_preprocess csr_vmul 
INFO-FLOW: Model list for synthesis: csr_vmul_Pipeline_load_vector csr_vmul_Pipeline_load_col_indices csr_vmul_Pipeline_load_row_pointers csr_vmul_Pipeline_load_matrix_values csr_vmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul_Pipeline_load_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model csr_vmul_Pipeline_load_vector 
Execute       schedule -model csr_vmul_Pipeline_load_vector 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_vector'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_vector'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_vector'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.297 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.sched.adb -f 
INFO-FLOW: Finish scheduling csr_vmul_Pipeline_load_vector.
Execute       set_default_model csr_vmul_Pipeline_load_vector 
Execute       bind -model csr_vmul_Pipeline_load_vector 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.bind.adb -f 
INFO-FLOW: Finish binding csr_vmul_Pipeline_load_vector.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul_Pipeline_load_col_indices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model csr_vmul_Pipeline_load_col_indices 
Execute       schedule -model csr_vmul_Pipeline_load_col_indices 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_col_indices'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_col_indices'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_col_indices'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.297 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.sched.adb -f 
INFO-FLOW: Finish scheduling csr_vmul_Pipeline_load_col_indices.
Execute       set_default_model csr_vmul_Pipeline_load_col_indices 
Execute       bind -model csr_vmul_Pipeline_load_col_indices 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.bind.adb -f 
INFO-FLOW: Finish binding csr_vmul_Pipeline_load_col_indices.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul_Pipeline_load_row_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model csr_vmul_Pipeline_load_row_pointers 
Execute       schedule -model csr_vmul_Pipeline_load_row_pointers 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_row_pointers'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_row_pointers'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.sched.adb -f 
INFO-FLOW: Finish scheduling csr_vmul_Pipeline_load_row_pointers.
Execute       set_default_model csr_vmul_Pipeline_load_row_pointers 
Execute       bind -model csr_vmul_Pipeline_load_row_pointers 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.bind.adb -f 
INFO-FLOW: Finish binding csr_vmul_Pipeline_load_row_pointers.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul_Pipeline_load_matrix_values' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model csr_vmul_Pipeline_load_matrix_values 
Execute       schedule -model csr_vmul_Pipeline_load_matrix_values 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_matrix_values'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_matrix_values'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_matrix_values'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.sched.adb -f 
INFO-FLOW: Finish scheduling csr_vmul_Pipeline_load_matrix_values.
Execute       set_default_model csr_vmul_Pipeline_load_matrix_values 
Execute       bind -model csr_vmul_Pipeline_load_matrix_values 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 717.297 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.bind.adb -f 
INFO-FLOW: Finish binding csr_vmul_Pipeline_load_matrix_values.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csr_vmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model csr_vmul 
Execute       schedule -model csr_vmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_vector'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_col_indices'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_matrix_values'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'every_row': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 723.723 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.sched.adb -f 
INFO-FLOW: Finish scheduling csr_vmul.
Execute       set_default_model csr_vmul 
Execute       bind -model csr_vmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 723.723 MB.
Execute       syn_report -verbosereport -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.bind.adb -f 
INFO-FLOW: Finish binding csr_vmul.
Execute       get_model_list csr_vmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess csr_vmul_Pipeline_load_vector 
Execute       rtl_gen_preprocess csr_vmul_Pipeline_load_col_indices 
Execute       rtl_gen_preprocess csr_vmul_Pipeline_load_row_pointers 
Execute       rtl_gen_preprocess csr_vmul_Pipeline_load_matrix_values 
Execute       rtl_gen_preprocess csr_vmul 
INFO-FLOW: Model list for RTL generation: csr_vmul_Pipeline_load_vector csr_vmul_Pipeline_load_col_indices csr_vmul_Pipeline_load_row_pointers csr_vmul_Pipeline_load_matrix_values csr_vmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul_Pipeline_load_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model csr_vmul_Pipeline_load_vector -top_prefix csr_vmul_ -sub_prefix csr_vmul_ -mg_file /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'csr_vmul_Pipeline_load_vector' pipeline 'load_vector' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_vector/m_axi_BUNDLE_D_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul_Pipeline_load_vector'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 723.723 MB.
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl csr_vmul_Pipeline_load_vector -style xilinx -f -lang vhdl -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/vhdl/csr_vmul_csr_vmul_Pipeline_load_vector 
Execute       gen_rtl csr_vmul_Pipeline_load_vector -style xilinx -f -lang vlog -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/verilog/csr_vmul_csr_vmul_Pipeline_load_vector 
Execute       syn_report -csynth -model csr_vmul_Pipeline_load_vector -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_Pipeline_load_vector_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model csr_vmul_Pipeline_load_vector -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_Pipeline_load_vector_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model csr_vmul_Pipeline_load_vector -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model csr_vmul_Pipeline_load_vector -f -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.adb 
Execute       db_write -model csr_vmul_Pipeline_load_vector -bindview -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info csr_vmul_Pipeline_load_vector -p /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul_Pipeline_load_col_indices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model csr_vmul_Pipeline_load_col_indices -top_prefix csr_vmul_ -sub_prefix csr_vmul_ -mg_file /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'csr_vmul_Pipeline_load_col_indices' pipeline 'load_col_indices' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_col_indices/m_axi_BUNDLE_B_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul_Pipeline_load_col_indices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 723.723 MB.
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl csr_vmul_Pipeline_load_col_indices -style xilinx -f -lang vhdl -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/vhdl/csr_vmul_csr_vmul_Pipeline_load_col_indices 
Execute       gen_rtl csr_vmul_Pipeline_load_col_indices -style xilinx -f -lang vlog -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/verilog/csr_vmul_csr_vmul_Pipeline_load_col_indices 
Execute       syn_report -csynth -model csr_vmul_Pipeline_load_col_indices -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_Pipeline_load_col_indices_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model csr_vmul_Pipeline_load_col_indices -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_Pipeline_load_col_indices_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model csr_vmul_Pipeline_load_col_indices -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model csr_vmul_Pipeline_load_col_indices -f -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.adb 
Execute       db_write -model csr_vmul_Pipeline_load_col_indices -bindview -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info csr_vmul_Pipeline_load_col_indices -p /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul_Pipeline_load_row_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model csr_vmul_Pipeline_load_row_pointers -top_prefix csr_vmul_ -sub_prefix csr_vmul_ -mg_file /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'csr_vmul_Pipeline_load_row_pointers' pipeline 'load_row_pointers' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_row_pointers/m_axi_BUNDLE_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul_Pipeline_load_row_pointers'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 723.723 MB.
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl csr_vmul_Pipeline_load_row_pointers -style xilinx -f -lang vhdl -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/vhdl/csr_vmul_csr_vmul_Pipeline_load_row_pointers 
Execute       gen_rtl csr_vmul_Pipeline_load_row_pointers -style xilinx -f -lang vlog -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/verilog/csr_vmul_csr_vmul_Pipeline_load_row_pointers 
Execute       syn_report -csynth -model csr_vmul_Pipeline_load_row_pointers -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_Pipeline_load_row_pointers_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model csr_vmul_Pipeline_load_row_pointers -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_Pipeline_load_row_pointers_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model csr_vmul_Pipeline_load_row_pointers -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model csr_vmul_Pipeline_load_row_pointers -f -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.adb 
Execute       db_write -model csr_vmul_Pipeline_load_row_pointers -bindview -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info csr_vmul_Pipeline_load_row_pointers -p /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul_Pipeline_load_matrix_values' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model csr_vmul_Pipeline_load_matrix_values -top_prefix csr_vmul_ -sub_prefix csr_vmul_ -mg_file /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'csr_vmul_Pipeline_load_matrix_values' pipeline 'load_matrix_values' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'csr_vmul_Pipeline_load_matrix_values/m_axi_BUNDLE_C_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul_Pipeline_load_matrix_values'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 723.723 MB.
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl csr_vmul_Pipeline_load_matrix_values -style xilinx -f -lang vhdl -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/vhdl/csr_vmul_csr_vmul_Pipeline_load_matrix_values 
Execute       gen_rtl csr_vmul_Pipeline_load_matrix_values -style xilinx -f -lang vlog -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/verilog/csr_vmul_csr_vmul_Pipeline_load_matrix_values 
Execute       syn_report -csynth -model csr_vmul_Pipeline_load_matrix_values -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_Pipeline_load_matrix_values_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model csr_vmul_Pipeline_load_matrix_values -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_Pipeline_load_matrix_values_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model csr_vmul_Pipeline_load_matrix_values -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model csr_vmul_Pipeline_load_matrix_values -f -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.adb 
Execute       db_write -model csr_vmul_Pipeline_load_matrix_values -bindview -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info csr_vmul_Pipeline_load_matrix_values -p /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csr_vmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model csr_vmul -top_prefix  -sub_prefix csr_vmul_ -mg_file /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/BUNDLE_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/BUNDLE_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/BUNDLE_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/BUNDLE_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_row_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_col_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_non_zero_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_row_pointers' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_col_indices' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/matrix_values' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/vector_values' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/vector_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/out_values' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csr_vmul/out_count' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'csr_vmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'matrix_row_count', 'matrix_col_count', 'matrix_non_zero_count', 'vector_count', 'out_count' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'matrix_row_pointers', 'matrix_col_indices', 'matrix_values', 'vector_values' and 'out_values' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'csr_vmul'.
INFO: [RTMG 210-278] Implementing memory 'csr_vmul_local_vector_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'csr_vmul_local_col_indices_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'csr_vmul_local_row_pointers_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 730.809 MB.
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl csr_vmul -istop -style xilinx -f -lang vhdl -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/vhdl/csr_vmul 
Execute       gen_rtl csr_vmul -istop -style xilinx -f -lang vlog -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/verilog/csr_vmul 
Execute       syn_report -csynth -model csr_vmul -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model csr_vmul -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csr_vmul_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model csr_vmul -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model csr_vmul -f -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.adb 
Execute       db_write -model csr_vmul -bindview -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info csr_vmul -p /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul 
Execute       export_constraint_db -f -tool general -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.constraint.tcl 
Execute       syn_report -designview -model csr_vmul -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.design.xml 
Execute       syn_report -csynthDesign -model csr_vmul -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth.rpt -MHOut /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model csr_vmul -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model csr_vmul -o /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.protoinst 
Execute       sc_get_clocks csr_vmul 
Execute       sc_get_portdomain csr_vmul 
INFO-FLOW: Model list for RTL component generation: csr_vmul_Pipeline_load_vector csr_vmul_Pipeline_load_col_indices csr_vmul_Pipeline_load_row_pointers csr_vmul_Pipeline_load_matrix_values csr_vmul
INFO-FLOW: Handling components in module [csr_vmul_Pipeline_load_vector] ... 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.compgen.tcl 
INFO-FLOW: Found component csr_vmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model csr_vmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [csr_vmul_Pipeline_load_col_indices] ... 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.compgen.tcl 
INFO-FLOW: Found component csr_vmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model csr_vmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [csr_vmul_Pipeline_load_row_pointers] ... 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.compgen.tcl 
INFO-FLOW: Found component csr_vmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model csr_vmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [csr_vmul_Pipeline_load_matrix_values] ... 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.compgen.tcl 
INFO-FLOW: Found component csr_vmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model csr_vmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [csr_vmul] ... 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.compgen.tcl 
INFO-FLOW: Found component csr_vmul_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model csr_vmul_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component csr_vmul_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model csr_vmul_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component csr_vmul_local_vector_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model csr_vmul_local_vector_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component csr_vmul_local_col_indices_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model csr_vmul_local_col_indices_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component csr_vmul_local_row_pointers_RAM_AUTO_1R1W.
INFO-FLOW: Append model csr_vmul_local_row_pointers_RAM_AUTO_1R1W
INFO-FLOW: Found component csr_vmul_BUNDLE_A_m_axi.
INFO-FLOW: Append model csr_vmul_BUNDLE_A_m_axi
INFO-FLOW: Found component csr_vmul_BUNDLE_B_m_axi.
INFO-FLOW: Append model csr_vmul_BUNDLE_B_m_axi
INFO-FLOW: Found component csr_vmul_BUNDLE_C_m_axi.
INFO-FLOW: Append model csr_vmul_BUNDLE_C_m_axi
INFO-FLOW: Found component csr_vmul_BUNDLE_D_m_axi.
INFO-FLOW: Append model csr_vmul_BUNDLE_D_m_axi
INFO-FLOW: Found component csr_vmul_gmem_m_axi.
INFO-FLOW: Append model csr_vmul_gmem_m_axi
INFO-FLOW: Found component csr_vmul_control_s_axi.
INFO-FLOW: Append model csr_vmul_control_s_axi
INFO-FLOW: Found component csr_vmul_control_r_s_axi.
INFO-FLOW: Append model csr_vmul_control_r_s_axi
INFO-FLOW: Append model csr_vmul_Pipeline_load_vector
INFO-FLOW: Append model csr_vmul_Pipeline_load_col_indices
INFO-FLOW: Append model csr_vmul_Pipeline_load_row_pointers
INFO-FLOW: Append model csr_vmul_Pipeline_load_matrix_values
INFO-FLOW: Append model csr_vmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: csr_vmul_flow_control_loop_pipe_sequential_init csr_vmul_flow_control_loop_pipe_sequential_init csr_vmul_flow_control_loop_pipe_sequential_init csr_vmul_flow_control_loop_pipe_sequential_init csr_vmul_fadd_32ns_32ns_32_5_full_dsp_1 csr_vmul_fmul_32ns_32ns_32_4_max_dsp_1 csr_vmul_local_vector_RAM_1WNR_AUTO_1R1W csr_vmul_local_col_indices_RAM_1WNR_AUTO_1R1W csr_vmul_local_row_pointers_RAM_AUTO_1R1W csr_vmul_BUNDLE_A_m_axi csr_vmul_BUNDLE_B_m_axi csr_vmul_BUNDLE_C_m_axi csr_vmul_BUNDLE_D_m_axi csr_vmul_gmem_m_axi csr_vmul_control_s_axi csr_vmul_control_r_s_axi csr_vmul_Pipeline_load_vector csr_vmul_Pipeline_load_col_indices csr_vmul_Pipeline_load_row_pointers csr_vmul_Pipeline_load_matrix_values csr_vmul
INFO-FLOW: Generating /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model csr_vmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model csr_vmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model csr_vmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model csr_vmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model csr_vmul_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model csr_vmul_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model csr_vmul_local_vector_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model csr_vmul_local_col_indices_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model csr_vmul_local_row_pointers_RAM_AUTO_1R1W
INFO-FLOW: To file: write model csr_vmul_BUNDLE_A_m_axi
INFO-FLOW: To file: write model csr_vmul_BUNDLE_B_m_axi
INFO-FLOW: To file: write model csr_vmul_BUNDLE_C_m_axi
INFO-FLOW: To file: write model csr_vmul_BUNDLE_D_m_axi
INFO-FLOW: To file: write model csr_vmul_gmem_m_axi
INFO-FLOW: To file: write model csr_vmul_control_s_axi
INFO-FLOW: To file: write model csr_vmul_control_r_s_axi
INFO-FLOW: To file: write model csr_vmul_Pipeline_load_vector
INFO-FLOW: To file: write model csr_vmul_Pipeline_load_col_indices
INFO-FLOW: To file: write model csr_vmul_Pipeline_load_row_pointers
INFO-FLOW: To file: write model csr_vmul_Pipeline_load_matrix_values
INFO-FLOW: To file: write model csr_vmul
INFO-FLOW: Generating /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/spence/Documents/misery/Vivado/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/vhdl' dstVlogDir='/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/vlog' tclDir='/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db' modelList='csr_vmul_flow_control_loop_pipe_sequential_init
csr_vmul_flow_control_loop_pipe_sequential_init
csr_vmul_flow_control_loop_pipe_sequential_init
csr_vmul_flow_control_loop_pipe_sequential_init
csr_vmul_fadd_32ns_32ns_32_5_full_dsp_1
csr_vmul_fmul_32ns_32ns_32_4_max_dsp_1
csr_vmul_local_vector_RAM_1WNR_AUTO_1R1W
csr_vmul_local_col_indices_RAM_1WNR_AUTO_1R1W
csr_vmul_local_row_pointers_RAM_AUTO_1R1W
csr_vmul_BUNDLE_A_m_axi
csr_vmul_BUNDLE_B_m_axi
csr_vmul_BUNDLE_C_m_axi
csr_vmul_BUNDLE_D_m_axi
csr_vmul_gmem_m_axi
csr_vmul_control_s_axi
csr_vmul_control_r_s_axi
csr_vmul_Pipeline_load_vector
csr_vmul_Pipeline_load_col_indices
csr_vmul_Pipeline_load_row_pointers
csr_vmul_Pipeline_load_matrix_values
csr_vmul
' expOnly='0'
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.compgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.compgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.compgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.compgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 739.156 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='csr_vmul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='csr_vmul_flow_control_loop_pipe_sequential_init
csr_vmul_flow_control_loop_pipe_sequential_init
csr_vmul_flow_control_loop_pipe_sequential_init
csr_vmul_flow_control_loop_pipe_sequential_init
csr_vmul_fadd_32ns_32ns_32_5_full_dsp_1
csr_vmul_fmul_32ns_32ns_32_4_max_dsp_1
csr_vmul_local_vector_RAM_1WNR_AUTO_1R1W
csr_vmul_local_col_indices_RAM_1WNR_AUTO_1R1W
csr_vmul_local_row_pointers_RAM_AUTO_1R1W
csr_vmul_BUNDLE_A_m_axi
csr_vmul_BUNDLE_B_m_axi
csr_vmul_BUNDLE_C_m_axi
csr_vmul_BUNDLE_D_m_axi
csr_vmul_gmem_m_axi
csr_vmul_control_s_axi
csr_vmul_control_r_s_axi
csr_vmul_Pipeline_load_vector
csr_vmul_Pipeline_load_col_indices
csr_vmul_Pipeline_load_row_pointers
csr_vmul_Pipeline_load_matrix_values
csr_vmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.tbgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.compgen.dataonly.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.compgen.dataonly.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.compgen.dataonly.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.compgen.dataonly.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.rtl_wrap.cfg.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.compgen.dataonly.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_vector.tbgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_col_indices.tbgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_row_pointers.tbgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul_Pipeline_load_matrix_values.tbgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.tbgen.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/csr_vmul.constraint.tcl 
Execute       sc_get_clocks csr_vmul 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/impl/misc/csr_vmul_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/spence/Documents/misery/college/RES/csr_vmul/csr_vmul/csr_vmul/hls/impl/misc/csr_vmul_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME BUNDLE_A_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME BUNDLE_A DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME BUNDLE_B_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME BUNDLE_B DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME BUNDLE_C_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME BUNDLE_C DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME BUNDLE_D_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME BUNDLE_D DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST csr_vmul MODULE2INSTS {csr_vmul csr_vmul csr_vmul_Pipeline_load_vector grp_csr_vmul_Pipeline_load_vector_fu_1572 csr_vmul_Pipeline_load_col_indices grp_csr_vmul_Pipeline_load_col_indices_fu_1581 csr_vmul_Pipeline_load_row_pointers grp_csr_vmul_Pipeline_load_row_pointers_fu_1590 csr_vmul_Pipeline_load_matrix_values grp_csr_vmul_Pipeline_load_matrix_values_fu_1599} INST2MODULE {csr_vmul csr_vmul grp_csr_vmul_Pipeline_load_vector_fu_1572 csr_vmul_Pipeline_load_vector grp_csr_vmul_Pipeline_load_col_indices_fu_1581 csr_vmul_Pipeline_load_col_indices grp_csr_vmul_Pipeline_load_row_pointers_fu_1590 csr_vmul_Pipeline_load_row_pointers grp_csr_vmul_Pipeline_load_matrix_values_fu_1599 csr_vmul_Pipeline_load_matrix_values} INSTDATA {csr_vmul {DEPTH 1 CHILDREN {grp_csr_vmul_Pipeline_load_vector_fu_1572 grp_csr_vmul_Pipeline_load_col_indices_fu_1581 grp_csr_vmul_Pipeline_load_row_pointers_fu_1590 grp_csr_vmul_Pipeline_load_matrix_values_fu_1599}} grp_csr_vmul_Pipeline_load_vector_fu_1572 {DEPTH 2 CHILDREN {}} grp_csr_vmul_Pipeline_load_col_indices_fu_1581 {DEPTH 2 CHILDREN {}} grp_csr_vmul_Pipeline_load_row_pointers_fu_1590 {DEPTH 2 CHILDREN {}} grp_csr_vmul_Pipeline_load_matrix_values_fu_1599 {DEPTH 2 CHILDREN {}}} MODULEDATA {csr_vmul_Pipeline_load_vector {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln48_fu_104_p2 SOURCE csr_vmul.cpp:48 VARIABLE icmp_ln48 LOOP load_vector BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_110_p2 SOURCE csr_vmul.cpp:48 VARIABLE add_ln48 LOOP load_vector BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} csr_vmul_Pipeline_load_col_indices {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln56_fu_104_p2 SOURCE csr_vmul.cpp:56 VARIABLE icmp_ln56 LOOP load_col_indices BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_110_p2 SOURCE csr_vmul.cpp:56 VARIABLE add_ln56 LOOP load_col_indices BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} csr_vmul_Pipeline_load_row_pointers {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln64_fu_104_p2 SOURCE csr_vmul.cpp:64 VARIABLE icmp_ln64 LOOP load_row_pointers BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_110_p2 SOURCE csr_vmul.cpp:64 VARIABLE add_ln64 LOOP load_row_pointers BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} csr_vmul_Pipeline_load_matrix_values {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln72_fu_104_p2 SOURCE csr_vmul.cpp:72 VARIABLE icmp_ln72 LOOP load_matrix_values BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_110_p2 SOURCE csr_vmul.cpp:72 VARIABLE add_ln72 LOOP load_matrix_values BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} csr_vmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_vector_U SOURCE csr_vmul.cpp:46 VARIABLE local_vector LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1024 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_col_indices_U SOURCE csr_vmul.cpp:54 VARIABLE local_col_indices LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 1024 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_pointers_U SOURCE csr_vmul.cpp:62 VARIABLE local_row_pointers LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_matrix_values_U SOURCE csr_vmul.cpp:70 VARIABLE local_matrix_values LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1024 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln48_fu_1647_p2 SOURCE csr_vmul.cpp:48 VARIABLE icmp_ln48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_1667_p3 SOURCE csr_vmul.cpp:48 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln56_fu_1675_p2 SOURCE csr_vmul.cpp:56 VARIABLE icmp_ln56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_36_fu_1695_p3 SOURCE csr_vmul.cpp:56 VARIABLE empty_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_fu_1703_p2 SOURCE csr_vmul.cpp:44 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln64_fu_1709_p2 SOURCE csr_vmul.cpp:64 VARIABLE icmp_ln64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_38_fu_1729_p3 SOURCE csr_vmul.cpp:64 VARIABLE empty_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln79_fu_1747_p2 SOURCE csr_vmul.cpp:79 VARIABLE icmp_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_41_fu_1777_p3 SOURCE csr_vmul.cpp:79 VARIABLE empty_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln79_1_fu_1854_p2 SOURCE csr_vmul.cpp:79 VARIABLE icmp_ln79_1 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next20_fu_1859_p2 SOURCE {} VARIABLE indvars_iv_next20 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln87_fu_1878_p2 SOURCE csr_vmul.cpp:87 VARIABLE icmp_ln87 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_1901_p2 SOURCE csr_vmul.cpp:87 VARIABLE add_ln87 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln87_1_fu_1911_p2 SOURCE csr_vmul.cpp:87 VARIABLE icmp_ln87_1 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln87_fu_1917_p3 SOURCE csr_vmul.cpp:87 VARIABLE select_ln87 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln87_2_fu_1925_p2 SOURCE csr_vmul.cpp:87 VARIABLE icmp_ln87_2 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_1930_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_fu_1979_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_1988_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_1 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_1_fu_1994_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_1 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_1 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_2_fu_2003_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_2 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_2_fu_2009_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_2 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_2 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_3_fu_2018_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_3 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_3_fu_2024_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_3 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_3 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_4_fu_2033_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_4 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_4_fu_2039_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_4 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_4 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_5_fu_2048_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_5 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_5_fu_2054_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_5 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_5 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_6_fu_2063_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_6 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_6_fu_2069_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_6 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_6 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_7_fu_2078_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_7 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_7_fu_2084_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_7 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_7 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_8_fu_2093_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_8 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_8_fu_2099_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_8 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_8 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_9_fu_2108_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_9 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_9_fu_2114_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_9 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_9 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_10_fu_2123_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_10 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_10_fu_2129_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_10 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_10 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_11_fu_2138_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_11 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_11_fu_2144_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_11 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_11 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_12_fu_2153_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_12 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_12_fu_2159_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_12 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_12 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_13_fu_2168_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_13 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_13_fu_2174_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_13 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_13 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_14_fu_2183_p2 SOURCE csr_vmul.cpp:91 VARIABLE add_ln91_14 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_14_fu_2189_p2 SOURCE csr_vmul.cpp:91 VARIABLE icmp_ln91_14 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE partial_sums_14 LOOP unroll_partial BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_3_fu_2199_p2 SOURCE csr_vmul.cpp:87 VARIABLE add_ln87_3 LOOP unroll_partial BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_fu_1936_p2 SOURCE csr_vmul.cpp:87 VARIABLE xor_ln87 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_1941_p2 SOURCE csr_vmul.cpp:87 VARIABLE add_ln87_1 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_2_fu_1964_p2 SOURCE csr_vmul.cpp:87 VARIABLE add_ln87_2 LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE csr_vmul.cpp:95 VARIABLE mul_le LOOP every_row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE phitmp LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME true_sum_fu_2210_p3 SOURCE csr_vmul.cpp:87 VARIABLE true_sum LOOP every_row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_1 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_2 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_3 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_4 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_5 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_6 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_7 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_8 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_9 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_10 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_11 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_12 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_13 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_14 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE csr_vmul.cpp:104 VARIABLE true_sum_15 LOOP every_row BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 5 BRAM 17 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 750.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for csr_vmul.
INFO: [VLOG 209-307] Generating Verilog RTL for csr_vmul.
Execute       syn_report -model csr_vmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.82 MHz
Command     autosyn done; 1.39 sec.
Command   csynth_design done; 7.99 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
