Sebastian Altmeyer , Claire Maiza , Jan Reineke, Resilience analysis: tightening the CRPD bound for set-associative caches, ACM SIGPLAN Notices, v.45 n.4, April 2010[doi>10.1145/1755951.1755911]
L. C. Aparicio , J. Segarra , C. Rodríguez , J. L. Villarroel , V. Viñals, Avoiding the WCET Overestimation on LRU Instruction Cache, Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.393-398, August 25-27, 2008[doi>10.1109/RTCSA.2008.10]
Luis C. Aparicio , Juan Segarra , Clemente Rodriguez , Victor Vinals, Combining Prefetch with Instruction Cache Locking in Multitasking Real-Time Systems, Proceedings of the 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications, p.319-328, August 23-25, 2010[doi>10.1109/RTCSA.2010.8]
Luis C. Aparicio , Juan Segarra , Clemente Rodríguez , Víctor Viñals, Improving the WCET computation in the presence of a lockable instruction cache in multitasking real-time systems, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.7, p.695-706, August, 2011[doi>10.1016/j.sysarc.2010.08.008]
Michael J. Geiger , Sally A. McKee , Gary S. Tyson, Beyond basic region caching: specializing cache structures for high performance and energy conservation, Proceedings of the First international conference on High Performance Embedded Architectures and Compilers, November 17-January 18, 2005, Barcelona, Spain[doi>10.1007/11587514_8]
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: a compiler framework for analyzing and tuning memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.4, p.703-746, July 1999[doi>10.1145/325478.325479]
Antonio González , Carlos Aliagas , Mateo Valero, A data cache with multiple caching strategies tuned to different types of locality, Proceedings of the 9th international conference on Supercomputing, p.338-347, July 03-07, 1995, Barcelona, Spain[doi>10.1145/224538.224622]
R. Gonzalez-Alberquilla , F. Castro , L. Pinuel , F. Tirado, Stack filter: Reducing L1 data cache power consumption, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.12, p.685-695, December, 2010[doi>10.1016/j.sysarc.2010.10.002]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Hsien-Hsin S. Lee , Gary S. Tyson, Region-based caching: an energy-delay efficient memory architecture for embedded processors, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.120-127, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354898]
Y.-T. S. Li , S. Malik , A. Wolfe, Cache modeling for real-time software: beyond direct mapped instruction caches, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.254, December 04-06, 1996
Thomas Lundqvist , Per Stenström, An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution, Real-Time Systems, v.17 n.2-3, p.183-207, Nov. 1999[doi>10.1023/A:1008138407139]
A. Martí Campoy, Á. Perles Ivars, and J. V. Busquets Mataix. 2001. Static use of locking caches in multitask preemptive real-time systems. In Proceedings of the IEEE Real-Time Embedded System Workshop.
A. Martí Campoy, Á. Perles Ivars, F. Rodríguez, and J. V. Busquets Mataix. 2003a. Static use of locking caches vs. dynamic use of locking caches for real-time systems. In Proceedings of the Canadian Conference on Electrical and Computer Engineering.
A. Martí Campoy, S. Sáez, Á. Perles Ivars, and J. V. Busquets Mataix. 2003b. Performance comparison of locking caches under static and dynamic schedulers. In Proceedings of the 27th IFAC/IFIP/IEEE Workshop on Real-Time Programming.
Microprocessor-Report. 2008. Chart watch: High-performance embedded processor cores. Microprocessor Report 22, 26--27.
N. Muralimanohar, T. Balasubramonian, and N. P. Jouppi. 2007. Cacti 6.0: A Tool to Understand Large Caches. Technical Report. University of Utah and Hewlett Packard Laboratories.
Isabelle Puaut, WCET-Centric Software-controlled Instruction Caches for Hard Real-Time Systems, Proceedings of the 18th Euromicro Conference on Real-Time Systems, p.217-226, July 05-07, 2006[doi>10.1109/ECRTS.2006.32]
Isabelle Puaut , David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.114, December 03-05, 2002
Isabelle Puaut , Christophe Pais, Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Rakesh Reddy , Peter Petrov, Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289917]
Francesca Rossi , Peter van Beek , Toby Walsh, Handbook of Constraint Programming (Foundations of Artificial Intelligence), Elsevier Science Inc., New York, NY, 2006
Seoul National University Real-Time Research Group. 2008. SNU-RT benchmark suite for worst case timing analysis.
Lui Sha , Tarek Abdelzaher , Karl-Erik Årzén , Anton Cervin , Theodore Baker , Alan Burns , Giorgio Buttazzo , Marco Caccamo , John Lehoczky , Aloysius K. Mok, Real Time Scheduling Theory: A Historical Perspective, Real-Time Systems, v.28 n.2-3, p.101-155, November-December 2004[doi>10.1023/B:TIME.0000045315.61234.1e]
Vivy Suhendra , Tulika Mitra, Exploring locking & partitioning for predictable shared caches on multi-cores, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391545]
Henrik Theiling , Christian Ferdinand , Reinhard Wilhelm, Fast and Precise WCET Prediction by Separated Cache andPath Analyses, Real-Time Systems, v.18 n.2/3, p.157-179, May 2000[doi>10.1023/A:1008141130870]
Gary Tyson , Matthew Farrens , John Matthews , Andrew R. Pleszkun, A modified approach to data cache management, Proceedings of the 28th annual international symposium on Microarchitecture, p.93-103, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Gang-Ryung Uh , Yuhong Wang , David Whalley , Sanjay Jinturkar , Chris Burns , Vincent Cao, Effective exploitation of a zero overhead loop buffer, ACM SIGPLAN Notices, v.34 n.7, p.10-19, July 1999[doi>10.1145/315253.314419]
Xavier Vera , Björn Lisper , Jingling Xue, Data Caches in Multitasking Hard Real-Time Systems, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.154, December 03-05, 2003
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for tight timing calculations, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.1, p.1-38, December 2007[doi>10.1145/1324969.1324973]
S. A. Ward and R. H. Halstead. 2002. Computation Structures. Kluwer Academics.
Randall T. White , Christopher A. Healy , David B. Whalley , Frank Mueller , Marion G. Harmon, Timing Analysis for Data Caches and Set-Associative Caches, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.192, June 09-11, 1997
Jack Whitham , Neil Audsley, Studying the Applicability of the Scratchpad Memory Management Unit, Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium, p.205-214, April 12-15, 2010[doi>10.1109/RTAS.2010.21]
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, ACM SIGPLAN Notices, v.26 n.6, p.30-44, June 1991[doi>10.1145/113446.113449]
Jingling Xue , Xavier Vera, Efficient and Accurate Analytical Modeling of Whole-Program Data Cache Behavior, IEEE Transactions on Computers, v.53 n.5, p.547-566, May 2004[doi>10.1109/TC.2004.1275296]
