<profile>

<section name = "Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2'" level="0">
<item name = "Date">Tue Nov 25 01:19:44 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">final_nn_fpga_tanh</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.082 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">647, 647, 6.470 us, 6.470 us, 641, 641, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_45_1_VITIS_LOOP_47_2">645, 645, 7, 1, 1, 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 7, 2, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 259, 96, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U47">mac_muladd_16s_9s_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="B2_U">nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R, 0, 7, 2, 0, 10, 7, 1, 70</column>
<column name="W2_U">nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R, 1, 0, 0, 0, 640, 9, 1, 5760</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_2_fu_292_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln45_1_fu_156_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln45_fu_173_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln47_fu_201_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln49_1_fu_237_p2">+, 0, 0, 17, 10, 10</column>
<column name="icmp_ln45_fu_150_p2">icmp, 0, 0, 17, 10, 10</column>
<column name="icmp_ln47_1_fu_207_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln47_fu_179_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln45_1_fu_193_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln45_2_fu_264_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln45_fu_185_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_60">9, 2, 16, 32</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_acc_load">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="i_2_fu_68">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_72">9, 2, 10, 20</column>
<column name="j_fu_64">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_60">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="i_2_fu_68">4, 0, 4, 0</column>
<column name="icmp_ln47_1_reg_362">1, 0, 1, 0</column>
<column name="icmp_ln47_reg_345">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_72">10, 0, 10, 0</column>
<column name="j_fu_64">7, 0, 7, 0</column>
<column name="output_addr_reg_396">4, 0, 4, 0</column>
<column name="select_ln45_1_reg_356">4, 0, 4, 0</column>
<column name="select_ln45_reg_350">7, 0, 7, 0</column>
<column name="icmp_ln47_1_reg_362">64, 32, 1, 0</column>
<column name="icmp_ln47_reg_345">64, 32, 1, 0</column>
<column name="select_ln45_1_reg_356">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2, return value</column>
<column name="h1_address0">out, 6, ap_memory, h1, array</column>
<column name="h1_ce0">out, 1, ap_memory, h1, array</column>
<column name="h1_q0">in, 16, ap_memory, h1, array</column>
<column name="output_r_address0">out, 4, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
