

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config5_s'
================================================================
* Date:           Sun May 25 00:12:56 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.256 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_70_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_70_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 2 'read' 'kernel_window_70_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_69_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_69_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 3 'read' 'kernel_window_69_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_68_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_68_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 4 'read' 'kernel_window_68_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_67_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_67_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 5 'read' 'kernel_window_67_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_65_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_65_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 6 'read' 'kernel_window_65_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_64_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_64_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 7 'read' 'kernel_window_64_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_62_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_62_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 8 'read' 'kernel_window_62_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_60_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_60_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 9 'read' 'kernel_window_60_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_59_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_59_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 10 'read' 'kernel_window_59_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_56_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_56_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 11 'read' 'kernel_window_56_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_47_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_47_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 12 'read' 'kernel_window_47_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_46_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_46_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 13 'read' 'kernel_window_46_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_window_45_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_45_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 14 'read' 'kernel_window_45_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_window_44_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_44_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 15 'read' 'kernel_window_44_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_window_43_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_43_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 16 'read' 'kernel_window_43_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_window_42_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_42_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 17 'read' 'kernel_window_42_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_window_41_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_41_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 18 'read' 'kernel_window_41_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_window_40_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_40_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 19 'read' 'kernel_window_40_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_window_39_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_39_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 20 'read' 'kernel_window_39_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_window_38_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_38_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 21 'read' 'kernel_window_38_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_window_37_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_37_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 22 'read' 'kernel_window_37_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_window_35_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_35_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 23 'read' 'kernel_window_35_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_window_34_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_34_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 24 'read' 'kernel_window_34_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_window_23_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_23_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 25 'read' 'kernel_window_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_window_22_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_22_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 26 'read' 'kernel_window_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_window_21_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_21_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 27 'read' 'kernel_window_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_window_20_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_20_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 28 'read' 'kernel_window_20_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_window_19_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_19_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 29 'read' 'kernel_window_19_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_window_17_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_17_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 30 'read' 'kernel_window_17_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_window_16_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_16_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 31 'read' 'kernel_window_16_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_window_15_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_15_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 32 'read' 'kernel_window_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_window_14_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_14_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 33 'read' 'kernel_window_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_window_11_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_11_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 34 'read' 'kernel_window_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_window_9_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_9_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 35 'read' 'kernel_window_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 36 'read' 'kernel_window_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_elem_data_7_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 37 'read' 'in_elem_data_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_elem_data_6_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 38 'read' 'in_elem_data_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%in_elem_data_5_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 39 'read' 'in_elem_data_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_elem_data_4_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 40 'read' 'in_elem_data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 41 'read' 'in_elem_data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 42 'read' 'in_elem_data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 43 'read' 'in_elem_data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 44 'read' 'in_elem_data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.62ns)   --->   "%DataOut_V_16 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_0_0, i64 0, i64 31), i4 %in_elem_data_0_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 46 'memshiftread' 'DataOut_V_16' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 47 [1/1] (1.62ns)   --->   "%DataOut_V_17 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_1_0, i64 0, i64 31), i4 %DataOut_V_16, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 47 'memshiftread' 'DataOut_V_17' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 48 [1/1] (1.62ns)   --->   "%DataOut_V_18 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_0_1, i64 0, i64 31), i4 %in_elem_data_1_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 48 'memshiftread' 'DataOut_V_18' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 49 [1/1] (1.62ns)   --->   "%DataOut_V_19 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_1_1, i64 0, i64 31), i4 %DataOut_V_18, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 49 'memshiftread' 'DataOut_V_19' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 50 [1/1] (1.62ns)   --->   "%DataOut_V_20 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_0_2, i64 0, i64 31), i4 %in_elem_data_2_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 50 'memshiftread' 'DataOut_V_20' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 51 [1/1] (1.62ns)   --->   "%DataOut_V_6 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_1_2, i64 0, i64 31), i4 %DataOut_V_20, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 51 'memshiftread' 'DataOut_V_6' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 52 [1/1] (1.62ns)   --->   "%DataOut_V_21 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_0_3, i64 0, i64 31), i4 %in_elem_data_3_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 52 'memshiftread' 'DataOut_V_21' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 53 [1/1] (1.62ns)   --->   "%DataOut_V_22 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_1_3, i64 0, i64 31), i4 %DataOut_V_21, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 53 'memshiftread' 'DataOut_V_22' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 54 [1/1] (1.62ns)   --->   "%DataOut_V_23 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_0_4, i64 0, i64 31), i4 %in_elem_data_4_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 54 'memshiftread' 'DataOut_V_23' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 55 [1/1] (1.62ns)   --->   "%DataOut_V_24 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_1_4, i64 0, i64 31), i4 %DataOut_V_23, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 55 'memshiftread' 'DataOut_V_24' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 56 [1/1] (1.62ns)   --->   "%DataOut_V_25 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_0_5, i64 0, i64 31), i4 %in_elem_data_5_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 56 'memshiftread' 'DataOut_V_25' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 57 [1/1] (1.62ns)   --->   "%DataOut_V_26 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_1_5, i64 0, i64 31), i4 %DataOut_V_25, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 57 'memshiftread' 'DataOut_V_26' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 58 [1/1] (1.62ns)   --->   "%DataOut_V_27 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_0_6, i64 0, i64 31), i4 %in_elem_data_6_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 58 'memshiftread' 'DataOut_V_27' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 59 [1/1] (1.62ns)   --->   "%DataOut_V_28 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_1_6, i64 0, i64 31), i4 %DataOut_V_27, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 59 'memshiftread' 'DataOut_V_28' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 60 [1/1] (1.62ns)   --->   "%DataOut_V_29 = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_0_7, i64 0, i64 31), i4 %in_elem_data_7_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 60 'memshiftread' 'DataOut_V_29' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 61 [1/1] (1.62ns)   --->   "%DataOut_V = call i4 @"_ssdm_op_MemShiftRead.[32 x i4]P"(i4* getelementptr inbounds ([32 x i4]* @line_buffer_Array_V_1_1_7, i64 0, i64 31), i4 %DataOut_V_29, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 61 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 4> <Depth = 32> <ShiftMem>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%newret = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } undef, i4 %kernel_window_8_V_read_1, 0" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 62 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret, i4 %kernel_window_9_V_read_1, 1" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 63 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret1, i4 %kernel_window_11_V_read_1, 2" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 64 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret2, i4 %kernel_window_14_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 65 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret3, i4 %kernel_window_15_V_read_1, 4" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 66 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret4, i4 %kernel_window_34_V_read_1, 5" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 67 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret5, i4 %kernel_window_35_V_read_1, 6" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 68 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%newret7 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret6, i4 %kernel_window_37_V_read_1, 7" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 69 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%newret8 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret7, i4 %kernel_window_38_V_read_1, 8" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 70 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%newret9 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret8, i4 %kernel_window_39_V_read_1, 9" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 71 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%newret10 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret9, i4 %kernel_window_56_V_read_1, 10" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 72 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%newret11 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret10, i4 %kernel_window_59_V_read_1, 11" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 73 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%newret12 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret11, i4 %kernel_window_60_V_read_1, 12" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 74 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%newret13 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret12, i4 %kernel_window_62_V_read_1, 13" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 75 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%newret14 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret13, i4 %kernel_window_16_V_read_1, 14" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 76 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%newret15 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret14, i4 %kernel_window_17_V_read_1, 15" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 77 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%newret16 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret15, i4 %kernel_window_19_V_read_1, 16" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 78 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%newret17 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret16, i4 %kernel_window_20_V_read_1, 17" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 79 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%newret18 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret17, i4 %kernel_window_21_V_read_1, 18" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 80 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%newret19 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret18, i4 %kernel_window_22_V_read_1, 19" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 81 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%newret20 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret19, i4 %kernel_window_23_V_read_1, 20" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 82 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%newret21 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret20, i4 %DataOut_V_17, 21" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 83 'insertvalue' 'newret21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%newret22 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret21, i4 %DataOut_V_19, 22" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 84 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%newret23 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret22, i4 %DataOut_V_22, 23" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 85 'insertvalue' 'newret23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%newret24 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret23, i4 %DataOut_V_24, 24" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 86 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%newret25 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret24, i4 %DataOut_V_26, 25" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 87 'insertvalue' 'newret25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%newret26 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret25, i4 %DataOut_V_28, 26" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 88 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%newret27 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret26, i4 %DataOut_V, 27" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 89 'insertvalue' 'newret27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%newret28 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret27, i4 %kernel_window_40_V_read_1, 28" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 90 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%newret29 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret28, i4 %kernel_window_41_V_read_1, 29" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 91 'insertvalue' 'newret29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%newret30 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret29, i4 %kernel_window_42_V_read_1, 30" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 92 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%newret31 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret30, i4 %kernel_window_43_V_read_1, 31" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 93 'insertvalue' 'newret31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%newret32 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret31, i4 %kernel_window_44_V_read_1, 32" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 94 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%newret33 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret32, i4 %kernel_window_45_V_read_1, 33" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 95 'insertvalue' 'newret33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%newret34 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret33, i4 %kernel_window_46_V_read_1, 34" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 96 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%newret35 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret34, i4 %kernel_window_47_V_read_1, 35" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 97 'insertvalue' 'newret35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%newret36 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret35, i4 %DataOut_V_16, 36" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 98 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%newret37 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret36, i4 %DataOut_V_18, 37" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 99 'insertvalue' 'newret37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%newret38 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret37, i4 %DataOut_V_20, 38" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 100 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%newret39 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret38, i4 %DataOut_V_21, 39" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 101 'insertvalue' 'newret39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%newret40 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret39, i4 %DataOut_V_23, 40" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 102 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%newret41 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret40, i4 %DataOut_V_25, 41" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 103 'insertvalue' 'newret41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%newret42 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret41, i4 %DataOut_V_27, 42" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 104 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%newret43 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret42, i4 %DataOut_V_29, 43" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 105 'insertvalue' 'newret43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%newret44 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret43, i4 %kernel_window_64_V_read_1, 44" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 106 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%newret45 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret44, i4 %kernel_window_65_V_read_1, 45" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 107 'insertvalue' 'newret45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%newret46 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret45, i4 %kernel_window_67_V_read_1, 46" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 108 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%newret47 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret46, i4 %kernel_window_68_V_read_1, 47" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 109 'insertvalue' 'newret47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%newret48 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret47, i4 %kernel_window_69_V_read_1, 48" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 110 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%newret49 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret48, i4 %kernel_window_70_V_read_1, 49" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 111 'insertvalue' 'newret49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%newret50 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret49, i4 %in_elem_data_0_V_read_1, 50" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 112 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%newret51 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret50, i4 %in_elem_data_1_V_read_1, 51" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 113 'insertvalue' 'newret51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%newret52 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret51, i4 %in_elem_data_2_V_read_1, 52" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 114 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%newret53 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret52, i4 %in_elem_data_3_V_read_1, 53" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 115 'insertvalue' 'newret53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%newret54 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret53, i4 %in_elem_data_4_V_read_1, 54" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 116 'insertvalue' 'newret54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%newret55 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret54, i4 %in_elem_data_5_V_read_1, 55" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 117 'insertvalue' 'newret55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%newret56 = insertvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret55, i4 %in_elem_data_6_V_read_1, 56" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 118 'insertvalue' 'newret56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "ret { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %newret56" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 119 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	wire read on port 'in_elem_data_7_V_read' (firmware/nnet_utils/nnet_conv_stream.h:216) [79]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:241) [102]  (1.63 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:241) [103]  (1.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
