Release 11.4 - xst L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: score_display_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "score_display_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "score_display_top"
Output Format                      : NGC
Target Device                      : xc3s200-5-vq100

---- Source Options
Top Module Name                    : score_display_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : score_display_top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_counter.vhd" in Library work.
Entity <score_counter> compiled.
Entity <score_counter> (Architecture <score_counter_arch>) compiled.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/bin_to_bcd_dec.vhd" in Library work.
Architecture bin_to_bcd_dec_arch of Entity bin_to_bcd_dec is up to date.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/seven_seg_dec.vhd" in Library work.
Architecture seven_seg_dec_arch of Entity seven_seg_dec is up to date.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd" in Library work.
Architecture reset_gen_pkg of Entity reset_gen_pkg is up to date.
Architecture arch_reset_gen of Entity reset_gen is up to date.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display.vhd" in Library work.
Architecture score_display_arch of Entity score_display is up to date.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd" in Library work.
Architecture debounce_pkg of Entity debounce_pkg is up to date.
Architecture debounce_arch of Entity debounce is up to date.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display_top.vhd" in Library work.
Entity <score_display_top> compiled.
Entity <score_display_top> (Architecture <score_display_top_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <score_display_top> in library <work> (architecture <score_display_top_arch>) with generics.
	clk_frequency_in_hz = 50000000
	debounce_clks = 100000
	led_refresh_rate_in_hz = 1000

Analyzing hierarchy for entity <reset_gen> in library <work> (architecture <arch_reset_gen>) with generics.
	reset_clks = 10

Analyzing hierarchy for entity <score_display> in library <work> (architecture <score_display_arch>) with generics.
	score_max = 15

Analyzing hierarchy for entity <debounce> in library <work> (architecture <debounce_arch>) with generics.
	debounce_clks = 100000

Analyzing hierarchy for entity <score_counter> in library <work> (architecture <score_counter_arch>) with generics.
	score_max = 15

Analyzing hierarchy for entity <bin_to_bcd_dec> in library <work> (architecture <bin_to_bcd_dec_arch>) with generics.
	score_max = 15

Analyzing hierarchy for entity <seven_seg_dec> in library <work> (architecture <seven_seg_dec_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <score_display_top> in library <work> (Architecture <score_display_top_arch>).
	clk_frequency_in_hz = 50000000
	debounce_clks = 100000
	led_refresh_rate_in_hz = 1000
Entity <score_display_top> analyzed. Unit <score_display_top> generated.

Analyzing generic Entity <reset_gen> in library <work> (Architecture <arch_reset_gen>).
	reset_clks = 10
Entity <reset_gen> analyzed. Unit <reset_gen> generated.

Analyzing generic Entity <score_display> in library <work> (Architecture <score_display_arch>).
	score_max = 15
Entity <score_display> analyzed. Unit <score_display> generated.

Analyzing generic Entity <score_counter> in library <work> (Architecture <score_counter_arch>).
	score_max = 15
Entity <score_counter> analyzed. Unit <score_counter> generated.

Analyzing generic Entity <bin_to_bcd_dec> in library <work> (Architecture <bin_to_bcd_dec_arch>).
	score_max = 15
Entity <bin_to_bcd_dec> analyzed. Unit <bin_to_bcd_dec> generated.

Analyzing Entity <seven_seg_dec> in library <work> (Architecture <seven_seg_dec_arch>).
Entity <seven_seg_dec> analyzed. Unit <seven_seg_dec> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <debounce_arch>).
	debounce_clks = 100000
Entity <debounce> analyzed. Unit <debounce> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reset_gen>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd".
    Found 1-bit register for signal <rst_o>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <reset_gen> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd".
    Found 1-bit register for signal <x_o>.
    Found 17-bit updown counter for signal <count>.
    Found 1-bit register for signal <x_sync>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <score_counter>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_counter.vhd".
    Found 1-bit register for signal <game_over>.
    Found 4-bit register for signal <score_player1>.
    Found 4-bit adder for signal <score_player1$addsub0000> created at line 42.
    Found 4-bit register for signal <score_player2>.
    Found 4-bit adder for signal <score_player2$addsub0000> created at line 47.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <score_counter> synthesized.


Synthesizing Unit <bin_to_bcd_dec>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/bin_to_bcd_dec.vhd".
WARNING:Xst:647 - Input <binary_i<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <bcd0_o>.
    Found 4-bit register for signal <bcd1_o>.
    Found 4-bit comparator greatequal for signal <bcd0_o$cmp_ge0000> created at line 46.
    Found 4-bit up counter for signal <bcd1>.
    Found 4-bit comparator less for signal <bcd1$cmp_lt0000> created at line 46.
    Found 4-bit register for signal <binary>.
    Found 4-bit subtractor for signal <binary$addsub0000> created at line 47.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <bin_to_bcd_dec> synthesized.


Synthesizing Unit <seven_seg_dec>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/seven_seg_dec.vhd".
    Found 16x7-bit ROM for signal <seven_seg_o>.
    Summary:
	inferred   1 ROM(s).
Unit <seven_seg_dec> synthesized.


Synthesizing Unit <score_display>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display.vhd".
    Found 4x6-bit ROM for signal <seven_seg_sel_o$mux0001> created at line 123.
    Found 6-bit register for signal <seven_seg_sel_o>.
    Found 4-bit register for signal <mux_bcd>.
    Found 4-bit 4-to-1 multiplexer for signal <mux_bcd$mux0001> created at line 123.
    Found 2-bit up counter for signal <mux_cnt>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <score_display> synthesized.


Synthesizing Unit <score_display_top>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display_top.vhd".
    Found 16-bit up counter for signal <cnt>.
    Found 3-bit register for signal <hit_wall>.
    Found 1-bit register for signal <led_enable>.
    Found 1-bit register for signal <trigger1_last>.
    Found 1-bit register for signal <trigger2_last>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <score_display_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x6-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
# Counters                                             : 7
 16-bit up counter                                     : 1
 17-bit updown counter                                 : 2
 2-bit up counter                                      : 1
 4-bit up counter                                      : 3
# Registers                                            : 22
 1-bit register                                        : 11
 3-bit register                                        : 1
 4-bit register                                        : 9
 6-bit register                                        : 1
# Comparators                                          : 4
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x6-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
# Counters                                             : 7
 16-bit up counter                                     : 1
 17-bit updown counter                                 : 2
 2-bit up counter                                      : 1
 4-bit up counter                                      : 3
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 4
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seven_seg_sel_o_2> (without init value) has a constant value of 0 in block <score_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seven_seg_sel_o_3> (without init value) has a constant value of 0 in block <score_display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <score_display_top> ...

Optimizing unit <debounce> ...

Optimizing unit <score_counter> ...

Optimizing unit <bin_to_bcd_dec> ...

Optimizing unit <score_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block score_display_top, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : score_display_top.ngr
Top Level Output File Name         : score_display_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 313
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 15
#      LUT2                        : 66
#      LUT2_D                      : 2
#      LUT3                        : 30
#      LUT3_L                      : 4
#      LUT4                        : 57
#      LUT4_L                      : 11
#      MUXCY                       : 47
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 118
#      FDC                         : 20
#      FDCE                        : 47
#      FDCPE                       : 2
#      FDE                         : 48
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 4
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200vq100-5 

 Number of Slices:                      102  out of   1920     5%  
 Number of Slice Flip Flops:            118  out of   3840     3%  
 Number of 4 input LUTs:                204  out of   3840     5%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of     63    41%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
rst_gen_inst/rst_o(rst_gen_inst/rst_o:Q)               | NONE(cnt_0)            | 67    |
deb_trigger1/x_o__and0000(deb_trigger1/x_o__and00001:O)| NONE(deb_trigger1/x_o) | 1     |
deb_trigger1/x_o__and0001(deb_trigger1/x_o__and00011:O)| NONE(deb_trigger1/x_o) | 1     |
deb_trigger2/x_o__and0000(deb_trigger2/x_o__and00001:O)| NONE(deb_trigger2/x_o) | 1     |
deb_trigger2/x_o__and0001(deb_trigger2/x_o__and00011:O)| NONE(deb_trigger2/x_o) | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.539ns (Maximum Frequency: 152.926MHz)
   Minimum input arrival time before clock: 3.438ns
   Maximum output required time after clock: 7.896ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 6.539ns (frequency: 152.926MHz)
  Total number of paths / destination ports: 2698 / 213
-------------------------------------------------------------------------
Delay:               6.539ns (Levels of Logic = 4)
  Source:            deb_trigger2/count_14 (FF)
  Destination:       deb_trigger2/x_o (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: deb_trigger2/count_14 to deb_trigger2/x_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.626   1.066  deb_trigger2/count_14 (deb_trigger2/count_14)
     LUT3:I0->O            1   0.479   0.851  deb_trigger2/x_o_not000180 (deb_trigger2/x_o_not000180)
     LUT3:I1->O            2   0.479   1.040  deb_trigger2/x_o_not0001105 (deb_trigger2/x_o_not0001105)
     LUT4:I0->O            1   0.479   0.000  deb_trigger2/x_o_not0001121_F (N44)
     MUXF5:I0->O           1   0.314   0.681  deb_trigger2/x_o_not0001121 (deb_trigger2/x_o_not0001)
     FDCPE:CE                  0.524          deb_trigger2/x_o
    ----------------------------------------
    Total                      6.539ns (2.901ns logic, 3.638ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 22 / 13
-------------------------------------------------------------------------
Offset:              3.438ns (Levels of Logic = 2)
  Source:            npush_button1_i (PAD)
  Destination:       score_display_inst/score_counter_inst/score_player2_0 (FF)
  Destination Clock: clk_i rising

  Data Path: npush_button1_i to score_display_inst/score_counter_inst/score_player2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  npush_button1_i_IBUF (npush_button1_i_IBUF)
     LUT4:I1->O            4   0.479   0.779  score_display_inst/score_counter_inst/score_player2_not0001 (score_display_inst/score_counter_inst/score_player2_not0001)
     FDCE:CE                   0.524          score_display_inst/score_counter_inst/score_player2_0
    ----------------------------------------
    Total                      3.438ns (1.718ns logic, 1.720ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 39 / 18
-------------------------------------------------------------------------
Offset:              7.896ns (Levels of Logic = 2)
  Source:            score_display_inst/mux_bcd_2 (FF)
  Destination:       nseven_seg_leds_o<6> (PAD)
  Source Clock:      clk_i rising

  Data Path: score_display_inst/mux_bcd_2 to nseven_seg_leds_o<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.626   1.201  score_display_inst/mux_bcd_2 (score_display_inst/mux_bcd_2)
     LUT4:I0->O            1   0.479   0.681  nseven_seg_leds_o<6>1 (nseven_seg_leds_o_6_OBUF)
     OBUF:I->O                 4.909          nseven_seg_leds_o_6_OBUF (nseven_seg_leds_o<6>)
    ----------------------------------------
    Total                      7.896ns (6.014ns logic, 1.882ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.86 secs
 
--> 

Total memory usage is 136488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

