

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Jul  7 10:08:38 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     10.82|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   10|   10|         3|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      3|       0|      47|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      12|
|Register         |        -|      -|      40|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|      40|      59|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_1_fu_235_p2              |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_fu_269_p2              |     *    |      1|  0|   0|           8|           8|
    |tmp_7_fu_201_p2                |     *    |      1|  0|   0|           8|           8|
    |i_1_fu_141_p2                  |     +    |      0|  0|   2|           1|           2|
    |indvar_flatten_next_fu_135_p2  |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_179_p2                  |     +    |      0|  0|   2|           1|           2|
    |tmp1_fu_275_p2                 |     +    |      0|  0|   8|          16|          16|
    |tmp_6_fu_310_p2                |     +    |      0|  0|   8|           5|           5|
    |tmp_8_2_fu_281_p2              |     +    |      0|  0|   8|          16|          16|
    |tmp_5_fu_301_p2                |     -    |      0|  0|   8|           5|           5|
    |i_mid2_fu_161_p3               |  Select  |      0|  0|   2|           1|           2|
    |j_mid2_fu_153_p3               |  Select  |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_129_p2     |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_147_p2             |   icmp   |      0|  0|   1|           2|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      3|  0|  47|          80|          80|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it2  |   1|          2|    1|          2|
    |i_phi_fu_111_p4        |   2|          2|    2|          4|
    |i_reg_107              |   2|          2|    2|          4|
    |indvar_flatten_reg_96  |   4|          2|    4|          8|
    |j_reg_118              |   2|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  12|         14|   12|         26|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                          |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_321_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_i_mid2_reg_335_pp0_it1            |   2|   0|    2|          0|
    |ap_reg_ppstg_j_mid2_reg_330_pp0_it1            |   2|   0|    2|          0|
    |exitcond_flatten_reg_321                       |   1|   0|    1|          0|
    |i_mid2_reg_335                                 |   2|   0|    2|          0|
    |i_reg_107                                      |   2|   0|    2|          0|
    |indvar_flatten_reg_96                          |   4|   0|    4|          0|
    |j_mid2_reg_330                                 |   2|   0|    2|          0|
    |j_reg_118                                      |   2|   0|    2|          0|
    |tmp_8_2_reg_357                                |  16|   0|   16|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |  40|   0|   40|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    2|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   24|  ap_memory |       a      |     array    |
|b_address0    | out |    2|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   24|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

