@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[13] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[9] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[7] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[6] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[4] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[3] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[2] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[0] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[13] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[9] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[7] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[6] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[4] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[3] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[2] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[15] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[14] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[12] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[8] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[5] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.y_out[1] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.y_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[15] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[14] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[12] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[8] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[5] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv":47:0:47:5|Removing sequential instance cordic.cordic_stage[0].cordic_stage.x_out[1] because it is equivalent to instance cordic.cordic_stage[0].cordic_stage.x_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":35:4:35:12|RAM fifo_radin.fifo_buf[31:0] (in view: work.cordic_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":35:4:35:12|RAM fifo_buf[15:0] (in view: work.fifo_16s_32s_6s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv":35:4:35:12|RAM fifo_buf[15:0] (in view: work.fifo_16s_32s_6s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT420 |Found inferred clock cordic_top|clk with period 14.21ns. Please declare a user-defined clock on port clk.
