<?xml version="1.0" encoding="UTF-8"?>
<module id="IDMA" HW_revision="" XML_version="1" description="Internal DMA">
     <register id="IDMA0_STAT" acronym="IDMA0_STAT" offset="0" width="32" description="Status Register - Active/Pending">
<bitfield id="Reserved" width="30" begin="31" end="2" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PEND" width="1" begin="1" end="1" resetval="0" description="Pending Transfer Status Indicator" range="0-1" rwaccess="R">
<bitenum id="PENDING" value="1" token="PENDING" description="Pending Transfer In Queue" />
<bitenum id="NOPENDING" value="0" token="NOPENDING" description="Pending Transfer In Queue" />
</bitfield>
<bitfield id="ACTV" width="1" begin="0" end="0" resetval="0" description="Active Transfer Status Indicator" range="0-1" rwaccess="R">
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="Active Transfer In progress" />
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="No Active Transfer In progress" />
</bitfield>
</register>
     <register id="IDMA0_MASK" acronym="IDMA0_MASK" offset="4" width="32" description="MASK for 32 configuratons registers selected">
<bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0" description="32 bit register bit mask which corresponds to the 32 word block transfer - 1 Block Xfer, 0 Allow Xfer" range="" rwaccess="RW"></bitfield>
</register>
     <register id="IDMA0_SOURCE" acronym="IDMA0_SOURCE" offset="8" width="32" description="Source Address for IDMA Channel 0 Xfer">
<bitfield id="SRCADDR" width="27" begin="31" end="5" resetval="0" description="Source Addres - 32 bit alligned (lower two bits outside of field are 0" range="" rwaccess="RW"></bitfield>
<bitfield id="Reserved" width="5" begin="4" end="0" resetval="0" description="" range="" rwaccess="N"></bitfield>
</register>
     <register id="IDMA0_DEST" acronym="IDMA0_DEST" offset="12" width="32" description="Destination Address for IDMA Channel 0 Xfer">
<bitfield id="DSTADDR" width="27" begin="31" end="5" resetval="0" description="Destination Addres - 32 bit alligned (lower two bits outside of field are 0" range="" rwaccess="RW"></bitfield>
<bitfield id="Reserved" width="5" begin="4" end="0" resetval="0" description="" range="" rwaccess="N"></bitfield>
</register>
     <register id="IDMA0_COUNT" acronym="IDMA0_COUNT" offset="16" width="32" description="IDMA Channel 0 Count - 32 words per count value">
<bitfield id="Reserved" width="3" begin="31" end="29" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="INT" width="1" begin="28" end="28" resetval="0" description="CPU interrupt enable." range="" rwaccess="RW">
<bitenum id="NOINT" value="0" token="NOINT" description="Do not interrupt CPU on completion." />
<bitenum id="INT" value="1" token="INT" description=" Interrupt CPU (IDMA_INT0) on completion." />
</bitfield>
<bitfield id="Reserved" width="24" begin="27" end="4" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="COUNT" width="4" begin="3" end="0" resetval="0" description="count for 32 word xfers (COUNT + 1 = # of transfers)" range="" rwaccess="RW"></bitfield>
</register>
     <register id="IDMA1_STAT" acronym="IDMA1_STAT" offset="256" width="32" description="Status Register - Active/Pending">
<bitfield id="Reserved" width="30" begin="31" end="2" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="PEND" width="1" begin="1" end="1" resetval="0" description="Pending Transfer Status Indicator" range="0-1" rwaccess="R">
<bitenum id="PENDING" value="1" token="PENDING" description="Pending Transfer In Queue" />
<bitenum id="NOPENDING" value="0" token="NOPENDING" description="Pending Transfer In Queue" />
</bitfield>
<bitfield id="ACTV" width="1" begin="0" end="0" resetval="0" description="Active Transfer Status Indicator" range="0-1" rwaccess="R">
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="Active Transfer In progress" />
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="No Active Transfer In progress" />
</bitfield>
</register>
     <register id="IDMA1_SOURCE" acronym="IDMA1_SOURCE" offset="264" width="32" description="Source Address for IDMA Channel 1 Xfer">
<bitfield id="SRCADDR" width="32" begin="31" end="0" resetval="0" description="Source Addres - byte alligned " range="" rwaccess="RW">
<bitenum id="ZEROFILL" value="0" token="ZEROFILL" description="Fill Zeros Value (Source Address is used as Fill value when performing block fills" />
<bitenum id="ONESFILL" value="-1" token="ONESFILL" description="Fill Ones Value (Source Address is used as Fill value when performing block fills" />
</bitfield>
</register>
     <register id="IDMA1_DEST" acronym="IDMA1_DEST" offset="268" width="32" description="Destination Address for IDMA Channel 1 Xfer">
<bitfield id="DSTADDR" width="30" begin="31" end="2" resetval="0" description="Destination Addres - byte alligned " range="" rwaccess="RW"></bitfield>
<bitfield id="Reserved" width="2" begin="1" end="0" resetval="0" description="" range="" rwaccess="N"></bitfield>
</register>
     <register id="IDMA1_COUNT" acronym="IDMA1_COUNT" offset="272" width="32" description="IDMA Channel 1 Count - Xfer Length in Bytes - Also Provisions for block fills, priority configuration, and interrupt generation upon completion">
<bitfield id="PRI" width="3" begin="31" end="29" resetval="0" description="Priority Level of IDMA Channel 1 Xfer" range="0-7" rwaccess="RW">
<bitenum id="PRI0" value="0" token="PRI0" description="Priority Level for Bandwidth Arbitration - 0 Highest 7 Lowest" />
<bitenum id="PRI1" value="1" token="PRI1" description="Priority Level for Bandwidth Arbitration - 0 Highest 7 Lowest" />
<bitenum id="PRI2" value="2" token="PRI2" description="Priority Level for Bandwidth Arbitration - 0 Highest 7 Lowest" />
<bitenum id="PRI3" value="3" token="PRI3" description="Priority Level for Bandwidth Arbitration - 0 Highest 7 Lowest" />
<bitenum id="PRI4" value="4" token="PRI4" description="Priority Level for Bandwidth Arbitration - 0 Highest 7 Lowest" />
<bitenum id="PRI5" value="5" token="PRI5" description="Priority Level for Bandwidth Arbitration - 0 Highest 7 Lowest" />
<bitenum id="PRI6" value="6" token="PRI6" description="Priority Level for Bandwidth Arbitration - 0 Highest 7 Lowest" />
<bitenum id="PRI7" value="7" token="PRI7" description="Priority Level for Bandwidth Arbitration - 0 Highest 7 Lowest" />
</bitfield>
<bitfield id="INT" width="1" begin="28" end="28" resetval="0" description="Generate IDMA_INT on Completion" range="" rwaccess="RW">
<bitenum id="YES" value="1" token="YES" description="Generate Interrupt" />
<bitenum id="NO" value="0" token="NO" description="Do Not Generate Interrupt" />
</bitfield>
<bitfield id="Reserved" width="11" begin="27" end="17" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="FILL" width="1" begin="16" end="16" resetval="0" description="Block Fill or Xfer 1-Block Fill 0-Block Transfer" range="" rwaccess="RW">
<bitenum id="FILL" value="1" token="FILL" description="Perform Block Fill" />
<bitenum id="XFER" value="0" token="XFER" description="Perform Block Tranfer" />
</bitfield>
<bitfield id="COUNT" width="16" begin="15" end="0" resetval="0" description="Byte Count for IDMA1 Xfer/Block Fill" range="" rwaccess="RW"></bitfield>
</register>
</module>
