Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: deScrambler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "deScrambler.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "deScrambler"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : deScrambler
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\my_files\course\term8\FPGA\project\phase1\Verilog\Phase1\deScrambler.v" into library work
Parsing module <deScrambler>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <deScrambler>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deScrambler>.
    Related source file is "E:\my_files\course\term8\FPGA\project\phase1\Verilog\Phase1\deScrambler.v".
        signal_R = 2'b00
        service_R = 2'b01
        data_R = 2'b11
        waiting = 2'b10
    Found 2-bit register for signal <state>.
    Found 7-bit register for signal <seed>.
    Found 1-bit register for signal <data_out>.
    Found 12-bit register for signal <length>.
    Found 15-bit register for signal <counter>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset_INV_16_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit subtractor for signal <data_len_bit> created at line 19.
    Found 15-bit adder for signal <counter[14]_GND_1_o_add_14_OUT> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_data_in_Mux_20_o> created at line 27.
    Found 15-bit comparator greater for signal <counter[14]_GND_1_o_LessThan_3_o> created at line 31
    Found 15-bit comparator greater for signal <GND_1_o_counter[14]_LessThan_7_o> created at line 38
    Found 15-bit comparator greater for signal <counter[14]_GND_1_o_LessThan_8_o> created at line 38
    Found 15-bit comparator greater for signal <counter[14]_GND_1_o_LessThan_10_o> created at line 43
    Found 15-bit comparator greater for signal <counter[14]_data_len_bit[14]_LessThan_14_o> created at line 56
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <deScrambler> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 15-bit subtractor                                     : 1
# Registers                                            : 4
 1-bit register                                        : 1
 12-bit register                                       : 1
 15-bit register                                       : 1
 7-bit register                                        : 1
# Comparators                                          : 5
 15-bit comparator greater                             : 5
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 5
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 15-bit subtractor                                     : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 5
 15-bit comparator greater                             : 5
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 5
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <deScrambler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block deScrambler, actual ratio is 0.

Final Macro Processing ...

Processing Unit <deScrambler> :
	Found 3-bit shift register for signal <seed_7>.
	Found 3-bit shift register for signal <seed_4>.
Unit <deScrambler> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31
# Shift Registers                                      : 2
 3-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : deScrambler.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 134
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 15
#      LUT2                        : 5
#      LUT3                        : 1
#      LUT4                        : 12
#      LUT5                        : 20
#      LUT6                        : 4
#      MUXCY                       : 34
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 33
#      FD                          : 1
#      FDE                         : 15
#      FDR                         : 2
#      FDRE                        : 15
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  54576     0%  
 Number of Slice LUTs:                   73  out of  27288     0%  
    Number used as Logic:                71  out of  27288     0%  
    Number used as Memory:                2  out of   6408     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     84
   Number with an unused Flip Flop:      51  out of     84    60%  
   Number with an unused LUT:            11  out of     84    13%  
   Number of fully used LUT-FF pairs:    22  out of     84    26%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    218     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.947ns (Maximum Frequency: 202.139MHz)
   Minimum input arrival time before clock: 3.682ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.947ns (frequency: 202.139MHz)
  Total number of paths / destination ports: 3599 / 66
-------------------------------------------------------------------------
Delay:               4.947ns (Levels of Logic = 3)
  Source:            counter_8 (FF)
  Destination:       length_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: counter_8 to length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.028  counter_8 (counter_8)
     LUT5:I0->O            1   0.203   0.580  _n0080_inv2_SW0 (N01)
     LUT6:I5->O           18   0.205   1.050  _n0080_inv2 (_n0080_inv2)
     LUT5:I4->O           12   0.205   0.908  _n0080_inv (_n0080_inv)
     FDE:CE                    0.322          length_0
    ----------------------------------------
    Total                      4.947ns (1.382ns logic, 3.565ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 38 / 37
-------------------------------------------------------------------------
Offset:              3.682ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       length_0 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O           12   0.203   0.908  _n0080_inv (_n0080_inv)
     FDE:CE                    0.322          length_0
    ----------------------------------------
    Total                      3.682ns (1.747ns logic, 1.935ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            data_out (FF)
  Destination:       data_out (PAD)
  Source Clock:      Clk rising

  Data Path: data_out to data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  data_out (data_out_OBUF)
     OBUF:I->O                 2.571          data_out_OBUF (data_out)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.947|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.03 secs
 
--> 

Total memory usage is 259300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

