

================================================================
== Vivado HLS Report for 'read_r'
================================================================
* Date:           Wed Mar  4 23:28:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       1|     11|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |Mat_0_480_640_1_data_V_addr_blk_n  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs |             read            | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs |             read            | return value |
|ap_start                             |  in |    1| ap_ctrl_hs |             read            | return value |
|ap_done                              | out |    1| ap_ctrl_hs |             read            | return value |
|ap_idle                              | out |    1| ap_ctrl_hs |             read            | return value |
|ap_ready                             | out |    1| ap_ctrl_hs |             read            | return value |
|ap_return                            | out |    8| ap_ctrl_hs |             read            | return value |
|Mat_0_480_640_1_data_V_addr_blk_n    | out |    1| ap_ctrl_hs |             read            | return value |
|ap_ce                                |  in |    1| ap_ctrl_hs |             read            | return value |
|Mat_0_480_640_1_data_V_addr_dout     |  in |    8|   ap_fifo  | Mat_0_480_640_1_data_V_addr |    pointer   |
|Mat_0_480_640_1_data_V_addr_empty_n  |  in |    1|   ap_fifo  | Mat_0_480_640_1_data_V_addr |    pointer   |
|Mat_0_480_640_1_data_V_addr_read     | out |    1|   ap_fifo  | Mat_0_480_640_1_data_V_addr |    pointer   |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

