#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fe8f78084f0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fe8f78209f0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fe8f783f070_0 .var "a", 7 0;
v0x7fe8f783f160_0 .var "b", 7 0;
v0x7fe8f783f230_0 .var "c", 7 0;
v0x7fe8f783f300_0 .var "d", 7 0;
v0x7fe8f783f3d0_0 .var/i "mismatch_count", 31 0;
v0x7fe8f783f4a0_0 .net "out", 7 0, L_0x7fe8f783f940;  1 drivers
v0x7fe8f783f570_0 .var "sel", 1 0;
S_0x7fe8f7808660 .scope module, "UUT" "top_module" 2 19, 3 10 0, S_0x7fe8f78084f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 8 "c";
    .port_info 4 /INPUT 8 "d";
    .port_info 5 /OUTPUT 8 "out";
v0x7fe8f783ea20_0 .net "a", 7 0, v0x7fe8f783f070_0;  1 drivers
v0x7fe8f783ead0_0 .net "b", 7 0, v0x7fe8f783f160_0;  1 drivers
v0x7fe8f783eb80_0 .net "c", 7 0, v0x7fe8f783f230_0;  1 drivers
v0x7fe8f783ec50_0 .net "d", 7 0, v0x7fe8f783f300_0;  1 drivers
v0x7fe8f783ed00_0 .net "mux0_out", 7 0, L_0x7fe8f783f600;  1 drivers
v0x7fe8f783ee10_0 .net "mux1_out", 7 0, L_0x7fe8f783f7c0;  1 drivers
v0x7fe8f783eee0_0 .net "out", 7 0, L_0x7fe8f783f940;  alias, 1 drivers
v0x7fe8f783ef70_0 .net "sel", 1 0, v0x7fe8f783f570_0;  1 drivers
L_0x7fe8f783f6a0 .part v0x7fe8f783f570_0, 0, 1;
L_0x7fe8f783f860 .part v0x7fe8f783f570_0, 0, 1;
L_0x7fe8f783fae0 .part v0x7fe8f783f570_0, 1, 1;
S_0x7fe8f7805b00 .scope module, "mux0" "mux2" 3 20, 3 1 0, S_0x7fe8f7808660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x7fe8f7820d50_0 .net "a", 7 0, v0x7fe8f783f070_0;  alias, 1 drivers
v0x7fe8f783dd00_0 .net "b", 7 0, v0x7fe8f783f160_0;  alias, 1 drivers
v0x7fe8f783ddb0_0 .net "out", 7 0, L_0x7fe8f783f600;  alias, 1 drivers
v0x7fe8f783de70_0 .net "sel", 0 0, L_0x7fe8f783f6a0;  1 drivers
L_0x7fe8f783f600 .functor MUXZ 8, v0x7fe8f783f070_0, v0x7fe8f783f160_0, L_0x7fe8f783f6a0, C4<>;
S_0x7fe8f783df70 .scope module, "mux1" "mux2" 3 27, 3 1 0, S_0x7fe8f7808660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x7fe8f783e1a0_0 .net "a", 7 0, v0x7fe8f783f230_0;  alias, 1 drivers
v0x7fe8f783e250_0 .net "b", 7 0, v0x7fe8f783f300_0;  alias, 1 drivers
v0x7fe8f783e300_0 .net "out", 7 0, L_0x7fe8f783f7c0;  alias, 1 drivers
v0x7fe8f783e3c0_0 .net "sel", 0 0, L_0x7fe8f783f860;  1 drivers
L_0x7fe8f783f7c0 .functor MUXZ 8, v0x7fe8f783f230_0, v0x7fe8f783f300_0, L_0x7fe8f783f860, C4<>;
S_0x7fe8f783e4c0 .scope module, "mux2" "mux2" 3 34, 3 1 0, S_0x7fe8f7808660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x7fe8f783e700_0 .net "a", 7 0, L_0x7fe8f783f600;  alias, 1 drivers
v0x7fe8f783e7c0_0 .net "b", 7 0, L_0x7fe8f783f7c0;  alias, 1 drivers
v0x7fe8f783e870_0 .net "out", 7 0, L_0x7fe8f783f940;  alias, 1 drivers
v0x7fe8f783e920_0 .net "sel", 0 0, L_0x7fe8f783fae0;  1 drivers
L_0x7fe8f783f940 .functor MUXZ 8, L_0x7fe8f783f600, L_0x7fe8f783f7c0, L_0x7fe8f783fae0, C4<>;
    .scope S_0x7fe8f78084f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 170, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 28 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b00, 8'b10101010, 8'b10111011, 8'b11001100, 8'b11011101, v0x7fe8f783f4a0_0, 8'b10101010 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 33 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 170, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 40 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b00, 8'b10101010, 8'b10111011, 8'b11001100, 8'b11011101, v0x7fe8f783f4a0_0, 8'b10101010 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 45 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 170, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 52 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b00, 8'b10101010, 8'b10111011, 8'b11001100, 8'b11011101, v0x7fe8f783f4a0_0, 8'b10101010 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 57 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 170, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 64 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b00, 8'b10101010, 8'b10111011, 8'b11001100, 8'b11011101, v0x7fe8f783f4a0_0, 8'b10101010 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 69 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 187, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 76 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b01, 8'b10101010, 8'b10111011, 8'b11001100, 8'b11011101, v0x7fe8f783f4a0_0, 8'b10111011 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 81 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 204, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 88 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b10, 8'b10101010, 8'b10111011, 8'b11001100, 8'b11011101, v0x7fe8f783f4a0_0, 8'b11001100 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 93 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 221, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 100 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b11, 8'b10101010, 8'b10111011, 8'b11001100, 8'b11011101, v0x7fe8f783f4a0_0, 8'b11011101 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 112 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b00, 8'b01111111, 8'b00000000, 8'b01010101, 8'b00101010, v0x7fe8f783f4a0_0, 8'b01111111 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 117 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 124 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b00, 8'b01111111, 8'b00000000, 8'b01010101, 8'b00101010, v0x7fe8f783f4a0_0, 8'b01111111 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 129 "$display", "Test 8 passed!" {0 0 0};
T_0.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 136 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b00, 8'b01111111, 8'b00000000, 8'b01010101, 8'b00101010, v0x7fe8f783f4a0_0, 8'b01111111 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %vpi_call 2 141 "$display", "Test 9 passed!" {0 0 0};
T_0.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 148 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b00, 8'b01111111, 8'b00000000, 8'b01010101, 8'b00101010, v0x7fe8f783f4a0_0, 8'b01111111 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.21;
T_0.20 ;
    %vpi_call 2 153 "$display", "Test 10 passed!" {0 0 0};
T_0.21 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %vpi_call 2 160 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b01, 8'b01111111, 8'b00000000, 8'b01010101, 8'b00101010, v0x7fe8f783f4a0_0, 8'b00000000 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.23;
T_0.22 ;
    %vpi_call 2 165 "$display", "Test 11 passed!" {0 0 0};
T_0.23 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 85, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %vpi_call 2 172 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b10, 8'b01111111, 8'b00000000, 8'b01010101, 8'b00101010, v0x7fe8f783f4a0_0, 8'b01010101 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.25;
T_0.24 ;
    %vpi_call 2 177 "$display", "Test 12 passed!" {0 0 0};
T_0.25 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe8f783f570_0, 0, 2;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fe8f783f070_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8f783f160_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fe8f783f230_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x7fe8f783f300_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe8f783f4a0_0;
    %pushi/vec4 42, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %vpi_call 2 184 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 2'b11, 8'b01111111, 8'b00000000, 8'b01010101, 8'b00101010, v0x7fe8f783f4a0_0, 8'b00101010 {0 0 0};
    %load/vec4 v0x7fe8f783f3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe8f783f3d0_0, 0, 32;
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 2 189 "$display", "Test 13 passed!" {0 0 0};
T_0.27 ;
    %load/vec4 v0x7fe8f783f3d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call 2 193 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.29;
T_0.28 ;
    %vpi_call 2 195 "$display", "%0d mismatches out of %0d total tests.", v0x7fe8f783f3d0_0, 32'sb00000000000000000000000000001110 {0 0 0};
T_0.29 ;
    %vpi_call 2 196 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Bugs_mux4_0_tb.v";
    "RoEm/modules/Bugs_mux4.v";
