C:/Xilinx/verilog/src/glbl.v
J:/I.24/rtf/verilog/src/unisims/OR2.v
J:/I.24/rtf/verilog/src/unisims/AND2.v
J:/I.24/rtf/verilog/src/unisims/XOR2.v
E:/College/6th Sem/DSD LAB/FullAdder/FullAdder.vf
E:/College/6th Sem/DSD LAB/FullAdder/FA_Wave.tfw
