<def f='llvm/llvm/include/llvm/MC/MCInst.h' l='190' type='void llvm::MCInst::erase(llvm::MCInst::iterator I)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='422' u='c' c='_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='206' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='207' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='214' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='215' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='222' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='223' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='230' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='231' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='238' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='239' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='246' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='247' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='254' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='255' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='262' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='263' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='270' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='271' u='c' c='_ZNK12_GLOBAL__N_119HexagonDisassembler16remapInstructionERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='747' u='c' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend12finishLayoutERKN4llvm11MCAssemblerERNS1_11MCAsmLayoutE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCompound.cpp' l='383' u='c' c='_ZL15lookForCompoundRKN4llvm11MCInstrInfoERNS_9MCContextERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='986' u='c' c='_ZN4llvm18HexagonMCInstrInfo13replaceDuplexERNS_9MCContextERNS_6MCInstENS_15DuplexCandidateE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='354' u='c' c='_ZL22removeRegisterOperandsPKN4llvm12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='683' u='c' c='_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='755' u='c' c='_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE'/>
