// Seed: 3252585414
module module_0;
  always begin : LABEL_0
    id_1 = 1;
    id_1 <= id_1;
    case (1)
      1: id_1 <= id_1 != 1;
      id_1: begin : LABEL_0
        id_1 <= 1 + id_1;
      end
      id_1: begin : LABEL_0
        assert (1);
      end
    endcase
    id_1 = id_1;
    id_1 <= !1;
    id_1 <= 1;
    $display;
    $display(1, 1, 1, id_1);
    $display(1, id_1, 1, 1);
  end
  wand id_2;
  reg  id_4;
  final #1 id_4 <= 1;
  final begin : LABEL_0
    if (id_3) id_2 = 1'd0;
  end
  for (id_5 = 1; id_5; id_5 = id_2++) begin : LABEL_0
    assign id_2 = id_2;
  end
  assign id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = id_0;
  wand id_4 = 1'd0;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  tri1 id_5 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
