#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 30 20:22:29 2019
# Process ID: 20007
# Current directory: /home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1
# Command line: vivado -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: /home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/top_module.vds
# Journal file: /home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/lyc/.Xilinx/Vivado/Vivado_init.tcl'
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20062 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.988 ; gain = 8.734 ; free physical = 909 ; free virtual = 6134
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/top module.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockingWizrad_0' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/.Xil/Vivado-20007-YC-YOGA/realtime/ClockingWizrad_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ClockingWizrad_0' (1#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/.Xil/Vivado-20007-YC-YOGA/realtime/ClockingWizrad_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clocking' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/clocking.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clocking' (2#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/clocking.v:23]
INFO: [Synth 8-6157] synthesizing module 'MulticycleCPU' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:23]
	Parameter DIGIT bound to: 32 - type: integer 
	Parameter FIELDWIDTH bound to: 5 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter DEBUGSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ControlUnit.v:23]
	Parameter Idle bound to: 17'b00000000000000000 
	Parameter InstructionFetch bound to: 1 - type: integer 
	Parameter InstructionDecode bound to: 2 - type: integer 
	Parameter MemoryAddressCompute bound to: 4 - type: integer 
	Parameter MemoryAccess_LW bound to: 8 - type: integer 
	Parameter MemoryReadComplete bound to: 16 - type: integer 
	Parameter MemoryAccess_SW bound to: 32 - type: integer 
	Parameter RTypeExecution bound to: 64 - type: integer 
	Parameter RTypeComplete bound to: 128 - type: integer 
	Parameter ADDIExecution bound to: 256 - type: integer 
	Parameter ANDIExecution bound to: 512 - type: integer 
	Parameter ORIExecution bound to: 1024 - type: integer 
	Parameter XORIExecution bound to: 2048 - type: integer 
	Parameter SLTIExecution bound to: 4096 - type: integer 
	Parameter ITypeComplete bound to: 8192 - type: integer 
	Parameter BEQComplete bound to: 16384 - type: integer 
	Parameter BNEComplete bound to: 32768 - type: integer 
	Parameter JumpComplete bound to: 65536 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (3#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ProgramCounter.v:24]
	Parameter DIGIT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (4#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:23]
	Parameter N bound to: 2 - type: integer 
	Parameter DATASIZE bound to: 32 - type: integer 
WARNING: [Synth 8-153] case item 2'bx0 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bx1 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bz0 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bz1 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
INFO: [Synth 8-226] default block is never used [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer' (5#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'out' does not match port width (32) of module 'Multiplexer' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
INFO: [Synth 8-6157] synthesizing module 'InstructionRegister' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/InstructionRegister.v:23]
	Parameter DIGIT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InstructionRegister' (6#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/InstructionRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Register.v:23]
	Parameter DIGIT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (7#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer__parameterized0' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:23]
	Parameter N bound to: 2 - type: integer 
	Parameter DATASIZE bound to: 5 - type: integer 
WARNING: [Synth 8-153] case item 2'bx0 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bx1 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bz0 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bz1 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
INFO: [Synth 8-226] default block is never used [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer__parameterized0' (7#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/RegisterFile.v:22]
	Parameter REGSIZE bound to: 5 - type: integer 
	Parameter DIGIT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/RegisterFile.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'Read_Address_2' does not match port width (5) of module 'RegisterFile' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:84]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/Extend.v:23]
	Parameter INDIGIT bound to: 16 - type: integer 
	Parameter OUTDIGIT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (9#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer__parameterized1' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:23]
	Parameter N bound to: 4 - type: integer 
	Parameter DATASIZE bound to: 32 - type: integer 
WARNING: [Synth 8-153] case item 2'bx0 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bx1 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bz0 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bz1 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
INFO: [Synth 8-226] default block is never used [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer__parameterized1' (9#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALUControl.v:23]
	Parameter CTRLSIZE bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALUControl.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (10#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALU.v:23]
	Parameter DIGIT bound to: 32 - type: integer 
	Parameter CTRLSIZE bound to: 4 - type: integer 
	Parameter FLAGSIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer__parameterized2' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:23]
	Parameter N bound to: 3 - type: integer 
	Parameter DATASIZE bound to: 32 - type: integer 
WARNING: [Synth 8-153] case item 2'bx0 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bx1 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bz0 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
WARNING: [Synth 8-153] case item 2'bz1 will never be executed [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
INFO: [Synth 8-226] default block is never used [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer__parameterized2' (11#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MulticycleCPU' (12#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'MemAddress' does not match port width (16) of module 'MulticycleCPU' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/top module.v:55]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/.Xil/Vivado-20007-YC-YOGA/realtime/Memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (13#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/.Xil/Vivado-20007-YC-YOGA/realtime/Memory_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'Memory' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/top module.v:56]
INFO: [Synth 8-6157] synthesizing module 'DebugandDisplayUnit' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/new/DebugandDisplayUnit.v:23]
	Parameter DIGIT bound to: 32 - type: integer 
	Parameter DEBUGSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockingWizard_1' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/.Xil/Vivado-20007-YC-YOGA/realtime/ClockingWizard_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ClockingWizard_1' (14#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/.Xil/Vivado-20007-YC-YOGA/realtime/ClockingWizard_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'FrequencyDivision' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/FrequencyDivision.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyDivision' (15#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/FrequencyDivision.v:23]
INFO: [Synth 8-6157] synthesizing module 'SinglePulse' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/SinglePulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SinglePulse' (16#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/SinglePulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplayPulse' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/DisplayPulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayPulse' (17#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/DisplayPulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex7SegmentDisplay' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Hex7SegmentDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex7SegmentDisplay' (18#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/Hex7SegmentDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DebugandDisplayUnit' (19#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/new/DebugandDisplayUnit.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ProbePC' does not match port width (8) of module 'DebugandDisplayUnit' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/top module.v:57]
WARNING: [Synth 8-689] width (16) of port connection 'DisplayPC' does not match port width (8) of module 'DebugandDisplayUnit' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/top module.v:57]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:23]
	Parameter M bound to: 3 - type: integer 
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register Reg_reg[0] in module buffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:45]
WARNING: [Synth 8-5788] Register Reg_reg[1] in module buffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:45]
WARNING: [Synth 8-5788] Register Reg_reg[2] in module buffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:45]
WARNING: [Synth 8-5788] Register Reg_reg[3] in module buffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:45]
WARNING: [Synth 8-5788] Register Reg_reg[4] in module buffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:45]
WARNING: [Synth 8-5788] Register Reg_reg[5] in module buffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:45]
WARNING: [Synth 8-5788] Register Reg_reg[6] in module buffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:45]
WARNING: [Synth 8-5788] Register Reg_reg[7] in module buffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:45]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (20#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/font_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/font_rom.v:35]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (21#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/font_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/vga_ctrl.v:76]
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (22#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (23#1) [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/top module.v:23]
WARNING: [Synth 8-3917] design top_module has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port rst
WARNING: [Synth 8-3331] design MulticycleCPU has unconnected port ProbeAddress[7]
WARNING: [Synth 8-3331] design MulticycleCPU has unconnected port ProbeAddress[6]
WARNING: [Synth 8-3331] design MulticycleCPU has unconnected port ProbeAddress[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1444.738 ; gain = 55.484 ; free physical = 915 ; free virtual = 6140
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[31] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[30] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[29] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[28] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[27] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[26] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[25] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[24] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[23] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[22] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[21] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[20] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[19] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[18] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[17] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[16] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[15] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[14] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[13] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[12] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[11] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[10] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[9] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[8] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[7] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[6] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[5] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[4] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[3] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[2] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[1] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_2[0] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[31] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[30] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[29] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[28] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[27] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[26] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[25] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[24] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[23] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[22] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[21] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[20] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[19] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[18] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[17] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[16] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[15] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[14] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[13] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[12] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[11] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[10] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[9] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[8] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[7] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[6] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[5] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[4] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[3] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[2] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[1] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_MemAddress:in_3[0] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:79]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_2[4] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_2[3] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_2[2] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_2[1] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_2[0] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_3[4] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_3[3] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_3[2] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_3[1] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteAddress:in_3[0] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:82]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[31] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[30] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[29] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[28] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[27] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[26] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[25] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[24] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[23] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[22] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[21] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[20] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[19] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[18] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[17] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[16] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[15] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[14] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[13] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[12] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[11] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[10] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[9] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[8] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[7] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
WARNING: [Synth 8-3295] tying undriven pin MUX_RegisterWriteData:in_2[6] to constant 0 [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/imports/new/MulticycleCPU.v:83]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1444.738 ; gain = 55.484 ; free physical = 918 ; free virtual = 6144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1444.738 ; gain = 55.484 ; free physical = 918 ; free virtual = 6144
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/Memory/Memory/Memory_in_context.xdc] for cell 'MEM'
Finished Parsing XDC File [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/Memory/Memory/Memory_in_context.xdc] for cell 'MEM'
Parsing XDC File [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/ClockingWizrad_0/ClockingWizrad_0/ClockingWizrad_0_in_context.xdc] for cell 'CLK100MHZ_to_50MHZ'
Finished Parsing XDC File [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/ClockingWizrad_0/ClockingWizrad_0/ClockingWizrad_0_in_context.xdc] for cell 'CLK100MHZ_to_50MHZ'
Parsing XDC File [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/ClockingWizard_1/ClockingWizard_1/ClockingWizard_1_in_context.xdc] for cell 'DDU/CLK100MHZ_to_5MHZ'
WARNING: [Constraints 18-619] A clock with name 'CLK100MHZ' already exists, overwriting the previous clock with the same name. [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/ClockingWizard_1/ClockingWizard_1/ClockingWizard_1_in_context.xdc:1]
Finished Parsing XDC File [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/ClockingWizard_1/ClockingWizard_1/ClockingWizard_1_in_context.xdc] for cell 'DDU/CLK100MHZ_to_5MHZ'
Parsing XDC File [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/constrs_1/imports/COD/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/constrs_1/imports/COD/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/constrs_1/imports/COD/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.598 ; gain = 0.000 ; free physical = 633 ; free virtual = 5867
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.598 ; gain = 0.000 ; free physical = 633 ; free virtual = 5868
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1795.598 ; gain = 0.000 ; free physical = 633 ; free virtual = 5868
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1795.598 ; gain = 0.000 ; free physical = 633 ; free virtual = 5868
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1795.598 ; gain = 406.344 ; free physical = 722 ; free virtual = 5956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1795.598 ; gain = 406.344 ; free physical = 722 ; free virtual = 5956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/ClockingWizard_1/ClockingWizard_1/ClockingWizard_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/ip/ClockingWizard_1/ClockingWizard_1/ClockingWizard_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for MEM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLK100MHZ_to_50MHZ. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DDU/CLK100MHZ_to_5MHZ. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1795.598 ; gain = 406.344 ; free physical = 723 ; free virtual = 5958
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ControlUnit'
INFO: [Synth 8-5546] ROM "PCWriteCondition_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWriteCondition_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IorD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSource" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "Signal" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_add" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00000 |                00000000000000000
        InstructionFetch |                            00001 |                00000000000000001
       InstructionDecode |                            00010 |                00000000000000010
    MemoryAddressCompute |                            00011 |                00000000000000100
         MemoryAccess_LW |                            00100 |                00000000000001000
      MemoryReadComplete |                            00101 |                00000000000010000
         MemoryAccess_SW |                            00110 |                00000000000100000
          RTypeExecution |                            00111 |                00000000001000000
           RTypeComplete |                            01000 |                00000000010000000
           ADDIExecution |                            01001 |                00000000100000000
           ANDIExecution |                            01010 |                00000001000000000
            ORIExecution |                            01011 |                00000010000000000
           XORIExecution |                            01100 |                00000100000000000
           SLTIExecution |                            01101 |                00001000000000000
           ITypeComplete |                            01110 |                00010000000000000
             BEQComplete |                            01111 |                00100000000000000
             BNEComplete |                            10000 |                01000000000000000
            JumpComplete |                            10001 |                10000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/font_rom.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'char_add_reg' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/lyc/文档/CPUsort3/CPU.srcs/sources_1/new/vga_ctrl.v:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1795.598 ; gain = 406.344 ; free physical = 712 ; free virtual = 5946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 42    
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 12    
	  12 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	 256 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	  15 Input      4 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 54    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module clocking 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  12 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 10    
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module InstructionRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Multiplexer__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 31    
Module Multiplexer__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multiplexer__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module FrequencyDivision 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SinglePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DebugandDisplayUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module buffer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 9     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	 256 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWriteCondition_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWriteCondition_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IorD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSource" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buff/Reg_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buff/Reg_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buff/Reg_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buff/Reg_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buff/Reg_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buff/Reg_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buff/Reg_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buff/Reg_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "VGA/y_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top_module has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design MulticycleCPU has unconnected port ProbeAddress[7]
WARNING: [Synth 8-3331] design MulticycleCPU has unconnected port ProbeAddress[6]
WARNING: [Synth 8-3331] design MulticycleCPU has unconnected port ProbeAddress[5]
INFO: [Synth 8-3886] merging instance 'VGA/char_add_reg[7]' (LD) to 'VGA/char_add_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/char_add_reg[6] )
INFO: [Synth 8-3886] merging instance 'VGA/char_add_reg[5]' (LD) to 'VGA/char_add_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/char_add_reg[4] )
INFO: [Synth 8-3886] merging instance 'VGA/data_rom/addr_reg_reg[9]' (FD) to 'VGA/data_rom/addr_reg_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/data_rom/data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/data_rom/addr_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/data_rom/addr_reg_reg[8] )
WARNING: [Synth 8-3332] Sequential element (VGA/data_rom/data_reg[7]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/data_rom/data_reg[6]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/data_rom/data_reg[5]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/data_rom/data_reg[4]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/data_rom/data_reg[3]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/data_rom/data_reg[2]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/data_rom/data_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/data_rom/data_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/char_add_reg[6]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (VGA/char_add_reg[4]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1795.598 ; gain = 406.344 ; free physical = 658 ; free virtual = 5904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------+---------------+----------------+
|Module Name | RTL Object                    | Depth x Width | Implemented As | 
+------------+-------------------------------+---------------+----------------+
|top_module  | VGA/data_rom/addr_reg_reg_rep | 256x8         | Block RAM      | 
+------------+-------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/VGA/data_rom/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK100MHZ_to_50MHZ/clk_out1' to pin 'CLK100MHZ_to_50MHZ/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'CLK100MHZ'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDU/CLK100MHZ_to_5MHZ/clk_out1' to pin 'DDU/CLK100MHZ_to_5MHZ/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1795.598 ; gain = 406.344 ; free physical = 532 ; free virtual = 5783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1798.598 ; gain = 409.344 ; free physical = 534 ; free virtual = 5774
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VGA/data_rom/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1814.613 ; gain = 425.359 ; free physical = 548 ; free virtual = 5779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1814.613 ; gain = 425.359 ; free physical = 549 ; free virtual = 5780
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin clock with 1st driver pin 'i_1899/O' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/new/DebugandDisplayUnit.v:58]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin clock with 2nd driver pin 'i_1898/O' [/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.srcs/sources_1/imports/new/DebugandDisplayUnit.v:58]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1814.613 ; gain = 425.359 ; free physical = 549 ; free virtual = 5780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1814.613 ; gain = 425.359 ; free physical = 550 ; free virtual = 5782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1814.613 ; gain = 425.359 ; free physical = 550 ; free virtual = 5782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1814.613 ; gain = 425.359 ; free physical = 550 ; free virtual = 5782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1814.613 ; gain = 425.359 ; free physical = 550 ; free virtual = 5782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |ClockingWizrad_0 |         1|
|2     |Memory           |         1|
|3     |ClockingWizard_1 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ClockingWizard_1 |     1|
|2     |ClockingWizrad_0 |     1|
|3     |Memory           |     1|
|4     |BUFG             |     3|
|5     |CARRY4           |    33|
|6     |LUT1             |     4|
|7     |LUT2             |    84|
|8     |LUT3             |   105|
|9     |LUT4             |    73|
|10    |LUT5             |   128|
|11    |LUT6             |  1223|
|12    |MUXF7            |   276|
|13    |MUXF8            |    32|
|14    |RAMB18E1         |     1|
|15    |FDCE             |  1063|
|16    |FDPE             |     1|
|17    |FDRE             |   425|
|18    |LD               |     4|
|19    |IBUF             |    15|
|20    |OBUF             |    45|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------+------+
|      |Instance                     |Module                      |Cells |
+------+-----------------------------+----------------------------+------+
|1     |top                          |                            |  3581|
|2     |  CPU                        |MulticycleCPU               |  3133|
|3     |    A                        |Register                    |    64|
|4     |    ALUOUT                   |Register_0                  |    68|
|5     |    B                        |Register_1                  |   105|
|6     |    CU                       |ControlUnit                 |   108|
|7     |    DR                       |RegisterFile                |  2203|
|8     |    IR                       |InstructionRegister         |   357|
|9     |    MDR                      |Register_2                  |    64|
|10    |    MUX_ALUSourceA           |Multiplexer                 |    32|
|11    |    MUX_ALUSourceB           |Multiplexer__parameterized1 |    34|
|12    |    MUX_RegisterWriteAddress |Multiplexer__parameterized0 |     5|
|13    |    MUX_RegisterWriteData    |Multiplexer_3               |    32|
|14    |    PC                       |ProgramCounter              |    53|
|15    |  DDU                        |DebugandDisplayUnit         |   176|
|16    |    SecondPulse              |FrequencyDivision           |    64|
|17    |    SegmentChoose            |DisplayPulse                |    49|
|18    |    SingleSecondPulse        |SinglePulse                 |     3|
|19    |  VGA                        |vga_ctrl                    |    76|
|20    |    data_rom                 |font_rom                    |     5|
|21    |  buff                       |buffer                      |    52|
|22    |  nolabel_line54             |clocking                    |     9|
+------+-----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1814.613 ; gain = 425.359 ; free physical = 550 ; free virtual = 5782
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1814.613 ; gain = 74.500 ; free physical = 605 ; free virtual = 5837
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1814.621 ; gain = 425.359 ; free physical = 605 ; free virtual = 5836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 346 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.621 ; gain = 0.000 ; free physical = 550 ; free virtual = 5781
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 167 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1814.621 ; gain = 425.633 ; free physical = 609 ; free virtual = 5841
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.621 ; gain = 0.000 ; free physical = 609 ; free virtual = 5841
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lyc/Vivado/lab6/BubbleSort_VGA/BubbleSort_VGA.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 30 20:23:09 2019...
