---
content_type: page
description: ''
learning_resource_types:
- Lecture Notes
ocw_type: CourseSection
title: Lecture Notes
uid: 2de3b456-1af3-e8a7-c2da-606a9b4aad24
---

This section contains the instructors' handwritten notes. These notes were distibuted to students in the class, who found them to be useful study aids.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
LEC #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}
{{< thopen >}}
SUPPORTING FILES
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
1
{{< tdclose >}}
{{< tdopen >}}
Systolic Computation ({{% resource_link cbc24f5e-54d4-5f81-90be-e8bc84364ac6 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
2
{{< tdclose >}}
{{< tdopen >}}
Fast Addition ({{% resource_link 8f34153f-a569-c5f6-ca74-cc35b967d76c "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
3
{{< tdclose >}}
{{< tdopen >}}
Fast Multiplication ({{% resource_link b454513e-0dba-2978-4190-519bffa9345d "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
4
{{< tdclose >}}
{{< tdopen >}}
Fast Division ({{% resource_link 82004f9a-fe7d-9f59-e92f-fde872fd9f53 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
5
{{< tdclose >}}
{{< tdopen >}}
Matrix Computations ({{% resource_link e0f09de7-958e-fc74-7b04-564ad5ce0dcd "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
6
{{< tdclose >}}
{{< tdopen >}}
Retiming ({{% resource_link 297657df-60bd-d1d3-a081-c18632fe0b2e "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
7
{{< tdclose >}}
{{< tdopen >}}
Retiming II ({{% resource_link 826d5cf6-9f6a-88d0-4fc6-a39e9286bb85 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
8
{{< tdclose >}}
{{< tdopen >}}
Clock Period ({{% resource_link 57f8bbd0-27f9-410b-6dad-725c659280c8 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
9
{{< tdclose >}}
{{< tdopen >}}
Clock Period II ({{% resource_link 6ef67b83-8f52-82f0-77b4-68b6654e7203 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
10
{{< tdclose >}}
{{< tdopen >}}
Sorting on 1D and 2D Arrays ({{% resource_link e94edb02-4a9e-5d02-12d6-9eac9e728e0c "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
11
{{< tdclose >}}
{{< tdopen >}}
Comparison Networks ({{% resource_link fea5f793-d223-cf8c-4708-f23c861df54b "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
12
{{< tdclose >}}
{{< tdopen >}}
Interconnection Networks ({{% resource_link b6239744-3ab1-53ca-f790-d2161295e0bf "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
Accompanying Slides ({{% resource_link 791dc34d-1381-dd35-c6a6-6f3558c8b8eb "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
13
{{< tdclose >}}
{{< tdopen >}}
Interconnection Networks II ({{% resource_link a1027889-37ad-807f-3796-cc25571cdca4 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
14
{{< tdclose >}}
{{< tdopen >}}
Routing ({{% resource_link fabdbcca-9859-b212-1d96-f1f822985549 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
15
{{< tdclose >}}
{{< tdopen >}}
VLSI ({{% resource_link ee97dc32-f0b7-3464-ad5f-2cd2fb3a5345 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
16
{{< tdclose >}}
{{< tdopen >}}
VLSI II ({{% resource_link a0f53a53-6cb6-48a7-8c15-c6642cfd6e57 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
17
{{< tdclose >}}
{{< tdopen >}}
VLSI III ({{% resource_link 3bdceacb-b722-a555-2f81-3170187bd285 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
18
{{< tdclose >}}
{{< tdopen >}}
VLSI IV ({{% resource_link d2c659ff-473b-4190-3e4f-30ffb6c49501 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
19
{{< tdclose >}}
{{< tdopen >}}
VLSI Lowerbounds ({{% resource_link 68748084-5ffe-813b-8d11-34040395c269 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
20
{{< tdclose >}}
{{< tdopen >}}
VLSI Layout ({{% resource_link 3d194858-e8d4-52de-6cf9-f3a2305e668e "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
21
{{< tdclose >}}
{{< tdopen >}}
VLSI Wrapup ({{% resource_link 2620ba38-c53f-20d3-1198-fbfd2e33ba9b "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
22
{{< tdclose >}}
{{< tdopen >}}
Area Universal Networks ({{% resource_link 51ff70f1-0a2b-c6ce-5852-7236941caa30 "PDF" %}})
{{< tdclose >}}
{{< tdopen >}}
Accompanying Slides ({{% resource_link 903a1f48-f4f2-88a5-59bd-76d06f55e101 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}