[13:40:02.893] <TB0>     INFO: *** Welcome to pxar ***
[13:40:02.893] <TB0>     INFO: *** Today: 2016/04/29
[13:40:02.899] <TB0>     INFO: *** Version: b2a7-dirty
[13:40:02.899] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C15.dat
[13:40:02.900] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:02.900] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//defaultMaskFile.dat
[13:40:02.900] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters_C15.dat
[13:40:02.975] <TB0>     INFO:         clk: 4
[13:40:02.975] <TB0>     INFO:         ctr: 4
[13:40:02.975] <TB0>     INFO:         sda: 19
[13:40:02.975] <TB0>     INFO:         tin: 9
[13:40:02.975] <TB0>     INFO:         level: 15
[13:40:02.975] <TB0>     INFO:         triggerdelay: 0
[13:40:02.975] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:40:02.975] <TB0>     INFO: Log level: DEBUG
[13:40:02.986] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:40:02.998] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:40:02.001] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:40:02.003] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:40:04.560] <TB0>     INFO: DUT info: 
[13:40:04.561] <TB0>     INFO: The DUT currently contains the following objects:
[13:40:04.561] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:40:04.561] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:40:04.561] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:40:04.561] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:40:04.561] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:40:04.561] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:40:04.562] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:04.563] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:04.566] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31965184
[13:40:04.566] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1db3f90
[13:40:04.566] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d28770
[13:40:04.566] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f96d5d94010
[13:40:04.566] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f96dbfff510
[13:40:04.566] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32030720 fPxarMemory = 0x7f96d5d94010
[13:40:04.567] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 385.9mA
[13:40:04.568] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[13:40:04.568] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.5 C
[13:40:04.568] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:40:04.968] <TB0>     INFO: enter 'restricted' command line mode
[13:40:04.968] <TB0>     INFO: enter test to run
[13:40:04.969] <TB0>     INFO:   test: FPIXTest no parameter change
[13:40:04.969] <TB0>     INFO:   running: fpixtest
[13:40:04.969] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:40:04.971] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:40:04.971] <TB0>     INFO: ######################################################################
[13:40:04.971] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:40:04.972] <TB0>     INFO: ######################################################################
[13:40:04.975] <TB0>     INFO: ######################################################################
[13:40:04.975] <TB0>     INFO: PixTestPretest::doTest()
[13:40:04.975] <TB0>     INFO: ######################################################################
[13:40:04.978] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:04.978] <TB0>     INFO:    PixTestPretest::programROC() 
[13:40:04.978] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:22.995] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:40:22.995] <TB0>     INFO: IA differences per ROC:  16.9 19.3 18.5 18.5 18.5 16.9 20.1 17.7 18.5 16.9 19.3 20.1 20.9 18.5 20.9 18.5
[13:40:23.066] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:23.066] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:40:23.066] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:23.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[13:40:23.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1688 mA
[13:40:23.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7687 mA
[13:40:23.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 23.1688 mA
[13:40:23.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  84 Ia 24.7687 mA
[13:40:23.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 23.9688 mA
[13:40:23.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 25.5688 mA
[13:40:23.875] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  70 Ia 23.9688 mA
[13:40:23.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9688 mA
[13:40:24.078] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9688 mA
[13:40:24.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.9688 mA
[13:40:24.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.3687 mA
[13:40:24.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 24.7687 mA
[13:40:24.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  84 Ia 23.9688 mA
[13:40:24.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 25.5688 mA
[13:40:24.685] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  70 Ia 23.1688 mA
[13:40:24.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  75 Ia 23.9688 mA
[13:40:24.887] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1688 mA
[13:40:24.988] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 24.7687 mA
[13:40:25.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  79 Ia 23.1688 mA
[13:40:25.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  84 Ia 23.9688 mA
[13:40:25.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.7687 mA
[13:40:25.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  74 Ia 23.1688 mA
[13:40:25.493] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  79 Ia 24.7687 mA
[13:40:25.593] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  75 Ia 23.9688 mA
[13:40:25.695] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3687 mA
[13:40:25.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 24.7687 mA
[13:40:25.896] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  84 Ia 23.9688 mA
[13:40:25.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.7687 mA
[13:40:26.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  74 Ia 23.9688 mA
[13:40:26.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.5688 mA
[13:40:26.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  70 Ia 23.1688 mA
[13:40:26.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  75 Ia 23.9688 mA
[13:40:26.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 26.3688 mA
[13:40:26.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  65 Ia 23.1688 mA
[13:40:26.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  70 Ia 24.7687 mA
[13:40:26.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  66 Ia 23.1688 mA
[13:40:26.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  71 Ia 24.7687 mA
[13:40:27.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  67 Ia 23.9688 mA
[13:40:27.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.9688 mA
[13:40:27.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 26.3688 mA
[13:40:27.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  65 Ia 23.1688 mA
[13:40:27.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  70 Ia 24.7687 mA
[13:40:27.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  66 Ia 23.9688 mA
[13:40:27.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[13:40:27.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:40:27.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  70
[13:40:27.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[13:40:27.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:40:27.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:40:27.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[13:40:27.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  84
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  84
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  74
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  75
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  67
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  66
[13:40:27.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:40:29.491] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[13:40:29.491] <TB0>     INFO: i(loss) [mA/ROC]:     18.4  18.4  19.2  18.4  19.2  18.4  19.2  19.2  18.4  18.4  17.6  19.2  18.4  18.4  18.4  19.2
[13:40:29.528] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:29.528] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:40:29.528] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:29.664] <TB0>     INFO: Expecting 231680 events.
[13:40:37.824] <TB0>     INFO: 231680 events read in total (7442ms).
[13:40:37.979] <TB0>     INFO: Test took 8448ms.
[13:40:38.181] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:40:38.185] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 105 and Delta(CalDel) = 59
[13:40:38.188] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 58
[13:40:38.192] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 71 and Delta(CalDel) = 65
[13:40:38.196] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 84 and Delta(CalDel) = 63
[13:40:38.199] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 76 and Delta(CalDel) = 62
[13:40:38.203] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 64 and Delta(CalDel) = 65
[13:40:38.206] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 64
[13:40:38.210] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 63
[13:40:38.213] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 72 and Delta(CalDel) = 58
[13:40:38.217] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 59
[13:40:38.220] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 116 and Delta(CalDel) = 60
[13:40:38.224] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 105 and Delta(CalDel) = 62
[13:40:38.227] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:40:38.231] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 63
[13:40:38.238] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 60
[13:40:38.288] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:40:38.325] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:38.325] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:40:38.325] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:38.462] <TB0>     INFO: Expecting 231680 events.
[13:40:46.636] <TB0>     INFO: 231680 events read in total (7459ms).
[13:40:46.641] <TB0>     INFO: Test took 8312ms.
[13:40:46.664] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[13:40:46.981] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[13:40:46.985] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[13:40:46.988] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[13:40:46.992] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[13:40:46.996] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[13:40:46.999] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[13:40:46.003] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 32
[13:40:47.006] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:40:47.010] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29
[13:40:47.013] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[13:40:47.017] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:40:47.021] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:40:47.024] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:40:47.028] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:40:47.031] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:40:47.072] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:40:47.072] <TB0>     INFO: CalDel:      124   125   127   144   146   132   154   160   149   128   125   129   138   135   143   128
[13:40:47.073] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:40:47.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C0.dat
[13:40:47.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C1.dat
[13:40:47.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C2.dat
[13:40:47.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C3.dat
[13:40:47.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C4.dat
[13:40:47.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C5.dat
[13:40:47.077] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C6.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C7.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C8.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C9.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C10.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C11.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C12.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C13.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C14.dat
[13:40:47.078] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C15.dat
[13:40:47.079] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:40:47.079] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:47.079] <TB0>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:40:47.079] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:40:47.165] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:40:47.165] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:40:47.165] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:40:47.165] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:40:47.168] <TB0>     INFO: ######################################################################
[13:40:47.168] <TB0>     INFO: PixTestTiming::doTest()
[13:40:47.168] <TB0>     INFO: ######################################################################
[13:40:47.168] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:47.168] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:40:47.168] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:47.168] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:40:54.325] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:40:56.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:40:58.871] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:41:01.146] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:41:03.421] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:41:05.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:41:07.970] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:41:10.243] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:41:17.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:41:19.874] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:41:22.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:41:24.427] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:41:26.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:41:28.973] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:41:31.248] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:41:33.522] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:41:39.566] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:41:41.086] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:41:42.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:41:44.129] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:41:45.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:41:47.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:41:48.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:41:50.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:41:55.412] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:42:07.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:42:20.297] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:42:32.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:42:36.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:42:48.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:43:01.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:43:13.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:43:17.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:43:29.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:43:41.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:43:54.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:43:59.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:44:12.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:44:24.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:44:36.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:44:43.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:44:45.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:44:47.776] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:44:50.050] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:44:56.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:44:58.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:00.919] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:03.193] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:09.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:11.802] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:14.075] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:16.348] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:22.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:45:24.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:45:26.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:45:29.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:45:34.860] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:45:37.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:45:39.407] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:45:41.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:45:43.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:45:46.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:45:48.502] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:45:50.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:45:58.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:00.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:02.860] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:05.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:07.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:09.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:11.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:14.229] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:21.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:23.287] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:25.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:27.835] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:30.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:46:32.381] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:46:34.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:46:36.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:46:45.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:46:47.299] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:46:48.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:46:50.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:46:52.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:46:53.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:46:55.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:46:56.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:03.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:06.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:09.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:13.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:16.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:47:20.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:23.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:26.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:44.901] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:46.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:47.944] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:47:49.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:47:52.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:47:53.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:47:55.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:47:56.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:48:04.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:48:06.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:48:08.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:48:11.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:48:17.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:48:19.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:48:22.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:48:24.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:48:42.917] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:48:45.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:48:47.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:48:49.738] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:48:52.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:54.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:48:56.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:59.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:49:04.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:49:06.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:49:09.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:49:11.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:49:13.205] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:49:15.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:49:17.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:49:20.410] <TB0>     INFO: TBM Phase Settings: 232
[13:49:20.410] <TB0>     INFO: 400MHz Phase: 2
[13:49:20.410] <TB0>     INFO: 160MHz Phase: 7
[13:49:20.410] <TB0>     INFO: Functional Phase Area: 3
[13:49:20.413] <TB0>     INFO: Test took 513245 ms.
[13:49:20.413] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:49:20.413] <TB0>     INFO:    ----------------------------------------------------------------------
[13:49:20.413] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:49:20.413] <TB0>     INFO:    ----------------------------------------------------------------------
[13:49:20.413] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:49:23.059] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:49:24.577] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:49:26.097] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:49:27.616] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:49:29.135] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:49:30.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:49:32.174] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:49:35.198] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:49:39.229] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:49:42.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:49:46.679] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:49:50.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:49:55.363] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:49:59.328] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:50:02.730] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:50:08.262] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:50:09.782] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:50:11.303] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:50:12.822] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:50:14.342] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:50:15.861] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:50:17.381] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:50:18.900] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:50:20.421] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:50:21.940] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:50:23.460] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:50:24.979] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:50:27.252] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:50:29.526] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:50:31.800] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:50:34.072] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:50:35.592] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:50:37.112] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:50:38.632] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:50:40.151] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:50:42.424] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:50:44.698] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:50:46.971] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:50:49.247] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:50:50.767] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:50:52.288] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:50:53.808] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:50:55.328] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:50:57.601] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:50:59.875] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:51:02.148] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:51:04.422] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:51:05.943] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:51:07.462] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:51:08.981] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:51:10.501] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:51:12.774] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:51:15.049] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:51:17.324] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:51:19.608] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:51:21.129] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:51:22.648] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:51:24.170] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:51:25.697] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:51:27.217] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:51:28.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:51:30.258] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:51:31.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:51:33.680] <TB0>     INFO: ROC Delay Settings: 228
[13:51:33.681] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:51:33.681] <TB0>     INFO: ROC Port 0 Delay: 4
[13:51:33.681] <TB0>     INFO: ROC Port 1 Delay: 4
[13:51:33.681] <TB0>     INFO: Functional ROC Area: 4
[13:51:33.683] <TB0>     INFO: Test took 133270 ms.
[13:51:33.683] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:51:33.684] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:33.684] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:51:33.684] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:34.823] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4069 4068 4069 4069 4069 4069 4068 e062 c000 a101 80c0 4068 4068 4068 4069 4069 4069 4069 4069 e062 c000 
[13:51:34.823] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4068 4068 4068 4069 4068 4068 4069 4068 e022 c000 a102 8000 4068 4068 4069 4069 4068 4068 4069 4069 e022 c000 
[13:51:34.823] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4068 4068 4068 4068 4068 4069 4068 4068 e022 c000 a103 8040 4068 4069 4068 4068 4068 4069 4068 4069 e022 c000 
[13:51:34.823] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:51:49.044] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:49.044] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:52:02.972] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:02.972] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:52:16.986] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:16.986] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:52:31.006] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:31.006] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:52:44.907] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:44.907] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:52:58.945] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:58.945] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:53:12.927] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:12.927] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:53:26.829] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:26.830] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:53:40.809] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:40.810] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:53:54.789] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:55.170] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:55.184] <TB0>     INFO: Decoding statistics:
[13:53:55.184] <TB0>     INFO:   General information:
[13:53:55.184] <TB0>     INFO: 	 16bit words read:         240000000
[13:53:55.184] <TB0>     INFO: 	 valid events total:       20000000
[13:53:55.184] <TB0>     INFO: 	 empty events:             20000000
[13:53:55.184] <TB0>     INFO: 	 valid events with pixels: 0
[13:53:55.184] <TB0>     INFO: 	 valid pixel hits:         0
[13:53:55.184] <TB0>     INFO:   Event errors: 	           0
[13:53:55.184] <TB0>     INFO: 	 start marker:             0
[13:53:55.184] <TB0>     INFO: 	 stop marker:              0
[13:53:55.184] <TB0>     INFO: 	 overflow:                 0
[13:53:55.184] <TB0>     INFO: 	 invalid 5bit words:       0
[13:53:55.184] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:53:55.184] <TB0>     INFO:   TBM errors: 		           0
[13:53:55.184] <TB0>     INFO: 	 flawed TBM headers:       0
[13:53:55.184] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:53:55.184] <TB0>     INFO: 	 event ID mismatches:      0
[13:53:55.184] <TB0>     INFO:   ROC errors: 		           0
[13:53:55.184] <TB0>     INFO: 	 missing ROC header(s):    0
[13:53:55.184] <TB0>     INFO: 	 misplaced readback start: 0
[13:53:55.184] <TB0>     INFO:   Pixel decoding errors:	   0
[13:53:55.184] <TB0>     INFO: 	 pixel data incomplete:    0
[13:53:55.184] <TB0>     INFO: 	 pixel address:            0
[13:53:55.184] <TB0>     INFO: 	 pulse height fill bit:    0
[13:53:55.184] <TB0>     INFO: 	 buffer corruption:        0
[13:53:55.184] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.184] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:53:55.184] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.184] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.184] <TB0>     INFO:    Read back bit status: 1
[13:53:55.184] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.184] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.184] <TB0>     INFO:    Timings are good!
[13:53:55.185] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.185] <TB0>     INFO: Test took 141501 ms.
[13:53:55.185] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:53:55.185] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:55.185] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:55.185] <TB0>     INFO: PixTestTiming::doTest took 788020 ms.
[13:53:55.185] <TB0>     INFO: PixTestTiming::doTest() done
[13:53:55.185] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:53:55.185] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:53:55.185] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:53:55.185] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:53:55.185] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:53:55.186] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:53:55.186] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:53:55.537] <TB0>     INFO: ######################################################################
[13:53:55.537] <TB0>     INFO: PixTestAlive::doTest()
[13:53:55.537] <TB0>     INFO: ######################################################################
[13:53:55.540] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.540] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:55.540] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.541] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:55.892] <TB0>     INFO: Expecting 41600 events.
[13:54:00.027] <TB0>     INFO: 41600 events read in total (3420ms).
[13:54:00.028] <TB0>     INFO: Test took 4487ms.
[13:54:00.036] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:00.036] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:54:00.036] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:54:00.409] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:54:00.409] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    2    1    0    0    0    0
[13:54:00.409] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    2    1    0    0    0    0
[13:54:00.412] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:00.412] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:00.412] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:00.413] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:00.763] <TB0>     INFO: Expecting 41600 events.
[13:54:03.750] <TB0>     INFO: 41600 events read in total (2272ms).
[13:54:03.751] <TB0>     INFO: Test took 3337ms.
[13:54:03.751] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:03.751] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:54:03.751] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:54:03.752] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:54:04.154] <TB0>     INFO: PixTestAlive::maskTest() done
[13:54:04.154] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:54:04.158] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:04.158] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:04.158] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:04.159] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:04.503] <TB0>     INFO: Expecting 41600 events.
[13:54:08.640] <TB0>     INFO: 41600 events read in total (3422ms).
[13:54:08.641] <TB0>     INFO: Test took 4482ms.
[13:54:08.652] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:08.652] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:54:08.652] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:54:09.019] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:54:09.019] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:54:09.019] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:54:09.019] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:54:09.027] <TB0>     INFO: ######################################################################
[13:54:09.028] <TB0>     INFO: PixTestTrim::doTest()
[13:54:09.028] <TB0>     INFO: ######################################################################
[13:54:09.031] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:09.031] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:54:09.031] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:09.115] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:54:09.115] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:54:09.129] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:09.129] <TB0>     INFO:     run 1 of 1
[13:54:09.129] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:09.489] <TB0>     INFO: Expecting 5025280 events.
[13:54:53.997] <TB0>     INFO: 1419056 events read in total (43793ms).
[13:55:38.689] <TB0>     INFO: 2825984 events read in total (88485ms).
[13:56:23.553] <TB0>     INFO: 4246496 events read in total (133350ms).
[13:56:48.151] <TB0>     INFO: 5025280 events read in total (157948ms).
[13:56:48.189] <TB0>     INFO: Test took 159060ms.
[13:56:48.245] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:48.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:49.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:51.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:52.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:53.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:55.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:56.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:57.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:59.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:00.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:01.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:03.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:04.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:06.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:07.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:09.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:10.495] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299212800
[13:57:10.499] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6474 minThrLimit = 89.6412 minThrNLimit = 110.05 -> result = 89.6474 -> 89
[13:57:10.500] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4458 minThrLimit = 89.4174 minThrNLimit = 112.79 -> result = 89.4458 -> 89
[13:57:10.500] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.981 minThrLimit = 87.8828 minThrNLimit = 109.595 -> result = 87.981 -> 87
[13:57:10.500] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.1272 minThrLimit = 79.1063 minThrNLimit = 100.785 -> result = 79.1272 -> 79
[13:57:10.501] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7151 minThrLimit = 88.677 minThrNLimit = 112.82 -> result = 88.7151 -> 88
[13:57:10.501] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7475 minThrLimit = 85.7418 minThrNLimit = 105.831 -> result = 85.7475 -> 85
[13:57:10.502] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1264 minThrLimit = 94.1101 minThrNLimit = 112.521 -> result = 94.1264 -> 94
[13:57:10.502] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0817 minThrLimit = 88.0461 minThrNLimit = 103.457 -> result = 88.0817 -> 88
[13:57:10.502] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3127 minThrLimit = 94.2762 minThrNLimit = 114.362 -> result = 94.3127 -> 94
[13:57:10.503] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.6761 minThrLimit = 76.6366 minThrNLimit = 99.5202 -> result = 76.6761 -> 76
[13:57:10.503] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1811 minThrLimit = 96.1726 minThrNLimit = 115.736 -> result = 96.1811 -> 96
[13:57:10.504] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.363 minThrLimit = 100.346 minThrNLimit = 125.188 -> result = 100.363 -> 100
[13:57:10.504] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7173 minThrLimit = 94.6929 minThrNLimit = 117.481 -> result = 94.7173 -> 94
[13:57:10.504] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2687 minThrLimit = 88.2571 minThrNLimit = 110.276 -> result = 88.2687 -> 88
[13:57:10.505] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7691 minThrLimit = 99.767 minThrNLimit = 119.868 -> result = 99.7691 -> 99
[13:57:10.505] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.92 minThrLimit = 100.917 minThrNLimit = 122.727 -> result = 100.92 -> 100
[13:57:10.505] <TB0>     INFO: ROC 0 VthrComp = 89
[13:57:10.505] <TB0>     INFO: ROC 1 VthrComp = 89
[13:57:10.506] <TB0>     INFO: ROC 2 VthrComp = 87
[13:57:10.506] <TB0>     INFO: ROC 3 VthrComp = 79
[13:57:10.506] <TB0>     INFO: ROC 4 VthrComp = 88
[13:57:10.506] <TB0>     INFO: ROC 5 VthrComp = 85
[13:57:10.506] <TB0>     INFO: ROC 6 VthrComp = 94
[13:57:10.506] <TB0>     INFO: ROC 7 VthrComp = 88
[13:57:10.506] <TB0>     INFO: ROC 8 VthrComp = 94
[13:57:10.506] <TB0>     INFO: ROC 9 VthrComp = 76
[13:57:10.507] <TB0>     INFO: ROC 10 VthrComp = 96
[13:57:10.508] <TB0>     INFO: ROC 11 VthrComp = 100
[13:57:10.508] <TB0>     INFO: ROC 12 VthrComp = 94
[13:57:10.508] <TB0>     INFO: ROC 13 VthrComp = 88
[13:57:10.508] <TB0>     INFO: ROC 14 VthrComp = 99
[13:57:10.508] <TB0>     INFO: ROC 15 VthrComp = 100
[13:57:10.508] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:57:10.508] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:57:10.521] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:10.521] <TB0>     INFO:     run 1 of 1
[13:57:10.521] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:10.870] <TB0>     INFO: Expecting 5025280 events.
[13:57:47.326] <TB0>     INFO: 885032 events read in total (35737ms).
[13:58:24.661] <TB0>     INFO: 1768512 events read in total (73072ms).
[13:58:59.555] <TB0>     INFO: 2651992 events read in total (107967ms).
[13:59:34.831] <TB0>     INFO: 3527064 events read in total (143242ms).
[14:00:10.228] <TB0>     INFO: 4397864 events read in total (178640ms).
[14:00:35.841] <TB0>     INFO: 5025280 events read in total (204252ms).
[14:00:35.919] <TB0>     INFO: Test took 205399ms.
[14:00:36.106] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:36.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:38.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:39.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:41.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:42.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:44.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:45.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:47.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:49.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:50.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:52.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:53.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:55.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:57.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:58.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:00.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:01.789] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311971840
[14:01:01.792] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.9723 for pixel 13/1 mean/min/max = 45.5423/34.026/57.0586
[14:01:01.793] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.3491 for pixel 3/0 mean/min/max = 45.225/33.9833/56.4667
[14:01:01.793] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.2172 for pixel 22/13 mean/min/max = 44.8202/33.2838/56.3566
[14:01:01.793] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.2529 for pixel 15/9 mean/min/max = 46.4395/35.5886/57.2904
[14:01:01.794] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.1334 for pixel 6/7 mean/min/max = 45.0042/34.5049/55.5035
[14:01:01.794] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.396 for pixel 7/19 mean/min/max = 45.1508/32.9007/57.4009
[14:01:01.794] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.9256 for pixel 0/5 mean/min/max = 45.7361/32.4994/58.9727
[14:01:01.795] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.3582 for pixel 20/12 mean/min/max = 46.7172/34.0458/59.3886
[14:01:01.795] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.5135 for pixel 18/4 mean/min/max = 45.129/32.7029/57.5552
[14:01:01.795] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.9854 for pixel 2/2 mean/min/max = 46.3631/36.6288/56.0974
[14:01:01.796] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.0545 for pixel 49/79 mean/min/max = 43.9678/32.8259/55.1097
[14:01:01.796] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.951 for pixel 18/64 mean/min/max = 44.7424/32.0157/57.4691
[14:01:01.796] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.9241 for pixel 0/79 mean/min/max = 44.9267/32.7436/57.1097
[14:01:01.797] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.5585 for pixel 6/13 mean/min/max = 44.9189/34.2137/55.6242
[14:01:01.797] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.4869 for pixel 32/78 mean/min/max = 44.312/32.1208/56.5031
[14:01:01.797] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.0411 for pixel 21/12 mean/min/max = 45.4926/32.6646/58.3206
[14:01:01.798] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:01.930] <TB0>     INFO: Expecting 411648 events.
[14:01:09.524] <TB0>     INFO: 411648 events read in total (6872ms).
[14:01:09.530] <TB0>     INFO: Expecting 411648 events.
[14:01:17.140] <TB0>     INFO: 411648 events read in total (6940ms).
[14:01:17.149] <TB0>     INFO: Expecting 411648 events.
[14:01:24.792] <TB0>     INFO: 411648 events read in total (6975ms).
[14:01:24.804] <TB0>     INFO: Expecting 411648 events.
[14:01:32.376] <TB0>     INFO: 411648 events read in total (6912ms).
[14:01:32.390] <TB0>     INFO: Expecting 411648 events.
[14:01:40.061] <TB0>     INFO: 411648 events read in total (7015ms).
[14:01:40.077] <TB0>     INFO: Expecting 411648 events.
[14:01:47.630] <TB0>     INFO: 411648 events read in total (6897ms).
[14:01:47.648] <TB0>     INFO: Expecting 411648 events.
[14:01:55.223] <TB0>     INFO: 411648 events read in total (6917ms).
[14:01:55.243] <TB0>     INFO: Expecting 411648 events.
[14:02:02.758] <TB0>     INFO: 411648 events read in total (6859ms).
[14:02:02.779] <TB0>     INFO: Expecting 411648 events.
[14:02:10.512] <TB0>     INFO: 411648 events read in total (7076ms).
[14:02:10.537] <TB0>     INFO: Expecting 411648 events.
[14:02:18.112] <TB0>     INFO: 411648 events read in total (6932ms).
[14:02:18.139] <TB0>     INFO: Expecting 411648 events.
[14:02:25.687] <TB0>     INFO: 411648 events read in total (6902ms).
[14:02:25.718] <TB0>     INFO: Expecting 411648 events.
[14:02:33.363] <TB0>     INFO: 411648 events read in total (6997ms).
[14:02:33.394] <TB0>     INFO: Expecting 411648 events.
[14:02:40.831] <TB0>     INFO: 411648 events read in total (6801ms).
[14:02:40.864] <TB0>     INFO: Expecting 411648 events.
[14:02:48.607] <TB0>     INFO: 411648 events read in total (7096ms).
[14:02:48.642] <TB0>     INFO: Expecting 411648 events.
[14:02:56.235] <TB0>     INFO: 411648 events read in total (6958ms).
[14:02:56.277] <TB0>     INFO: Expecting 411648 events.
[14:03:03.862] <TB0>     INFO: 411648 events read in total (6952ms).
[14:03:03.902] <TB0>     INFO: Test took 122104ms.
[14:03:04.395] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.212 < 35 for itrim = 96; old thr = 34.2763 ... break
[14:03:04.429] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3621 < 35 for itrim = 95; old thr = 33.9823 ... break
[14:03:04.470] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.707 < 35 for itrim+1 = 109; old thr = 34.5166 ... break
[14:03:04.506] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1055 < 35 for itrim = 99; old thr = 34.0966 ... break
[14:03:04.547] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.439 < 35 for itrim = 96; old thr = 34.3359 ... break
[14:03:04.577] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1146 < 35 for itrim = 88; old thr = 34.6221 ... break
[14:03:04.596] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0512 < 35 for itrim = 84; old thr = 34.2089 ... break
[14:03:04.620] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8342 < 35 for itrim+1 = 93; old thr = 34.5608 ... break
[14:03:04.653] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.167 < 35 for itrim = 99; old thr = 34.8142 ... break
[14:03:04.691] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1436 < 35 for itrim = 91; old thr = 34.2128 ... break
[14:03:04.720] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0602 < 35 for itrim = 84; old thr = 34.3369 ... break
[14:03:04.758] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6438 < 35 for itrim+1 = 115; old thr = 34.5176 ... break
[14:03:04.776] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1797 < 35 for itrim = 79; old thr = 34.3006 ... break
[14:03:04.813] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1426 < 35 for itrim = 102; old thr = 34.0855 ... break
[14:03:04.847] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.272 < 35 for itrim = 104; old thr = 34.6749 ... break
[14:03:04.884] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1337 < 35 for itrim+1 = 92; old thr = 34.9647 ... break
[14:03:04.961] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:03:04.971] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:04.971] <TB0>     INFO:     run 1 of 1
[14:03:04.971] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:05.315] <TB0>     INFO: Expecting 5025280 events.
[14:03:41.380] <TB0>     INFO: 870280 events read in total (35350ms).
[14:04:18.313] <TB0>     INFO: 1739496 events read in total (72283ms).
[14:04:53.786] <TB0>     INFO: 2608648 events read in total (107756ms).
[14:05:28.753] <TB0>     INFO: 3467912 events read in total (142723ms).
[14:06:03.445] <TB0>     INFO: 4322824 events read in total (177415ms).
[14:06:31.323] <TB0>     INFO: 5025280 events read in total (205293ms).
[14:06:31.409] <TB0>     INFO: Test took 206438ms.
[14:06:31.593] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:31.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:33.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:35.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:36.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:38.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:39.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:41.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:42.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:44.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:45.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:47.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:49.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:50.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:52.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:53.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:55.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:56.926] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315289600
[14:06:56.928] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.372720 .. 49.445279
[14:06:56.003] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:06:57.013] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:57.013] <TB0>     INFO:     run 1 of 1
[14:06:57.013] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:57.356] <TB0>     INFO: Expecting 1963520 events.
[14:07:40.880] <TB0>     INFO: 1164888 events read in total (42809ms).
[14:08:08.049] <TB0>     INFO: 1963520 events read in total (69978ms).
[14:08:08.069] <TB0>     INFO: Test took 71055ms.
[14:08:08.110] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:08.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:09.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:10.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:11.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:12.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:13.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:14.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:15.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:16.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:17.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:18.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:19.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:20.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:21.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:22.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:23.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:24.284] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253280256
[14:08:24.365] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.408092 .. 45.017968
[14:08:24.439] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:08:24.449] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:24.449] <TB0>     INFO:     run 1 of 1
[14:08:24.449] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:24.793] <TB0>     INFO: Expecting 1630720 events.
[14:09:07.794] <TB0>     INFO: 1150032 events read in total (42285ms).
[14:09:24.986] <TB0>     INFO: 1630720 events read in total (59477ms).
[14:09:25.009] <TB0>     INFO: Test took 60561ms.
[14:09:25.049] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:25.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:26.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:27.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:28.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:29.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:30.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:30.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:31.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:32.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:33.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:34.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:35.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:36.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:37.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:38.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:39.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:40.797] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266219520
[14:09:40.878] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.326275 .. 41.311560
[14:09:40.953] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:09:40.963] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:40.963] <TB0>     INFO:     run 1 of 1
[14:09:40.963] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:41.307] <TB0>     INFO: Expecting 1364480 events.
[14:10:23.657] <TB0>     INFO: 1167624 events read in total (41636ms).
[14:10:30.886] <TB0>     INFO: 1364480 events read in total (48866ms).
[14:10:30.902] <TB0>     INFO: Test took 49938ms.
[14:10:30.932] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:30.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:31.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:32.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:33.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:34.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:35.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:36.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:37.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:38.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:39.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:40.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:41.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:42.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:43.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:44.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:45.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:46.115] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266219520
[14:10:46.196] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.976981 .. 41.311560
[14:10:46.273] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:10:46.284] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:46.284] <TB0>     INFO:     run 1 of 1
[14:10:46.284] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:46.633] <TB0>     INFO: Expecting 1297920 events.
[14:11:26.584] <TB0>     INFO: 1150720 events read in total (39236ms).
[14:11:32.151] <TB0>     INFO: 1297920 events read in total (44804ms).
[14:11:32.169] <TB0>     INFO: Test took 45885ms.
[14:11:32.199] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:32.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:33.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:34.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:35.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:36.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:37.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:38.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:39.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:40.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:41.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:42.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:43.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:44.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:45.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:46.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:46.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:47.904] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341057536
[14:11:47.989] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:11:47.989] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:11:47.000] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:47.000] <TB0>     INFO:     run 1 of 1
[14:11:47.000] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:48.348] <TB0>     INFO: Expecting 1364480 events.
[14:12:28.354] <TB0>     INFO: 1075824 events read in total (39291ms).
[14:12:39.192] <TB0>     INFO: 1364480 events read in total (50129ms).
[14:12:39.205] <TB0>     INFO: Test took 51205ms.
[14:12:39.238] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:39.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:40.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:41.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:42.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:43.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:44.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:45.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:46.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:47.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:48.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:49.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:50.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:51.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:51.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:52.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:53.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:54.914] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357740544
[14:12:54.958] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C0.dat
[14:12:54.958] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C1.dat
[14:12:54.958] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C2.dat
[14:12:54.958] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C3.dat
[14:12:54.958] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C4.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C5.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C6.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C7.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C8.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C9.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C10.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C11.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C12.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C13.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C14.dat
[14:12:54.959] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C15.dat
[14:12:54.960] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C0.dat
[14:12:54.967] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C1.dat
[14:12:54.975] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C2.dat
[14:12:54.982] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C3.dat
[14:12:54.989] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C4.dat
[14:12:54.997] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C5.dat
[14:12:54.004] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C6.dat
[14:12:55.011] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C7.dat
[14:12:55.019] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C8.dat
[14:12:55.026] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C9.dat
[14:12:55.033] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C10.dat
[14:12:55.040] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C11.dat
[14:12:55.047] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C12.dat
[14:12:55.055] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C13.dat
[14:12:55.062] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C14.dat
[14:12:55.070] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C15.dat
[14:12:55.077] <TB0>     INFO: PixTestTrim::trimTest() done
[14:12:55.077] <TB0>     INFO: vtrim:      96  95 109  99  96  88  84  93  99  91  84 115  79 102 104  92 
[14:12:55.077] <TB0>     INFO: vthrcomp:   89  89  87  79  88  85  94  88  94  76  96 100  94  88  99 100 
[14:12:55.077] <TB0>     INFO: vcal mean:  35.01  35.07  34.97  35.02  34.96  34.94  34.94  35.00  35.01  35.05  34.96  34.95  34.98  35.00  34.95  34.96 
[14:12:55.077] <TB0>     INFO: vcal RMS:    0.83   0.78   0.82   0.80   0.82   0.86   0.87   0.86   0.84   0.74   1.13   1.02   0.80   0.81   0.85   0.87 
[14:12:55.077] <TB0>     INFO: bits mean:   9.22   9.24   9.77   8.87   9.71   9.56   9.11   9.22   9.82   8.24   9.64  10.19   8.77   9.76  10.16   9.47 
[14:12:55.077] <TB0>     INFO: bits RMS:    2.57   2.61   2.53   2.43   2.27   2.62   2.80   2.51   2.52   2.50   2.68   2.46   2.98   2.38   2.47   2.69 
[14:12:55.090] <TB0>     INFO:    ----------------------------------------------------------------------
[14:12:55.090] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:12:55.090] <TB0>     INFO:    ----------------------------------------------------------------------
[14:12:55.093] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:12:55.093] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:12:55.104] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:55.106] <TB0>     INFO:     run 1 of 1
[14:12:55.106] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:55.449] <TB0>     INFO: Expecting 4160000 events.
[14:13:41.369] <TB0>     INFO: 1129515 events read in total (45205ms).
[14:14:28.912] <TB0>     INFO: 2249760 events read in total (92748ms).
[14:15:14.032] <TB0>     INFO: 3356485 events read in total (137868ms).
[14:15:46.879] <TB0>     INFO: 4160000 events read in total (170715ms).
[14:15:46.934] <TB0>     INFO: Test took 171828ms.
[14:15:47.060] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:47.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:49.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:51.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:52.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:54.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:56.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:58.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:00.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:02.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:04.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:06.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:08.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:10.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:12.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:13.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:15.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:17.775] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417488896
[14:16:17.776] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:16:17.849] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:16:17.849] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:16:17.860] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:17.860] <TB0>     INFO:     run 1 of 1
[14:16:17.860] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:18.203] <TB0>     INFO: Expecting 3515200 events.
[14:17:05.402] <TB0>     INFO: 1176185 events read in total (46484ms).
[14:17:50.953] <TB0>     INFO: 2336840 events read in total (92035ms).
[14:18:37.209] <TB0>     INFO: 3488035 events read in total (138291ms).
[14:18:38.663] <TB0>     INFO: 3515200 events read in total (139745ms).
[14:18:38.707] <TB0>     INFO: Test took 140848ms.
[14:18:38.805] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:38.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:40.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:42.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:44.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:45.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:47.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:49.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:51.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:52.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:54.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:56.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:58.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:59.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:01.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:03.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:04.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:06.582] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 384774144
[14:19:06.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:19:06.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:19:06.659] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:19:06.670] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:06.670] <TB0>     INFO:     run 1 of 1
[14:19:06.670] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:07.019] <TB0>     INFO: Expecting 3244800 events.
[14:19:56.426] <TB0>     INFO: 1232185 events read in total (48692ms).
[14:20:44.458] <TB0>     INFO: 2441925 events read in total (96724ms).
[14:21:16.458] <TB0>     INFO: 3244800 events read in total (128724ms).
[14:21:16.498] <TB0>     INFO: Test took 129829ms.
[14:21:16.578] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:16.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:18.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:20.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:21.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:23.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:24.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:26.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:28.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:29.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:31.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:33.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:34.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:36.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:38.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:39.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:41.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:42.900] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398286848
[14:21:42.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:21:42.975] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:21:42.975] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:21:42.985] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:42.986] <TB0>     INFO:     run 1 of 1
[14:21:42.986] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:43.337] <TB0>     INFO: Expecting 3224000 events.
[14:22:31.938] <TB0>     INFO: 1236670 events read in total (47886ms).
[14:23:20.146] <TB0>     INFO: 2450020 events read in total (96094ms).
[14:23:50.879] <TB0>     INFO: 3224000 events read in total (126827ms).
[14:23:50.918] <TB0>     INFO: Test took 127932ms.
[14:23:50.994] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:51.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:52.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:54.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:56.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:57.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:59.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:01.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:02.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:04.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:05.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:07.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:09.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:10.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:12.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:13.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:15.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:17.147] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398344192
[14:24:17.147] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:24:17.222] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:24:17.222] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:24:17.232] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:17.233] <TB0>     INFO:     run 1 of 1
[14:24:17.233] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:17.577] <TB0>     INFO: Expecting 3244800 events.
[14:25:06.872] <TB0>     INFO: 1232045 events read in total (48580ms).
[14:25:54.564] <TB0>     INFO: 2440475 events read in total (96272ms).
[14:26:26.554] <TB0>     INFO: 3244800 events read in total (128262ms).
[14:26:26.593] <TB0>     INFO: Test took 129361ms.
[14:26:26.671] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:26.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:28.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:30.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:31.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:33.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:35.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:36.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:38.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:39.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:41.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:43.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:44.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:46.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:48.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:49.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:51.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:52.891] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398344192
[14:26:52.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.80372, thr difference RMS: 1.61734
[14:26:52.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.8514, thr difference RMS: 1.63378
[14:26:52.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.67953, thr difference RMS: 1.3008
[14:26:52.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.52451, thr difference RMS: 1.29505
[14:26:52.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.67652, thr difference RMS: 1.28864
[14:26:52.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0337, thr difference RMS: 1.57521
[14:26:52.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.4156, thr difference RMS: 1.75305
[14:26:52.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.3324, thr difference RMS: 1.71504
[14:26:52.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.42733, thr difference RMS: 1.57012
[14:26:52.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.81251, thr difference RMS: 1.1133
[14:26:52.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.74573, thr difference RMS: 1.83763
[14:26:52.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.03075, thr difference RMS: 1.79849
[14:26:52.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.77597, thr difference RMS: 1.65879
[14:26:52.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.41652, thr difference RMS: 1.39114
[14:26:52.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.4576, thr difference RMS: 1.62328
[14:26:52.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.6252, thr difference RMS: 1.44167
[14:26:52.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.73527, thr difference RMS: 1.61402
[14:26:52.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.82069, thr difference RMS: 1.65847
[14:26:52.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.6009, thr difference RMS: 1.32122
[14:26:52.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.49108, thr difference RMS: 1.29358
[14:26:52.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.74677, thr difference RMS: 1.26802
[14:26:52.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.1632, thr difference RMS: 1.57485
[14:26:52.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.4059, thr difference RMS: 1.72173
[14:26:52.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.2779, thr difference RMS: 1.69172
[14:26:52.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.40996, thr difference RMS: 1.5881
[14:26:52.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.69961, thr difference RMS: 1.11332
[14:26:52.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.71648, thr difference RMS: 1.83299
[14:26:52.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.91349, thr difference RMS: 1.82312
[14:26:52.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.8826, thr difference RMS: 1.60587
[14:26:52.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.40001, thr difference RMS: 1.38115
[14:26:52.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.41, thr difference RMS: 1.61942
[14:26:52.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.7236, thr difference RMS: 1.44303
[14:26:52.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.60845, thr difference RMS: 1.63451
[14:26:52.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.98227, thr difference RMS: 1.6419
[14:26:52.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.64852, thr difference RMS: 1.28599
[14:26:52.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.56752, thr difference RMS: 1.30087
[14:26:52.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.82257, thr difference RMS: 1.27261
[14:26:52.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.3093, thr difference RMS: 1.53392
[14:26:52.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.4852, thr difference RMS: 1.70897
[14:26:52.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.3777, thr difference RMS: 1.73049
[14:26:52.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.48103, thr difference RMS: 1.55996
[14:26:52.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.62603, thr difference RMS: 1.11839
[14:26:52.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.84156, thr difference RMS: 1.82671
[14:26:52.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.86888, thr difference RMS: 1.82813
[14:26:52.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.0131, thr difference RMS: 1.62313
[14:26:52.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.48017, thr difference RMS: 1.39791
[14:26:52.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.4721, thr difference RMS: 1.62402
[14:26:52.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.9455, thr difference RMS: 1.4506
[14:26:52.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.58837, thr difference RMS: 1.60532
[14:26:52.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.05625, thr difference RMS: 1.64833
[14:26:52.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.60281, thr difference RMS: 1.31249
[14:26:52.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.60419, thr difference RMS: 1.30543
[14:26:52.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.92695, thr difference RMS: 1.27038
[14:26:52.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.4075, thr difference RMS: 1.54377
[14:26:52.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.5623, thr difference RMS: 1.68594
[14:26:52.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.3459, thr difference RMS: 1.69194
[14:26:52.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.54688, thr difference RMS: 1.55269
[14:26:52.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.63451, thr difference RMS: 1.11024
[14:26:52.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.87172, thr difference RMS: 1.81491
[14:26:52.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.85639, thr difference RMS: 1.81385
[14:26:52.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.132, thr difference RMS: 1.61925
[14:26:52.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.53851, thr difference RMS: 1.42759
[14:26:52.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.5132, thr difference RMS: 1.63815
[14:26:52.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 12.1259, thr difference RMS: 1.47588
[14:26:53.016] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:26:53.019] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1963 seconds
[14:26:53.019] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:26:53.728] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:26:53.728] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:26:53.731] <TB0>     INFO: ######################################################################
[14:26:53.731] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:26:53.731] <TB0>     INFO: ######################################################################
[14:26:53.732] <TB0>     INFO:    ----------------------------------------------------------------------
[14:26:53.732] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:26:53.732] <TB0>     INFO:    ----------------------------------------------------------------------
[14:26:53.732] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:26:53.743] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:26:53.743] <TB0>     INFO:     run 1 of 1
[14:26:53.743] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:54.095] <TB0>     INFO: Expecting 59072000 events.
[14:27:23.292] <TB0>     INFO: 1073200 events read in total (28482ms).
[14:27:51.749] <TB0>     INFO: 2142000 events read in total (56939ms).
[14:28:20.178] <TB0>     INFO: 3212200 events read in total (85368ms).
[14:28:48.675] <TB0>     INFO: 4282600 events read in total (113865ms).
[14:29:17.215] <TB0>     INFO: 5350600 events read in total (142405ms).
[14:29:45.744] <TB0>     INFO: 6421200 events read in total (170934ms).
[14:30:14.231] <TB0>     INFO: 7492400 events read in total (199421ms).
[14:30:42.621] <TB0>     INFO: 8561000 events read in total (227811ms).
[14:31:11.073] <TB0>     INFO: 9631600 events read in total (256263ms).
[14:31:39.508] <TB0>     INFO: 10701800 events read in total (284698ms).
[14:32:07.948] <TB0>     INFO: 11770200 events read in total (313138ms).
[14:32:36.261] <TB0>     INFO: 12840600 events read in total (341451ms).
[14:33:04.765] <TB0>     INFO: 13911000 events read in total (369955ms).
[14:33:33.202] <TB0>     INFO: 14979600 events read in total (398392ms).
[14:34:01.561] <TB0>     INFO: 16051000 events read in total (426751ms).
[14:34:30.101] <TB0>     INFO: 17121400 events read in total (455291ms).
[14:34:58.605] <TB0>     INFO: 18190000 events read in total (483795ms).
[14:35:27.063] <TB0>     INFO: 19262800 events read in total (512253ms).
[14:35:55.461] <TB0>     INFO: 20331200 events read in total (540651ms).
[14:36:23.881] <TB0>     INFO: 21401200 events read in total (569071ms).
[14:36:52.469] <TB0>     INFO: 22473400 events read in total (597659ms).
[14:37:20.946] <TB0>     INFO: 23542000 events read in total (626136ms).
[14:37:49.302] <TB0>     INFO: 24613600 events read in total (654492ms).
[14:38:17.776] <TB0>     INFO: 25683200 events read in total (682966ms).
[14:38:46.237] <TB0>     INFO: 26751400 events read in total (711427ms).
[14:39:14.848] <TB0>     INFO: 27823200 events read in total (740038ms).
[14:39:43.317] <TB0>     INFO: 28892800 events read in total (768507ms).
[14:40:11.896] <TB0>     INFO: 29961400 events read in total (797086ms).
[14:40:40.446] <TB0>     INFO: 31032800 events read in total (825636ms).
[14:41:08.897] <TB0>     INFO: 32102000 events read in total (854087ms).
[14:41:37.443] <TB0>     INFO: 33170400 events read in total (882633ms).
[14:42:06.072] <TB0>     INFO: 34242400 events read in total (911262ms).
[14:42:34.703] <TB0>     INFO: 35311200 events read in total (939893ms).
[14:43:03.391] <TB0>     INFO: 36380000 events read in total (968581ms).
[14:43:32.020] <TB0>     INFO: 37452800 events read in total (997210ms).
[14:44:00.540] <TB0>     INFO: 38521600 events read in total (1025730ms).
[14:44:29.062] <TB0>     INFO: 39590200 events read in total (1054252ms).
[14:44:57.695] <TB0>     INFO: 40662600 events read in total (1082885ms).
[14:45:26.344] <TB0>     INFO: 41730800 events read in total (1111534ms).
[14:45:54.839] <TB0>     INFO: 42799400 events read in total (1140029ms).
[14:46:23.404] <TB0>     INFO: 43870600 events read in total (1168594ms).
[14:46:52.008] <TB0>     INFO: 44939000 events read in total (1197198ms).
[14:47:20.552] <TB0>     INFO: 46007200 events read in total (1225742ms).
[14:47:49.128] <TB0>     INFO: 47078200 events read in total (1254318ms).
[14:48:17.616] <TB0>     INFO: 48147600 events read in total (1282806ms).
[14:48:46.252] <TB0>     INFO: 49216400 events read in total (1311442ms).
[14:49:14.767] <TB0>     INFO: 50285600 events read in total (1339957ms).
[14:49:43.386] <TB0>     INFO: 51355000 events read in total (1368576ms).
[14:50:12.009] <TB0>     INFO: 52422600 events read in total (1397199ms).
[14:50:40.650] <TB0>     INFO: 53491000 events read in total (1425840ms).
[14:51:09.312] <TB0>     INFO: 54563400 events read in total (1454502ms).
[14:51:37.562] <TB0>     INFO: 55631600 events read in total (1482752ms).
[14:52:04.749] <TB0>     INFO: 56699200 events read in total (1509939ms).
[14:52:33.226] <TB0>     INFO: 57770200 events read in total (1538416ms).
[14:53:01.605] <TB0>     INFO: 58840400 events read in total (1566795ms).
[14:53:08.071] <TB0>     INFO: 59072000 events read in total (1573261ms).
[14:53:08.093] <TB0>     INFO: Test took 1574350ms.
[14:53:08.150] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:08.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:08.277] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:09.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:09.445] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:10.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:10.626] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:11.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:11.809] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:12.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:12.989] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:14.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:14.169] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:15.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:15.349] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:16.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:16.529] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:17.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:17.710] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:18.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:18.882] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:20.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:20.068] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:21.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:21.244] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:22.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:22.433] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:23.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:23.612] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:24.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:24.785] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:25.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:25.962] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:27.132] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498569216
[14:53:27.164] <TB0>     INFO: PixTestScurves::scurves() done 
[14:53:27.164] <TB0>     INFO: Vcal mean:  35.17  35.09  35.12  35.15  35.13  35.08  35.11  35.13  35.08  35.10  35.07  35.05  35.10  35.13  35.07  35.07 
[14:53:27.164] <TB0>     INFO: Vcal RMS:    0.69   0.66   0.70   0.66   0.68   0.74   0.74   0.72   0.71   0.61   1.03   0.93   0.66   0.68   0.74   0.73 
[14:53:27.164] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:53:27.242] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:53:27.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:53:27.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:53:27.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:53:27.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:53:27.243] <TB0>     INFO: ######################################################################
[14:53:27.243] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:53:27.243] <TB0>     INFO: ######################################################################
[14:53:27.245] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:27.588] <TB0>     INFO: Expecting 41600 events.
[14:53:31.664] <TB0>     INFO: 41600 events read in total (3351ms).
[14:53:31.665] <TB0>     INFO: Test took 4420ms.
[14:53:31.673] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:31.673] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:53:31.673] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:53:31.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 15, 2] has eff 0/10
[14:53:31.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 15, 2]
[14:53:31.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 13, 3] has eff 0/10
[14:53:31.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 13, 3]
[14:53:31.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 42, 35] has eff 0/10
[14:53:31.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 42, 35]
[14:53:31.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:53:31.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:53:31.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:53:31.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:53:32.020] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:32.366] <TB0>     INFO: Expecting 41600 events.
[14:53:36.481] <TB0>     INFO: 41600 events read in total (3400ms).
[14:53:36.481] <TB0>     INFO: Test took 4461ms.
[14:53:36.489] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:36.489] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:53:36.489] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:53:36.494] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.817
[14:53:36.494] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:53:36.494] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.689
[14:53:36.494] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,17] phvalue 157
[14:53:36.494] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.806
[14:53:36.494] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 168
[14:53:36.494] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.681
[14:53:36.494] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.882
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.36
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.455
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 170
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.265
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 170
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.056
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 176
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.511
[14:53:36.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,12] phvalue 179
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.835
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.187
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.18
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.619
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.557
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 171
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.14
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 172
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:53:36.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:53:36.586] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:36.930] <TB0>     INFO: Expecting 41600 events.
[14:53:41.079] <TB0>     INFO: 41600 events read in total (3434ms).
[14:53:41.079] <TB0>     INFO: Test took 4493ms.
[14:53:41.087] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:41.087] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:53:41.087] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:53:41.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 1
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4509
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.6895
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 54
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7383
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,12] phvalue 65
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0841
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 82
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9831
[14:53:41.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 86
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9475
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0398
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 73
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.8322
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 63
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.462
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 70
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2022
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,10] phvalue 79
[14:53:41.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.445
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 81
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.8159
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 59
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4051
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1408
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 58
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7904
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 64
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1724
[14:53:41.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[14:53:41.096] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[14:53:41.500] <TB0>     INFO: Expecting 2560 events.
[14:53:42.460] <TB0>     INFO: 2560 events read in total (245ms).
[14:53:42.460] <TB0>     INFO: Test took 1364ms.
[14:53:42.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:42.461] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:53:42.968] <TB0>     INFO: Expecting 2560 events.
[14:53:43.926] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:43.926] <TB0>     INFO: Test took 1465ms.
[14:53:43.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:43.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 12, 2 2
[14:53:44.434] <TB0>     INFO: Expecting 2560 events.
[14:53:45.392] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:45.392] <TB0>     INFO: Test took 1465ms.
[14:53:45.393] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:45.393] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 3 3
[14:53:45.900] <TB0>     INFO: Expecting 2560 events.
[14:53:46.857] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:46.857] <TB0>     INFO: Test took 1464ms.
[14:53:46.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:46.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 4 4
[14:53:47.365] <TB0>     INFO: Expecting 2560 events.
[14:53:48.324] <TB0>     INFO: 2560 events read in total (244ms).
[14:53:48.325] <TB0>     INFO: Test took 1468ms.
[14:53:48.325] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:48.325] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[14:53:48.832] <TB0>     INFO: Expecting 2560 events.
[14:53:49.790] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:49.790] <TB0>     INFO: Test took 1464ms.
[14:53:49.791] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:49.791] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 6 6
[14:53:50.299] <TB0>     INFO: Expecting 2560 events.
[14:53:51.257] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:51.257] <TB0>     INFO: Test took 1466ms.
[14:53:51.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:51.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[14:53:51.765] <TB0>     INFO: Expecting 2560 events.
[14:53:52.725] <TB0>     INFO: 2560 events read in total (245ms).
[14:53:52.725] <TB0>     INFO: Test took 1467ms.
[14:53:52.725] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:52.726] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 8 8
[14:53:53.233] <TB0>     INFO: Expecting 2560 events.
[14:53:54.190] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:54.191] <TB0>     INFO: Test took 1465ms.
[14:53:54.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:54.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 10, 9 9
[14:53:54.699] <TB0>     INFO: Expecting 2560 events.
[14:53:55.656] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:55.657] <TB0>     INFO: Test took 1466ms.
[14:53:55.657] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:55.657] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 10 10
[14:53:56.164] <TB0>     INFO: Expecting 2560 events.
[14:53:57.122] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:57.122] <TB0>     INFO: Test took 1465ms.
[14:53:57.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:57.123] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 11 11
[14:53:57.630] <TB0>     INFO: Expecting 2560 events.
[14:53:58.587] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:58.588] <TB0>     INFO: Test took 1465ms.
[14:53:58.588] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:58.588] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[14:53:59.096] <TB0>     INFO: Expecting 2560 events.
[14:54:00.055] <TB0>     INFO: 2560 events read in total (245ms).
[14:54:00.055] <TB0>     INFO: Test took 1467ms.
[14:54:00.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:00.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 13 13
[14:54:00.563] <TB0>     INFO: Expecting 2560 events.
[14:54:01.522] <TB0>     INFO: 2560 events read in total (244ms).
[14:54:01.522] <TB0>     INFO: Test took 1466ms.
[14:54:01.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:01.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 14 14
[14:54:02.030] <TB0>     INFO: Expecting 2560 events.
[14:54:02.989] <TB0>     INFO: 2560 events read in total (243ms).
[14:54:02.990] <TB0>     INFO: Test took 1467ms.
[14:54:02.990] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:02.990] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:54:03.497] <TB0>     INFO: Expecting 2560 events.
[14:54:04.457] <TB0>     INFO: 2560 events read in total (244ms).
[14:54:04.458] <TB0>     INFO: Test took 1467ms.
[14:54:04.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:04.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:54:04.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:54:04.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:54:04.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:54:04.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:54:04.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:54:04.460] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:54:04.463] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:04.967] <TB0>     INFO: Expecting 655360 events.
[14:54:16.760] <TB0>     INFO: 655360 events read in total (11078ms).
[14:54:16.773] <TB0>     INFO: Expecting 655360 events.
[14:54:28.455] <TB0>     INFO: 655360 events read in total (11112ms).
[14:54:28.470] <TB0>     INFO: Expecting 655360 events.
[14:54:40.099] <TB0>     INFO: 655360 events read in total (11063ms).
[14:54:40.118] <TB0>     INFO: Expecting 655360 events.
[14:54:51.764] <TB0>     INFO: 655360 events read in total (11082ms).
[14:54:51.788] <TB0>     INFO: Expecting 655360 events.
[14:55:03.426] <TB0>     INFO: 655360 events read in total (11080ms).
[14:55:03.454] <TB0>     INFO: Expecting 655360 events.
[14:55:15.066] <TB0>     INFO: 655360 events read in total (11057ms).
[14:55:15.099] <TB0>     INFO: Expecting 655360 events.
[14:55:26.741] <TB0>     INFO: 655360 events read in total (11094ms).
[14:55:26.777] <TB0>     INFO: Expecting 655360 events.
[14:55:38.388] <TB0>     INFO: 655360 events read in total (11066ms).
[14:55:38.430] <TB0>     INFO: Expecting 655360 events.
[14:55:50.104] <TB0>     INFO: 655360 events read in total (11136ms).
[14:55:50.148] <TB0>     INFO: Expecting 655360 events.
[14:56:01.803] <TB0>     INFO: 655360 events read in total (11123ms).
[14:56:01.853] <TB0>     INFO: Expecting 655360 events.
[14:56:13.485] <TB0>     INFO: 655360 events read in total (11100ms).
[14:56:13.538] <TB0>     INFO: Expecting 655360 events.
[14:56:25.189] <TB0>     INFO: 655360 events read in total (11124ms).
[14:56:25.248] <TB0>     INFO: Expecting 655360 events.
[14:56:36.889] <TB0>     INFO: 655360 events read in total (11114ms).
[14:56:36.953] <TB0>     INFO: Expecting 655360 events.
[14:56:48.609] <TB0>     INFO: 655360 events read in total (11129ms).
[14:56:48.674] <TB0>     INFO: Expecting 655360 events.
[14:57:00.341] <TB0>     INFO: 655360 events read in total (11142ms).
[14:57:00.412] <TB0>     INFO: Expecting 655360 events.
[14:57:12.077] <TB0>     INFO: 655360 events read in total (11138ms).
[14:57:12.151] <TB0>     INFO: Test took 187689ms.
[14:57:12.245] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:12.552] <TB0>     INFO: Expecting 655360 events.
[14:57:24.327] <TB0>     INFO: 655360 events read in total (11060ms).
[14:57:24.338] <TB0>     INFO: Expecting 655360 events.
[14:57:35.986] <TB0>     INFO: 655360 events read in total (11078ms).
[14:57:35.001] <TB0>     INFO: Expecting 655360 events.
[14:57:47.634] <TB0>     INFO: 655360 events read in total (11063ms).
[14:57:47.654] <TB0>     INFO: Expecting 655360 events.
[14:57:59.318] <TB0>     INFO: 655360 events read in total (11110ms).
[14:57:59.343] <TB0>     INFO: Expecting 655360 events.
[14:58:10.945] <TB0>     INFO: 655360 events read in total (11053ms).
[14:58:10.973] <TB0>     INFO: Expecting 655360 events.
[14:58:22.542] <TB0>     INFO: 655360 events read in total (11013ms).
[14:58:22.575] <TB0>     INFO: Expecting 655360 events.
[14:58:34.187] <TB0>     INFO: 655360 events read in total (11064ms).
[14:58:34.224] <TB0>     INFO: Expecting 655360 events.
[14:58:45.801] <TB0>     INFO: 655360 events read in total (11031ms).
[14:58:45.841] <TB0>     INFO: Expecting 655360 events.
[14:58:57.530] <TB0>     INFO: 655360 events read in total (11147ms).
[14:58:57.574] <TB0>     INFO: Expecting 655360 events.
[14:59:09.203] <TB0>     INFO: 655360 events read in total (11089ms).
[14:59:09.252] <TB0>     INFO: Expecting 655360 events.
[14:59:20.935] <TB0>     INFO: 655360 events read in total (11150ms).
[14:59:20.988] <TB0>     INFO: Expecting 655360 events.
[14:59:32.661] <TB0>     INFO: 655360 events read in total (11146ms).
[14:59:32.718] <TB0>     INFO: Expecting 655360 events.
[14:59:44.494] <TB0>     INFO: 655360 events read in total (11249ms).
[14:59:44.557] <TB0>     INFO: Expecting 655360 events.
[14:59:56.234] <TB0>     INFO: 655360 events read in total (11150ms).
[14:59:56.302] <TB0>     INFO: Expecting 655360 events.
[15:00:07.964] <TB0>     INFO: 655360 events read in total (11135ms).
[15:00:08.033] <TB0>     INFO: Expecting 655360 events.
[15:00:19.799] <TB0>     INFO: 655360 events read in total (11239ms).
[15:00:19.873] <TB0>     INFO: Test took 187628ms.
[15:00:20.045] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.046] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:00:20.046] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.046] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:00:20.046] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.047] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:00:20.047] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.047] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:00:20.047] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:00:20.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:00:20.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:00:20.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:00:20.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:00:20.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:00:20.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:00:20.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:00:20.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:00:20.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:00:20.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:00:20.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:20.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:00:20.053] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.060] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.067] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.074] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.081] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.088] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:00:20.095] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.102] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:00:20.109] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:00:20.116] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:00:20.122] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:00:20.129] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.136] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.143] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.150] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.157] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.164] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.171] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.178] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.185] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.192] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:20.199] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:00:20.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C0.dat
[15:00:20.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C1.dat
[15:00:20.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C2.dat
[15:00:20.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C3.dat
[15:00:20.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C4.dat
[15:00:20.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C5.dat
[15:00:20.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C6.dat
[15:00:20.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C7.dat
[15:00:20.228] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C8.dat
[15:00:20.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C9.dat
[15:00:20.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C10.dat
[15:00:20.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C11.dat
[15:00:20.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C12.dat
[15:00:20.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C13.dat
[15:00:20.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C14.dat
[15:00:20.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C15.dat
[15:00:20.578] <TB0>     INFO: Expecting 41600 events.
[15:00:24.441] <TB0>     INFO: 41600 events read in total (3148ms).
[15:00:24.442] <TB0>     INFO: Test took 4209ms.
[15:00:25.096] <TB0>     INFO: Expecting 41600 events.
[15:00:28.937] <TB0>     INFO: 41600 events read in total (3126ms).
[15:00:28.938] <TB0>     INFO: Test took 4188ms.
[15:00:29.592] <TB0>     INFO: Expecting 41600 events.
[15:00:33.436] <TB0>     INFO: 41600 events read in total (3129ms).
[15:00:33.437] <TB0>     INFO: Test took 4192ms.
[15:00:33.743] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:33.875] <TB0>     INFO: Expecting 2560 events.
[15:00:34.834] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:34.835] <TB0>     INFO: Test took 1092ms.
[15:00:34.837] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:35.343] <TB0>     INFO: Expecting 2560 events.
[15:00:36.300] <TB0>     INFO: 2560 events read in total (242ms).
[15:00:36.301] <TB0>     INFO: Test took 1464ms.
[15:00:36.302] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:36.814] <TB0>     INFO: Expecting 2560 events.
[15:00:37.771] <TB0>     INFO: 2560 events read in total (242ms).
[15:00:37.772] <TB0>     INFO: Test took 1470ms.
[15:00:37.774] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:38.280] <TB0>     INFO: Expecting 2560 events.
[15:00:39.240] <TB0>     INFO: 2560 events read in total (245ms).
[15:00:39.240] <TB0>     INFO: Test took 1467ms.
[15:00:39.242] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:39.749] <TB0>     INFO: Expecting 2560 events.
[15:00:40.708] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:40.709] <TB0>     INFO: Test took 1467ms.
[15:00:40.711] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:41.218] <TB0>     INFO: Expecting 2560 events.
[15:00:42.178] <TB0>     INFO: 2560 events read in total (245ms).
[15:00:42.178] <TB0>     INFO: Test took 1467ms.
[15:00:42.182] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:42.687] <TB0>     INFO: Expecting 2560 events.
[15:00:43.647] <TB0>     INFO: 2560 events read in total (246ms).
[15:00:43.647] <TB0>     INFO: Test took 1465ms.
[15:00:43.649] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:44.156] <TB0>     INFO: Expecting 2560 events.
[15:00:45.115] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:45.116] <TB0>     INFO: Test took 1467ms.
[15:00:45.119] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:45.624] <TB0>     INFO: Expecting 2560 events.
[15:00:46.581] <TB0>     INFO: 2560 events read in total (242ms).
[15:00:46.582] <TB0>     INFO: Test took 1464ms.
[15:00:46.585] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:47.090] <TB0>     INFO: Expecting 2560 events.
[15:00:48.050] <TB0>     INFO: 2560 events read in total (245ms).
[15:00:48.051] <TB0>     INFO: Test took 1466ms.
[15:00:48.054] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:48.559] <TB0>     INFO: Expecting 2560 events.
[15:00:49.519] <TB0>     INFO: 2560 events read in total (245ms).
[15:00:49.520] <TB0>     INFO: Test took 1467ms.
[15:00:49.522] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:50.029] <TB0>     INFO: Expecting 2560 events.
[15:00:50.985] <TB0>     INFO: 2560 events read in total (242ms).
[15:00:50.985] <TB0>     INFO: Test took 1463ms.
[15:00:50.987] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:51.494] <TB0>     INFO: Expecting 2560 events.
[15:00:52.453] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:52.453] <TB0>     INFO: Test took 1466ms.
[15:00:52.457] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:52.962] <TB0>     INFO: Expecting 2560 events.
[15:00:53.921] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:53.922] <TB0>     INFO: Test took 1465ms.
[15:00:53.924] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:54.430] <TB0>     INFO: Expecting 2560 events.
[15:00:55.387] <TB0>     INFO: 2560 events read in total (242ms).
[15:00:55.387] <TB0>     INFO: Test took 1463ms.
[15:00:55.389] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:55.896] <TB0>     INFO: Expecting 2560 events.
[15:00:56.855] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:56.856] <TB0>     INFO: Test took 1467ms.
[15:00:56.858] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:57.364] <TB0>     INFO: Expecting 2560 events.
[15:00:58.326] <TB0>     INFO: 2560 events read in total (246ms).
[15:00:58.326] <TB0>     INFO: Test took 1468ms.
[15:00:58.330] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:58.836] <TB0>     INFO: Expecting 2560 events.
[15:00:59.794] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:59.794] <TB0>     INFO: Test took 1465ms.
[15:00:59.796] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:00.307] <TB0>     INFO: Expecting 2560 events.
[15:01:01.267] <TB0>     INFO: 2560 events read in total (245ms).
[15:01:01.267] <TB0>     INFO: Test took 1471ms.
[15:01:01.269] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:01.777] <TB0>     INFO: Expecting 2560 events.
[15:01:02.737] <TB0>     INFO: 2560 events read in total (245ms).
[15:01:02.738] <TB0>     INFO: Test took 1469ms.
[15:01:02.740] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:03.246] <TB0>     INFO: Expecting 2560 events.
[15:01:04.204] <TB0>     INFO: 2560 events read in total (243ms).
[15:01:04.205] <TB0>     INFO: Test took 1466ms.
[15:01:04.207] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:04.713] <TB0>     INFO: Expecting 2560 events.
[15:01:05.670] <TB0>     INFO: 2560 events read in total (242ms).
[15:01:05.671] <TB0>     INFO: Test took 1465ms.
[15:01:05.673] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:06.180] <TB0>     INFO: Expecting 2560 events.
[15:01:07.139] <TB0>     INFO: 2560 events read in total (245ms).
[15:01:07.140] <TB0>     INFO: Test took 1467ms.
[15:01:07.142] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:07.649] <TB0>     INFO: Expecting 2560 events.
[15:01:08.605] <TB0>     INFO: 2560 events read in total (242ms).
[15:01:08.606] <TB0>     INFO: Test took 1464ms.
[15:01:08.608] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:09.114] <TB0>     INFO: Expecting 2560 events.
[15:01:10.071] <TB0>     INFO: 2560 events read in total (242ms).
[15:01:10.072] <TB0>     INFO: Test took 1464ms.
[15:01:10.073] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:10.581] <TB0>     INFO: Expecting 2560 events.
[15:01:11.541] <TB0>     INFO: 2560 events read in total (245ms).
[15:01:11.541] <TB0>     INFO: Test took 1468ms.
[15:01:11.544] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:12.050] <TB0>     INFO: Expecting 2560 events.
[15:01:13.011] <TB0>     INFO: 2560 events read in total (246ms).
[15:01:13.011] <TB0>     INFO: Test took 1468ms.
[15:01:13.013] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:13.520] <TB0>     INFO: Expecting 2560 events.
[15:01:14.477] <TB0>     INFO: 2560 events read in total (242ms).
[15:01:14.478] <TB0>     INFO: Test took 1465ms.
[15:01:14.481] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:14.986] <TB0>     INFO: Expecting 2560 events.
[15:01:15.946] <TB0>     INFO: 2560 events read in total (245ms).
[15:01:15.946] <TB0>     INFO: Test took 1466ms.
[15:01:15.949] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:16.455] <TB0>     INFO: Expecting 2560 events.
[15:01:17.414] <TB0>     INFO: 2560 events read in total (244ms).
[15:01:17.415] <TB0>     INFO: Test took 1466ms.
[15:01:17.417] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:17.923] <TB0>     INFO: Expecting 2560 events.
[15:01:18.880] <TB0>     INFO: 2560 events read in total (242ms).
[15:01:18.881] <TB0>     INFO: Test took 1464ms.
[15:01:18.883] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:19.389] <TB0>     INFO: Expecting 2560 events.
[15:01:20.349] <TB0>     INFO: 2560 events read in total (245ms).
[15:01:20.350] <TB0>     INFO: Test took 1467ms.
[15:01:21.369] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:01:21.369] <TB0>     INFO: PH scale (per ROC):    78  74  78  80  80  73  62  74  78  84  76  75  77  87  74  74
[15:01:21.370] <TB0>     INFO: PH offset (per ROC):  187 195 181 169 165 176 184 189 176 165 171 189 180 181 186 184
[15:01:21.542] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:01:21.545] <TB0>     INFO: ######################################################################
[15:01:21.545] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:01:21.545] <TB0>     INFO: ######################################################################
[15:01:21.545] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:01:21.557] <TB0>     INFO: scanning low vcal = 10
[15:01:21.903] <TB0>     INFO: Expecting 41600 events.
[15:01:25.632] <TB0>     INFO: 41600 events read in total (3014ms).
[15:01:25.632] <TB0>     INFO: Test took 4075ms.
[15:01:25.634] <TB0>     INFO: scanning low vcal = 20
[15:01:26.140] <TB0>     INFO: Expecting 41600 events.
[15:01:29.871] <TB0>     INFO: 41600 events read in total (3016ms).
[15:01:29.871] <TB0>     INFO: Test took 4237ms.
[15:01:29.874] <TB0>     INFO: scanning low vcal = 30
[15:01:30.379] <TB0>     INFO: Expecting 41600 events.
[15:01:34.119] <TB0>     INFO: 41600 events read in total (3025ms).
[15:01:34.120] <TB0>     INFO: Test took 4246ms.
[15:01:34.122] <TB0>     INFO: scanning low vcal = 40
[15:01:34.622] <TB0>     INFO: Expecting 41600 events.
[15:01:38.845] <TB0>     INFO: 41600 events read in total (3508ms).
[15:01:38.846] <TB0>     INFO: Test took 4725ms.
[15:01:38.850] <TB0>     INFO: scanning low vcal = 50
[15:01:39.274] <TB0>     INFO: Expecting 41600 events.
[15:01:43.495] <TB0>     INFO: 41600 events read in total (3507ms).
[15:01:43.496] <TB0>     INFO: Test took 4646ms.
[15:01:43.500] <TB0>     INFO: scanning low vcal = 60
[15:01:43.924] <TB0>     INFO: Expecting 41600 events.
[15:01:48.145] <TB0>     INFO: 41600 events read in total (3506ms).
[15:01:48.146] <TB0>     INFO: Test took 4646ms.
[15:01:48.149] <TB0>     INFO: scanning low vcal = 70
[15:01:48.574] <TB0>     INFO: Expecting 41600 events.
[15:01:52.808] <TB0>     INFO: 41600 events read in total (3520ms).
[15:01:52.808] <TB0>     INFO: Test took 4659ms.
[15:01:52.811] <TB0>     INFO: scanning low vcal = 80
[15:01:53.236] <TB0>     INFO: Expecting 41600 events.
[15:01:57.469] <TB0>     INFO: 41600 events read in total (3518ms).
[15:01:57.469] <TB0>     INFO: Test took 4658ms.
[15:01:57.472] <TB0>     INFO: scanning low vcal = 90
[15:01:57.894] <TB0>     INFO: Expecting 41600 events.
[15:02:02.118] <TB0>     INFO: 41600 events read in total (3509ms).
[15:02:02.119] <TB0>     INFO: Test took 4646ms.
[15:02:02.122] <TB0>     INFO: scanning low vcal = 100
[15:02:02.548] <TB0>     INFO: Expecting 41600 events.
[15:02:06.935] <TB0>     INFO: 41600 events read in total (3672ms).
[15:02:06.936] <TB0>     INFO: Test took 4813ms.
[15:02:06.939] <TB0>     INFO: scanning low vcal = 110
[15:02:07.356] <TB0>     INFO: Expecting 41600 events.
[15:02:11.627] <TB0>     INFO: 41600 events read in total (3556ms).
[15:02:11.628] <TB0>     INFO: Test took 4689ms.
[15:02:11.633] <TB0>     INFO: scanning low vcal = 120
[15:02:12.042] <TB0>     INFO: Expecting 41600 events.
[15:02:16.300] <TB0>     INFO: 41600 events read in total (3543ms).
[15:02:16.304] <TB0>     INFO: Test took 4671ms.
[15:02:16.308] <TB0>     INFO: scanning low vcal = 130
[15:02:16.729] <TB0>     INFO: Expecting 41600 events.
[15:02:20.947] <TB0>     INFO: 41600 events read in total (3503ms).
[15:02:20.948] <TB0>     INFO: Test took 4640ms.
[15:02:20.951] <TB0>     INFO: scanning low vcal = 140
[15:02:21.376] <TB0>     INFO: Expecting 41600 events.
[15:02:25.638] <TB0>     INFO: 41600 events read in total (3547ms).
[15:02:25.638] <TB0>     INFO: Test took 4687ms.
[15:02:25.642] <TB0>     INFO: scanning low vcal = 150
[15:02:26.063] <TB0>     INFO: Expecting 41600 events.
[15:02:30.339] <TB0>     INFO: 41600 events read in total (3561ms).
[15:02:30.340] <TB0>     INFO: Test took 4696ms.
[15:02:30.348] <TB0>     INFO: scanning low vcal = 160
[15:02:30.765] <TB0>     INFO: Expecting 41600 events.
[15:02:35.032] <TB0>     INFO: 41600 events read in total (3552ms).
[15:02:35.034] <TB0>     INFO: Test took 4686ms.
[15:02:35.042] <TB0>     INFO: scanning low vcal = 170
[15:02:35.455] <TB0>     INFO: Expecting 41600 events.
[15:02:39.749] <TB0>     INFO: 41600 events read in total (3580ms).
[15:02:39.750] <TB0>     INFO: Test took 4708ms.
[15:02:39.758] <TB0>     INFO: scanning low vcal = 180
[15:02:40.173] <TB0>     INFO: Expecting 41600 events.
[15:02:44.433] <TB0>     INFO: 41600 events read in total (3545ms).
[15:02:44.434] <TB0>     INFO: Test took 4676ms.
[15:02:44.438] <TB0>     INFO: scanning low vcal = 190
[15:02:44.859] <TB0>     INFO: Expecting 41600 events.
[15:02:49.075] <TB0>     INFO: 41600 events read in total (3501ms).
[15:02:49.076] <TB0>     INFO: Test took 4638ms.
[15:02:49.078] <TB0>     INFO: scanning low vcal = 200
[15:02:49.505] <TB0>     INFO: Expecting 41600 events.
[15:02:53.716] <TB0>     INFO: 41600 events read in total (3497ms).
[15:02:53.717] <TB0>     INFO: Test took 4638ms.
[15:02:53.720] <TB0>     INFO: scanning low vcal = 210
[15:02:54.143] <TB0>     INFO: Expecting 41600 events.
[15:02:58.359] <TB0>     INFO: 41600 events read in total (3501ms).
[15:02:58.359] <TB0>     INFO: Test took 4639ms.
[15:02:58.363] <TB0>     INFO: scanning low vcal = 220
[15:02:58.786] <TB0>     INFO: Expecting 41600 events.
[15:03:02.002] <TB0>     INFO: 41600 events read in total (3501ms).
[15:03:02.002] <TB0>     INFO: Test took 4639ms.
[15:03:03.005] <TB0>     INFO: scanning low vcal = 230
[15:03:03.426] <TB0>     INFO: Expecting 41600 events.
[15:03:07.679] <TB0>     INFO: 41600 events read in total (3538ms).
[15:03:07.680] <TB0>     INFO: Test took 4675ms.
[15:03:07.683] <TB0>     INFO: scanning low vcal = 240
[15:03:08.106] <TB0>     INFO: Expecting 41600 events.
[15:03:12.387] <TB0>     INFO: 41600 events read in total (3566ms).
[15:03:12.388] <TB0>     INFO: Test took 4705ms.
[15:03:12.391] <TB0>     INFO: scanning low vcal = 250
[15:03:12.810] <TB0>     INFO: Expecting 41600 events.
[15:03:17.066] <TB0>     INFO: 41600 events read in total (3541ms).
[15:03:17.066] <TB0>     INFO: Test took 4675ms.
[15:03:17.070] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:03:17.493] <TB0>     INFO: Expecting 41600 events.
[15:03:21.740] <TB0>     INFO: 41600 events read in total (3533ms).
[15:03:21.741] <TB0>     INFO: Test took 4670ms.
[15:03:21.744] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:03:22.168] <TB0>     INFO: Expecting 41600 events.
[15:03:26.421] <TB0>     INFO: 41600 events read in total (3538ms).
[15:03:26.422] <TB0>     INFO: Test took 4678ms.
[15:03:26.425] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:03:26.846] <TB0>     INFO: Expecting 41600 events.
[15:03:31.116] <TB0>     INFO: 41600 events read in total (3555ms).
[15:03:31.117] <TB0>     INFO: Test took 4692ms.
[15:03:31.121] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:03:31.540] <TB0>     INFO: Expecting 41600 events.
[15:03:35.780] <TB0>     INFO: 41600 events read in total (3525ms).
[15:03:35.781] <TB0>     INFO: Test took 4660ms.
[15:03:35.784] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:03:36.208] <TB0>     INFO: Expecting 41600 events.
[15:03:40.443] <TB0>     INFO: 41600 events read in total (3520ms).
[15:03:40.444] <TB0>     INFO: Test took 4660ms.
[15:03:40.983] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:03:40.986] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:03:40.986] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:03:40.986] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:03:40.987] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:03:40.987] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:03:40.987] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:03:40.987] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:03:40.987] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:03:40.987] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:03:40.988] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:03:40.988] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:03:40.988] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:03:40.988] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:03:40.988] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:03:40.989] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:03:40.989] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:04:19.309] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:04:19.309] <TB0>     INFO: non-linearity mean:  0.956 0.956 0.960 0.958 0.960 0.962 0.949 0.969 0.960 0.960 0.966 0.957 0.963 0.961 0.955 0.960
[15:04:19.309] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.006 0.004 0.004 0.009 0.005 0.006 0.005 0.005 0.006 0.005 0.006 0.006 0.006
[15:04:19.309] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:04:19.332] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:04:19.358] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:04:19.380] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:04:19.402] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:04:19.424] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:04:19.446] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:04:19.468] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:04:19.490] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:04:19.513] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:04:19.535] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:04:19.557] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:04:19.579] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:04:19.602] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:04:19.624] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:04:19.646] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-23_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:04:19.668] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:04:19.668] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:04:19.675] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:04:19.677] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:04:19.680] <TB0>     INFO: ######################################################################
[15:04:19.680] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:04:19.680] <TB0>     INFO: ######################################################################
[15:04:19.682] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:04:19.692] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:04:19.692] <TB0>     INFO:     run 1 of 1
[15:04:19.692] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:20.039] <TB0>     INFO: Expecting 3120000 events.
[15:05:10.062] <TB0>     INFO: 1311570 events read in total (49308ms).
[15:05:58.694] <TB0>     INFO: 2625505 events read in total (97940ms).
[15:06:17.185] <TB0>     INFO: 3120000 events read in total (116432ms).
[15:06:17.229] <TB0>     INFO: Test took 117538ms.
[15:06:17.303] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:17.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:18.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:20.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:21.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:22.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:24.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:25.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:27.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:28.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:29.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:31.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:32.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:33.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:35.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:36.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:38.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:39.668] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406593536
[15:06:39.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:06:39.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2637, RMS = 1.57771
[15:06:39.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:39.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:06:39.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2063, RMS = 1.47515
[15:06:39.699] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:39.700] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:06:39.700] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.197, RMS = 1.19072
[15:06:39.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:39.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:06:39.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5299, RMS = 1.36311
[15:06:39.701] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:39.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:06:39.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0201, RMS = 1.40883
[15:06:39.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:39.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:06:39.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2086, RMS = 1.53791
[15:06:39.702] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:39.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:06:39.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.3768, RMS = 1.60942
[15:06:39.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[15:06:39.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:06:39.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3763, RMS = 1.68659
[15:06:39.703] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:06:39.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:06:39.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0067, RMS = 1.47553
[15:06:39.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:06:39.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:06:39.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6706, RMS = 1.70973
[15:06:39.704] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:06:39.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:06:39.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5002, RMS = 1.47463
[15:06:39.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:39.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:06:39.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9908, RMS = 1.5262
[15:06:39.705] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:06:39.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:06:39.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2917, RMS = 1.9087
[15:06:39.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:06:39.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:06:39.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7334, RMS = 2.36325
[15:06:39.706] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:06:39.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:06:39.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0029, RMS = 1.33231
[15:06:39.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:39.707] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:06:39.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4827, RMS = 1.23399
[15:06:39.708] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:06:39.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:06:39.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6458, RMS = 1.31327
[15:06:39.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:06:39.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:06:39.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0357, RMS = 1.22323
[15:06:39.709] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:06:39.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:06:39.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.84, RMS = 1.53204
[15:06:39.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[15:06:39.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:06:39.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.8519, RMS = 1.55687
[15:06:39.710] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[15:06:39.711] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:06:39.711] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.18, RMS = 0.956251
[15:06:39.711] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:39.711] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:06:39.711] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6491, RMS = 1.02168
[15:06:39.711] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:06:39.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:06:39.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9892, RMS = 1.93587
[15:06:39.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:06:39.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:06:39.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.7206, RMS = 1.75757
[15:06:39.712] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:06:39.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:06:39.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.367, RMS = 1.33273
[15:06:39.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:06:39.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:06:39.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.906, RMS = 1.16922
[15:06:39.713] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:06:39.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:06:39.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3953, RMS = 1.48758
[15:06:39.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:39.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:06:39.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5396, RMS = 1.32262
[15:06:39.714] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:39.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:06:39.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1076, RMS = 1.90587
[15:06:39.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:06:39.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:06:39.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4504, RMS = 2.14653
[15:06:39.715] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:06:39.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:06:39.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0172, RMS = 1.8518
[15:06:39.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:06:39.716] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:06:39.717] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.008, RMS = 1.91325
[15:06:39.717] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:06:39.719] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[15:06:39.719] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    3    0    7    2    1    0    0    0
[15:06:39.720] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:06:39.815] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:06:39.815] <TB0>     INFO: enter test to run
[15:06:39.815] <TB0>     INFO:   test:  no parameter change
[15:06:39.816] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[15:06:39.816] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[15:06:39.816] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:06:39.816] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:06:40.261] <TB0>    QUIET: Connection to board 133 closed.
[15:06:40.262] <TB0>     INFO: pXar: this is the end, my friend
[15:06:40.262] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
