1. fix spi

read version
write value to register once more

check where it starts after reset in debug

reset

all works -> my fix helped??

2. fix values of temp -> add lpm
3. why don't send to lora? -> send -> mb, lora can sleep, too

----------------

why do i need fram? -> for ctpl

2. develop algo

+-


---------------

x. refactor project structure
x. set up peripheral according with ug