Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 20 22:20:01 2023
| Host         : ysxAshore-Ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  1000        
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source                                                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.630    -2797.408                   1224                 8762        0.119        0.000                      0                 8762        3.000        0.000                       0                  2017  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -3.630    -2797.408                   1224                 8696        0.119        0.000                      0                 8696        8.750        0.000                       0                  1912  
  timer_clk_clk_pll        6.249        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             timer_clk_clk_pll  cpu_clk_clk_pll    
(none)             cpu_clk_clk_pll    timer_clk_clk_pll  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1224  Failing Endpoints,  Worst Slack       -3.630ns,  Total Violation    -2797.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.630ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.081ns  (logic 4.934ns (21.377%)  route 18.147ns (78.623%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 18.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  cpu/u_regfile/data_ram_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.242    cpu/u_regfile/data_ram_i_159_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.555 r  cpu/u_regfile/data_ram_i_119/O[3]
                         net (fo=1, routed)           0.994    13.549    cpu/u_regfile/data_ram_i_119_n_4
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.306    13.855 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=1, routed)           0.715    14.570    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    14.694 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.939    15.633    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.757 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=45, routed)          0.760    16.518    cpu/u_regfile/cpu_data_addr[3]
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.124    16.642 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72/O
                         net (fo=8, routed)           1.050    17.691    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.124    17.815 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_40/O
                         net (fo=5, routed)           1.563    19.378    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124    19.502 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.587    20.089    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X63Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.213 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.749    20.962    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X68Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.540    18.070    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X68Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.490    17.580    
                         clock uncertainty           -0.087    17.493    
    SLICE_X68Y108        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.332    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                         -20.962    
  -------------------------------------------------------------------
                         slack                                 -3.630    

Slack (VIOLATED) :        -3.579ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.032ns  (logic 4.934ns (21.423%)  route 18.098ns (78.577%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 18.072 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  cpu/u_regfile/data_ram_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.242    cpu/u_regfile/data_ram_i_159_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.555 r  cpu/u_regfile/data_ram_i_119/O[3]
                         net (fo=1, routed)           0.994    13.549    cpu/u_regfile/data_ram_i_119_n_4
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.306    13.855 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=1, routed)           0.715    14.570    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    14.694 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.939    15.633    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.757 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=45, routed)          0.760    16.518    cpu/u_regfile/cpu_data_addr[3]
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.124    16.642 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72/O
                         net (fo=8, routed)           1.050    17.691    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.124    17.815 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_40/O
                         net (fo=5, routed)           1.563    19.378    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124    19.502 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.587    20.089    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X63Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.213 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.699    20.913    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X64Y109        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.542    18.072    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X64Y109        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.490    17.582    
                         clock uncertainty           -0.087    17.495    
    SLICE_X64Y109        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.334    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.334    
                         arrival time                         -20.913    
  -------------------------------------------------------------------
                         slack                                 -3.579    

Slack (VIOLATED) :        -3.441ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.866ns  (logic 5.248ns (22.951%)  route 17.618ns (77.049%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT5=2 LUT6=11 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 18.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.462 r  cpu/u_regfile/data_ram_i_159/O[1]
                         net (fo=1, routed)           0.595    13.057    cpu/u_regfile/data_ram_i_159_n_6
    SLICE_X62Y104        LUT6 (Prop_lut6_I4_O)        0.303    13.360 r  cpu/u_regfile/data_ram_i_165/O
                         net (fo=1, routed)           0.790    14.150    cpu/u_regfile/data_ram_i_165_n_0
    SLICE_X61Y108        LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  cpu/u_regfile/data_ram_i_102/O
                         net (fo=1, routed)           0.634    14.908    cpu/u_regfile/data_ram_i_102_n_0
    SLICE_X58Y112        LUT5 (Prop_lut5_I4_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_59/O
                         net (fo=681, routed)         2.080    17.112    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/A3
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    17.236 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.236    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/OD
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.241    17.477 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F7.B/O
                         net (fo=1, routed)           0.000    17.477    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/O0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    17.575 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F8/O
                         net (fo=1, routed)           0.951    18.525    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26_n_0
    SLICE_X65Y122        LUT6 (Prop_lut6_I3_O)        0.319    18.844 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           1.133    19.978    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[26]
    SLICE_X63Y112        LUT6 (Prop_lut6_I5_O)        0.124    20.102 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.645    20.747    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X66Y111        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.538    18.068    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X66Y111        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.490    17.578    
                         clock uncertainty           -0.087    17.491    
    SLICE_X66Y111        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.306    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                         -20.747    
  -------------------------------------------------------------------
                         slack                                 -3.441    

Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.784ns  (logic 5.572ns (24.457%)  route 17.212ns (75.543%))
  Logic Levels:           24  (CARRY4=2 LUT2=1 LUT5=2 LUT6=12 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 18.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.462 r  cpu/u_regfile/data_ram_i_159/O[1]
                         net (fo=1, routed)           0.595    13.057    cpu/u_regfile/data_ram_i_159_n_6
    SLICE_X62Y104        LUT6 (Prop_lut6_I4_O)        0.303    13.360 r  cpu/u_regfile/data_ram_i_165/O
                         net (fo=1, routed)           0.790    14.150    cpu/u_regfile/data_ram_i_165_n_0
    SLICE_X61Y108        LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  cpu/u_regfile/data_ram_i_102/O
                         net (fo=1, routed)           0.634    14.908    cpu/u_regfile/data_ram_i_102_n_0
    SLICE_X58Y112        LUT5 (Prop_lut5_I4_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_59/O
                         net (fo=681, routed)         1.307    16.339    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/A3
    SLICE_X62Y109        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.361    16.700 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.700    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/OA
    SLICE_X62Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    16.914 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F7.A/O
                         net (fo=1, routed)           0.000    16.914    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/O1
    SLICE_X62Y109        MUXF8 (Prop_muxf8_I1_O)      0.088    17.002 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7/F8/O
                         net (fo=1, routed)           1.034    18.036    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_7_7_n_0
    SLICE_X61Y110        LUT6 (Prop_lut6_I3_O)        0.319    18.355 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           0.573    18.929    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[7]
    SLICE_X61Y111        LUT6 (Prop_lut6_I0_O)        0.124    19.053 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.524    19.577    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X63Y110        LUT6 (Prop_lut6_I5_O)        0.124    19.701 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.964    20.665    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X68Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.540    18.070    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X68Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.490    17.580    
                         clock uncertainty           -0.087    17.493    
    SLICE_X68Y108        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.235    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.235    
                         arrival time                         -20.665    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.371ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.755ns  (logic 4.934ns (21.683%)  route 17.821ns (78.317%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 18.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  cpu/u_regfile/data_ram_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.242    cpu/u_regfile/data_ram_i_159_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.555 r  cpu/u_regfile/data_ram_i_119/O[3]
                         net (fo=1, routed)           0.994    13.549    cpu/u_regfile/data_ram_i_119_n_4
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.306    13.855 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=1, routed)           0.715    14.570    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    14.694 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.939    15.633    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.757 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=45, routed)          0.760    16.518    cpu/u_regfile/cpu_data_addr[3]
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.124    16.642 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72/O
                         net (fo=8, routed)           0.858    17.500    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X59Y114        LUT6 (Prop_lut6_I2_O)        0.124    17.624 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_29/O
                         net (fo=19, routed)          0.983    18.607    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_29_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.124    18.731 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.887    19.618    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I1_O)        0.124    19.742 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.894    20.636    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X66Y107        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.540    18.070    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X66Y107        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.490    17.580    
                         clock uncertainty           -0.087    17.493    
    SLICE_X66Y107        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.265    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                         -20.636    
  -------------------------------------------------------------------
                         slack                                 -3.371    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.724ns  (logic 4.934ns (21.713%)  route 17.790ns (78.287%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 18.073 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  cpu/u_regfile/data_ram_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.242    cpu/u_regfile/data_ram_i_159_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.555 r  cpu/u_regfile/data_ram_i_119/O[3]
                         net (fo=1, routed)           0.994    13.549    cpu/u_regfile/data_ram_i_119_n_4
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.306    13.855 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=1, routed)           0.715    14.570    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    14.694 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.939    15.633    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.757 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=45, routed)          0.760    16.518    cpu/u_regfile/cpu_data_addr[3]
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.124    16.642 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72/O
                         net (fo=8, routed)           1.050    17.691    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.124    17.815 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_40/O
                         net (fo=5, routed)           0.591    18.406    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X57Y111        LUT6 (Prop_lut6_I1_O)        0.124    18.530 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           1.257    19.788    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I2_O)        0.124    19.912 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.693    20.605    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X64Y107        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.543    18.073    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X64Y107        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.490    17.583    
                         clock uncertainty           -0.087    17.496    
    SLICE_X64Y107        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.268    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.268    
                         arrival time                         -20.605    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.327ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.714ns  (logic 4.934ns (21.722%)  route 17.780ns (78.278%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 18.073 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  cpu/u_regfile/data_ram_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.242    cpu/u_regfile/data_ram_i_159_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.555 r  cpu/u_regfile/data_ram_i_119/O[3]
                         net (fo=1, routed)           0.994    13.549    cpu/u_regfile/data_ram_i_119_n_4
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.306    13.855 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=1, routed)           0.715    14.570    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    14.694 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.939    15.633    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.757 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=45, routed)          0.760    16.518    cpu/u_regfile/cpu_data_addr[3]
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.124    16.642 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72/O
                         net (fo=8, routed)           0.858    17.500    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X59Y114        LUT6 (Prop_lut6_I2_O)        0.124    17.624 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_29/O
                         net (fo=19, routed)          0.983    18.607    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_29_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.124    18.731 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.887    19.618    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X63Y118        LUT6 (Prop_lut6_I1_O)        0.124    19.742 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.853    20.595    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X64Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.543    18.073    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X64Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.490    17.583    
                         clock uncertainty           -0.087    17.496    
    SLICE_X64Y108        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.268    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.268    
                         arrival time                         -20.595    
  -------------------------------------------------------------------
                         slack                                 -3.327    

Slack (VIOLATED) :        -3.284ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.712ns  (logic 5.248ns (23.106%)  route 17.464ns (76.894%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT5=2 LUT6=11 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 18.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.462 r  cpu/u_regfile/data_ram_i_159/O[1]
                         net (fo=1, routed)           0.595    13.057    cpu/u_regfile/data_ram_i_159_n_6
    SLICE_X62Y104        LUT6 (Prop_lut6_I4_O)        0.303    13.360 r  cpu/u_regfile/data_ram_i_165/O
                         net (fo=1, routed)           0.790    14.150    cpu/u_regfile/data_ram_i_165_n_0
    SLICE_X61Y108        LUT6 (Prop_lut6_I5_O)        0.124    14.274 r  cpu/u_regfile/data_ram_i_102/O
                         net (fo=1, routed)           0.634    14.908    cpu/u_regfile/data_ram_i_102_n_0
    SLICE_X58Y112        LUT5 (Prop_lut5_I4_O)        0.124    15.032 r  cpu/u_regfile/data_ram_i_59/O
                         net (fo=681, routed)         2.080    17.112    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/A3
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    17.236 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.236    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/OD
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.241    17.477 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F7.B/O
                         net (fo=1, routed)           0.000    17.477    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/O0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    17.575 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26/F8/O
                         net (fo=1, routed)           0.951    18.525    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_26_26_n_0
    SLICE_X65Y122        LUT6 (Prop_lut6_I3_O)        0.319    18.844 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           1.133    19.978    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[26]
    SLICE_X63Y112        LUT6 (Prop_lut6_I5_O)        0.124    20.102 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.492    20.593    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X64Y111        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.541    18.071    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X64Y111        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.490    17.581    
                         clock uncertainty           -0.087    17.494    
    SLICE_X64Y111        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.309    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                         -20.593    
  -------------------------------------------------------------------
                         slack                                 -3.284    

Slack (VIOLATED) :        -3.283ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.637ns  (logic 5.582ns (24.658%)  route 17.055ns (75.342%))
  Logic Levels:           25  (CARRY4=2 LUT2=2 LUT5=2 LUT6=12 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 18.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.367 r  cpu/u_regfile/data_ram_i_159/O[2]
                         net (fo=1, routed)           0.449    12.816    cpu/u_regfile/data_ram_i_159_n_5
    SLICE_X62Y105        LUT2 (Prop_lut2_I0_O)        0.302    13.118 r  cpu/u_regfile/data_ram_i_162/O
                         net (fo=1, routed)           0.389    13.507    cpu/u_regfile/data_ram_i_162_n_0
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  cpu/u_regfile/data_ram_i_100/O
                         net (fo=1, routed)           0.507    14.137    cpu/u_regfile/data_ram_i_100_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I1_O)        0.124    14.261 r  cpu/u_regfile/data_ram_i_57/O
                         net (fo=1, routed)           0.741    15.002    cpu/u_regfile/data_ram_i_57_n_0
    SLICE_X63Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.126 r  cpu/u_regfile/data_ram_i_6/O
                         net (fo=579, routed)         1.157    16.283    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/A4
    SLICE_X60Y116        RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.348    16.631 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/O
                         net (fo=1, routed)           0.000    16.631    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/OB
    SLICE_X60Y116        MUXF7 (Prop_muxf7_I0_O)      0.209    16.840 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    16.840    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/O1
    SLICE_X60Y116        MUXF8 (Prop_muxf8_I1_O)      0.088    16.928 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/F8/O
                         net (fo=1, routed)           0.843    17.771    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I3_O)        0.319    18.090 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_comp_1/O
                         net (fo=1, routed)           0.988    19.078    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[1]
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124    19.202 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_20_comp/O
                         net (fo=1, routed)           0.665    19.867    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I5_O)        0.124    19.991 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.527    20.518    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X66Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.540    18.070    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X66Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.490    17.580    
                         clock uncertainty           -0.087    17.493    
    SLICE_X66Y108        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.235    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.235    
                         arrival time                         -20.518    
  -------------------------------------------------------------------
                         slack                                 -3.283    

Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 cpu/pc_reg[7]_replica_41/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.651ns  (logic 4.934ns (21.783%)  route 17.717ns (78.217%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 18.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.849    -2.119    cpu/cpu_clk
    SLICE_X127Y71        FDSE                                         r  cpu/pc_reg[7]_replica_41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y71        FDSE (Prop_fdse_C_Q)         0.456    -1.663 r  cpu/pc_reg[7]_replica_41/Q
                         net (fo=360, routed)         1.311    -0.352    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/Q[5]_repN_41_alias
    SLICE_X124Y69        LUT6 (Prop_lut6_I5_O)        0.124    -0.228 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28/O
                         net (fo=1, routed)           0.000    -0.228    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g571_b28_n_0
    SLICE_X124Y69        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.014 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366/O
                         net (fo=1, routed)           0.982     0.968    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_366_n_0
    SLICE_X121Y69        LUT6 (Prop_lut6_I3_O)        0.297     1.265 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129/O
                         net (fo=1, routed)           0.000     1.265    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_129_n_0
    SLICE_X121Y69        MUXF7 (Prop_muxf7_I1_O)      0.217     1.482 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57/O
                         net (fo=1, routed)           0.000     1.482    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_57_n_0
    SLICE_X121Y69        MUXF8 (Prop_muxf8_I1_O)      0.094     1.576 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22/O
                         net (fo=1, routed)           1.417     2.993    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_22_n_0
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.316     3.309 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.309    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X102Y76        MUXF7 (Prop_muxf7_I0_O)      0.241     3.550 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.363     4.914    inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X99Y88         LUT6 (Prop_lut6_I1_O)        0.298     5.212 r  inst_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0/O
                         net (fo=7, routed)           1.984     7.196    cpu/u_regfile/spo[28]
    SLICE_X73Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.320 r  cpu/u_regfile/pc[31]_i_3/O
                         net (fo=117, routed)         1.081     8.401    cpu/u_regfile/bbstub_spo[28]_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  cpu/u_regfile/data_ram_i_177/O
                         net (fo=12, routed)          1.045     9.570    cpu/u_regfile/data_ram_i_186_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.694 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_56/O
                         net (fo=76, routed)          1.068    10.762    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_119_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.124    10.886 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=5, routed)           0.347    11.234    cpu/u_regfile/data_ram_i_79_n_0
    SLICE_X64Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.358 r  cpu/u_regfile/data_ram_i_171/O
                         net (fo=1, routed)           0.190    11.548    cpu/u_regfile/data_ram_i_171_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.128 r  cpu/u_regfile/data_ram_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.128    cpu/u_regfile/data_ram_i_112_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  cpu/u_regfile/data_ram_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.242    cpu/u_regfile/data_ram_i_159_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.555 r  cpu/u_regfile/data_ram_i_119/O[3]
                         net (fo=1, routed)           0.994    13.549    cpu/u_regfile/data_ram_i_119_n_4
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.306    13.855 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=1, routed)           0.715    14.570    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_65_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    14.694 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=1, routed)           0.939    15.633    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.757 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=45, routed)          0.760    16.518    cpu/u_regfile/cpu_data_addr[3]
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.124    16.642 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72/O
                         net (fo=8, routed)           1.050    17.691    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_72_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.124    17.815 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_40/O
                         net (fo=5, routed)           0.591    18.406    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X57Y111        LUT6 (Prop_lut6_I1_O)        0.124    18.530 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           1.257    19.788    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I2_O)        0.124    19.912 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.620    20.532    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X66Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.540    18.070    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X66Y108        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.490    17.580    
                         clock uncertainty           -0.087    17.493    
    SLICE_X66Y108        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.265    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.265    
                         arrival time                         -20.532    
  -------------------------------------------------------------------
                         slack                                 -3.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.580    -0.540    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[23]
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.848    -0.303    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r2_reg[23]/C
                         clock pessimism             -0.237    -0.540    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.078    -0.462    u_confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.582    -0.538    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/timer_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/timer_r1[6]
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.851    -0.300    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r2_reg[6]/C
                         clock pessimism             -0.238    -0.538    
    SLICE_X47Y113        FDRE (Hold_fdre_C_D)         0.078    -0.460    u_confreg/timer_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.580    -0.540    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[21]
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.848    -0.303    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r2_reg[21]/C
                         clock pessimism             -0.237    -0.540    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.076    -0.464    u_confreg/timer_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.582    -0.538    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/timer_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/timer_r1[5]
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.851    -0.300    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r2_reg[5]/C
                         clock pessimism             -0.238    -0.538    
    SLICE_X47Y113        FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/timer_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.580    -0.540    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[18]
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.848    -0.303    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r2_reg[18]/C
                         clock pessimism             -0.237    -0.540    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.075    -0.465    u_confreg/timer_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.582    -0.538    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/timer_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/timer_r1[11]
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.851    -0.300    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r2_reg[11]/C
                         clock pessimism             -0.238    -0.538    
    SLICE_X47Y113        FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/timer_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.579    -0.541    u_confreg/cpu_clk
    SLICE_X51Y118        FDRE                                         r  u_confreg/timer_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/timer_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.344    u_confreg/timer_r1[31]
    SLICE_X51Y118        FDRE                                         r  u_confreg/timer_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.847    -0.304    u_confreg/cpu_clk
    SLICE_X51Y118        FDRE                                         r  u_confreg/timer_r2_reg[31]/C
                         clock pessimism             -0.237    -0.541    
    SLICE_X51Y118        FDRE (Hold_fdre_C_D)         0.075    -0.466    u_confreg/timer_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.580    -0.540    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/timer_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/timer_r1[20]
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.848    -0.303    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r2_reg[20]/C
                         clock pessimism             -0.237    -0.540    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.071    -0.469    u_confreg/timer_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.582    -0.538    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/timer_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/timer_r1[13]
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.851    -0.300    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r2_reg[13]/C
                         clock pessimism             -0.238    -0.538    
    SLICE_X47Y113        FDRE (Hold_fdre_C_D)         0.071    -0.467    u_confreg/timer_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_confreg/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.581    -0.539    u_confreg/cpu_clk
    SLICE_X45Y116        FDRE                                         r  u_confreg/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_confreg/FSM_onehot_state_reg[2]/Q
                         net (fo=14, routed)          0.123    -0.275    u_confreg/p_1_in7_in
    SLICE_X44Y116        LUT5 (Prop_lut5_I1_O)        0.045    -0.230 r  u_confreg/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    u_confreg/FSM_onehot_state[0]_i_1_n_0
    SLICE_X44Y116        FDSE                                         r  u_confreg/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.850    -0.301    u_confreg/cpu_clk
    SLICE_X44Y116        FDSE                                         r  u_confreg/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.225    -0.526    
    SLICE_X44Y116        FDSE (Hold_fdse_C_D)         0.120    -0.406    u_confreg/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X47Y111   cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X65Y102   cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X101Y75   cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X62Y63    cpu/pc_reg[10]_replica/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X146Y83   cpu/pc_reg[10]_replica_1/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X102Y83   cpu/pc_reg[10]_replica_10/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X93Y68    cpu/pc_reg[10]_replica_11/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X107Y102  cpu/pc_reg[10]_replica_12/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X64Y107   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 2.118ns (56.372%)  route 1.639ns (43.628%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.010 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.127 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.450 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.450    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.402     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X48Y120        FDRE (Setup_fdre_C_D)        0.109     7.700    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.110ns (56.279%)  route 1.639ns (43.721%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.010 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.127 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.442 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.442    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.402     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X48Y120        FDRE (Setup_fdre_C_D)        0.109     7.700    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 2.034ns (55.375%)  route 1.639ns (44.625%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.010 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.127 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.366 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.366    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.402     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X48Y120        FDRE (Setup_fdre_C_D)        0.109     7.700    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 2.014ns (55.130%)  route 1.639ns (44.870%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.010 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.127 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.127    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.346 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.346    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.402     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X48Y120        FDRE (Setup_fdre_C_D)        0.109     7.700    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 2.001ns (54.970%)  route 1.639ns (45.030%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.010 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.333 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.333    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.402     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.109     7.700    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.993ns (54.871%)  route 1.639ns (45.129%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.010 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.325 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.325    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.402     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.109     7.700    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.917ns (53.907%)  route 1.639ns (46.093%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.010 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.249 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.249    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.402     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.109     7.700    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 1.897ns (53.646%)  route 1.639ns (46.354%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.010 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.229 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.229    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.402     7.668    
                         clock uncertainty           -0.077     7.591    
    SLICE_X48Y119        FDRE (Setup_fdre_C_D)        0.109     7.700    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.884ns (53.475%)  route 1.639ns (46.525%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 8.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.216 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.216    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X48Y118        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.541     8.071    u_confreg/timer_clk
    SLICE_X48Y118        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.402     7.669    
                         clock uncertainty           -0.077     7.592    
    SLICE_X48Y118        FDRE (Setup_fdre_C_D)        0.109     7.701    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.876ns (53.369%)  route 1.639ns (46.631%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.929ns = ( 8.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456    -1.851 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.639    -0.212    u_confreg/write_timer_begin_r3
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.124    -0.088 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.088    u_confreg/timer[0]_i_6_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.425 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.425    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.542 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.659 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.659    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.776 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.776    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.893 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.893    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.208 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.208    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X48Y118        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.541     8.071    u_confreg/timer_clk
    SLICE_X48Y118        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.402     7.669    
                         clock uncertainty           -0.077     7.592    
    SLICE_X48Y118        FDRE (Setup_fdre_C_D)        0.109     7.701    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  6.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.580    -0.540    u_confreg/timer_clk
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[24]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[24]
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r2_reg[24]/C
                         clock pessimism             -0.237    -0.540    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.078    -0.462    u_confreg/conf_wdata_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[4]
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.300    u_confreg/timer_clk
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.238    -0.538    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.078    -0.460    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.579    -0.541    u_confreg/timer_clk
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.344    u_confreg/conf_wdata_r1[29]
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.847    -0.304    u_confreg/timer_clk
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.237    -0.541    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.078    -0.463    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.580    -0.540    u_confreg/timer_clk
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[21]
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/C
                         clock pessimism             -0.237    -0.540    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.076    -0.464    u_confreg/conf_wdata_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[15]
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.300    u_confreg/timer_clk
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.238    -0.538    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.076    -0.462    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.579    -0.541    u_confreg/timer_clk
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.344    u_confreg/conf_wdata_r1[26]
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.847    -0.304    u_confreg/timer_clk
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.237    -0.541    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.076    -0.465    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.580    -0.540    u_confreg/timer_clk
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[17]
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.237    -0.540    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.075    -0.465    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[0]
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.300    u_confreg/timer_clk
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.238    -0.538    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.584    -0.536    u_confreg/timer_clk
    SLICE_X49Y111        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.339    u_confreg/conf_wdata_r1[8]
    SLICE_X49Y111        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.854    -0.297    u_confreg/timer_clk
    SLICE_X49Y111        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.239    -0.536    
    SLICE_X49Y111        FDRE (Hold_fdre_C_D)         0.075    -0.461    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.579    -0.541    u_confreg/timer_clk
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.056    -0.344    u_confreg/conf_wdata_r1[16]
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.847    -0.304    u_confreg/timer_clk
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism             -0.237    -0.541    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.075    -0.466    u_confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y111   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y116   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X46Y118   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y116   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y118   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y111   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y111   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y116   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y116   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y118   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y118   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y111   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y111   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y113   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y116   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y116   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y118   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y118   u_confreg/conf_wdata_r1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.408%)  route 0.301ns (59.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X48Y117        FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.204    -0.099 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.301     0.202    u_confreg/timer_reg[16]
    SLICE_X49Y112        FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X49Y112        FDRE                                         r  u_confreg/timer_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.062%)  route 0.293ns (58.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.300    u_confreg/timer_clk
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.293     0.197    u_confreg/timer_reg[4]
    SLICE_X49Y114        FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.582    -0.538    u_confreg/cpu_clk
    SLICE_X49Y114        FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.597%)  route 0.286ns (58.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.849    -0.302    u_confreg/timer_clk
    SLICE_X48Y116        FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.204    -0.098 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.286     0.188    u_confreg/timer_reg[15]
    SLICE_X43Y117        FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.580    -0.540    u_confreg/cpu_clk
    SLICE_X43Y117        FDRE                                         r  u_confreg/timer_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.204ns (42.346%)  route 0.278ns (57.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.300    u_confreg/timer_clk
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.278     0.182    u_confreg/timer_reg[3]
    SLICE_X50Y112        FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X50Y112        FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.975%)  route 0.282ns (58.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.846    -0.305    u_confreg/timer_clk
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.204    -0.101 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.282     0.181    u_confreg/timer_reg[25]
    SLICE_X50Y116        FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.581    -0.539    u_confreg/cpu_clk
    SLICE_X50Y116        FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.209%)  route 0.279ns (57.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X48Y117        FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.204    -0.099 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.279     0.180    u_confreg/timer_reg[19]
    SLICE_X50Y116        FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.581    -0.539    u_confreg/cpu_clk
    SLICE_X50Y116        FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.130%)  route 0.269ns (56.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.849    -0.302    u_confreg/timer_clk
    SLICE_X48Y116        FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.204    -0.098 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.269     0.171    u_confreg/timer_reg[14]
    SLICE_X52Y116        FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.581    -0.539    u_confreg/cpu_clk
    SLICE_X52Y116        FDRE                                         r  u_confreg/timer_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.204ns (44.709%)  route 0.252ns (55.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.849    -0.302    u_confreg/timer_clk
    SLICE_X48Y116        FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.204    -0.098 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.252     0.154    u_confreg/timer_reg[13]
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.582    -0.538    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.204ns (47.980%)  route 0.221ns (52.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.845    -0.306    u_confreg/timer_clk
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.204    -0.102 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.221     0.119    u_confreg/timer_reg[30]
    SLICE_X50Y119        FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.578    -0.542    u_confreg/cpu_clk
    SLICE_X50Y119        FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.204ns (48.816%)  route 0.214ns (51.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.851    -0.300    u_confreg/timer_clk
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.214     0.118    u_confreg/timer_reg[1]
    SLICE_X50Y112        FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X50Y112        FDRE                                         r  u_confreg/timer_r1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.418ns (62.062%)  route 0.256ns (37.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.301ns
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.418    -1.506 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.256    -1.250    u_confreg/timer_reg[5]
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.667    -2.301    u_confreg/cpu_clk
    SLICE_X47Y113        FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.192%)  route 0.276ns (39.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.306ns
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.541    -1.929    u_confreg/timer_clk
    SLICE_X48Y118        FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.418    -1.511 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.276    -1.234    u_confreg/timer_reg[21]
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.662    -2.306    u_confreg/cpu_clk
    SLICE_X51Y117        FDRE                                         r  u_confreg/timer_r1_reg[21]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.418ns (59.198%)  route 0.288ns (40.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.300ns
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.418    -1.506 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.288    -1.218    u_confreg/timer_reg[2]
    SLICE_X49Y112        FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.668    -2.300    u_confreg/cpu_clk
    SLICE_X49Y112        FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.418ns (59.198%)  route 0.288ns (40.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.303ns
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.418    -1.506 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.288    -1.218    u_confreg/timer_reg[7]
    SLICE_X49Y115        FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.665    -2.303    u_confreg/cpu_clk
    SLICE_X49Y115        FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.418ns (59.114%)  route 0.289ns (40.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.301ns
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.545    -1.925    u_confreg/timer_clk
    SLICE_X48Y115        FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.418    -1.507 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.289    -1.218    u_confreg/timer_reg[8]
    SLICE_X49Y114        FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.667    -2.301    u_confreg/cpu_clk
    SLICE_X49Y114        FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.418ns (58.535%)  route 0.296ns (41.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.303ns
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.545    -1.925    u_confreg/timer_clk
    SLICE_X48Y115        FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.418    -1.507 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.296    -1.211    u_confreg/timer_reg[10]
    SLICE_X49Y115        FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.665    -2.303    u_confreg/cpu_clk
    SLICE_X49Y115        FDRE                                         r  u_confreg/timer_r1_reg[10]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.716ns  (logic 0.418ns (58.340%)  route 0.298ns (41.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.300ns
    Source Clock Delay      (SCD):    -1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.418    -1.506 r  u_confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.298    -1.207    u_confreg/timer_reg[0]
    SLICE_X49Y112        FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.668    -2.300    u_confreg/cpu_clk
    SLICE_X49Y112        FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.418ns (57.398%)  route 0.310ns (42.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.308ns
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540    -1.930    u_confreg/timer_clk
    SLICE_X48Y119        FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.418    -1.512 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.310    -1.201    u_confreg/timer_reg[26]
    SLICE_X50Y118        FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.660    -2.308    u_confreg/cpu_clk
    SLICE_X50Y118        FDRE                                         r  u_confreg/timer_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.418ns (57.398%)  route 0.310ns (42.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.309ns
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540    -1.930    u_confreg/timer_clk
    SLICE_X48Y120        FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_fdre_C_Q)         0.418    -1.512 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.310    -1.201    u_confreg/timer_reg[29]
    SLICE_X51Y119        FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.659    -2.309    u_confreg/cpu_clk
    SLICE_X51Y119        FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.732ns  (logic 0.418ns (57.078%)  route 0.314ns (42.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.308ns
    Source Clock Delay      (SCD):    -1.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.543    -1.927    u_confreg/timer_clk
    SLICE_X48Y117        FDRE                                         r  u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.418    -1.509 r  u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.314    -1.194    u_confreg/timer_reg[17]
    SLICE_X50Y118        FDRE                                         r  u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.660    -2.308    u_confreg/cpu_clk
    SLICE_X50Y118        FDRE                                         r  u_confreg/timer_r1_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 0.746ns (18.959%)  route 3.189ns (81.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.615     1.636    u_confreg/SR[0]
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[0]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 0.746ns (18.959%)  route 3.189ns (81.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.615     1.636    u_confreg/SR[0]
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[1]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 0.746ns (18.959%)  route 3.189ns (81.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.615     1.636    u_confreg/SR[0]
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[2]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 0.746ns (18.959%)  route 3.189ns (81.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.615     1.636    u_confreg/SR[0]
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y113        FDRE                                         r  u_confreg/timer_reg[3]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.746ns (19.150%)  route 3.150ns (80.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.576     1.597    u_confreg/SR[0]
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[4]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.746ns (19.150%)  route 3.150ns (80.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.576     1.597    u_confreg/SR[0]
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[5]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.746ns (19.150%)  route 3.150ns (80.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.576     1.597    u_confreg/SR[0]
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[6]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 0.746ns (19.150%)  route 3.150ns (80.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.576     1.597    u_confreg/SR[0]
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.546    -1.924    u_confreg/timer_clk
    SLICE_X48Y114        FDRE                                         r  u_confreg/timer_reg[7]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.733ns  (logic 0.746ns (19.986%)  route 2.987ns (80.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.413     1.434    u_confreg/SR[0]
    SLICE_X48Y116        FDRE                                         r  u_confreg/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.544    -1.926    u_confreg/timer_clk
    SLICE_X48Y116        FDRE                                         r  u_confreg/timer_reg[12]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.733ns  (logic 0.746ns (19.986%)  route 2.987ns (80.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.669    -2.299    cpu_clk
    SLICE_X47Y111        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.419    -1.880 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          1.574    -0.306    u_confreg/cpu_resetn
    SLICE_X45Y119        LUT1 (Prop_lut1_I0_O)        0.327     0.021 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         1.413     1.434    u_confreg/SR[0]
    SLICE_X48Y116        FDRE                                         r  u_confreg/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.544    -1.926    u_confreg/timer_clk
    SLICE_X48Y116        FDRE                                         r  u_confreg/timer_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.418ns (61.704%)  route 0.259ns (38.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.299ns
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.547    -1.923    u_confreg/cpu_clk
    SLICE_X52Y111        FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.418    -1.505 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.259    -1.245    u_confreg/conf_wdata_r[8]
    SLICE_X49Y111        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.669    -2.299    u_confreg/timer_clk
    SLICE_X49Y111        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.718ns  (logic 0.337ns (46.968%)  route 0.381ns (53.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.307ns
    Source Clock Delay      (SCD):    -1.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.543    -1.927    u_confreg/cpu_clk
    SLICE_X51Y116        FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.337    -1.590 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.381    -1.209    u_confreg/conf_wdata_r[23]
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.743ns  (logic 0.367ns (49.423%)  route 0.376ns (50.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.305ns
    Source Clock Delay      (SCD):    -1.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.543    -1.927    u_confreg/cpu_clk
    SLICE_X51Y116        FDRE                                         r  u_confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.367    -1.560 r  u_confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.376    -1.184    u_confreg/conf_wdata_r[17]
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.663    -2.305    u_confreg/timer_clk
    SLICE_X49Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.367ns (47.332%)  route 0.408ns (52.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.307ns
    Source Clock Delay      (SCD):    -1.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.543    -1.927    u_confreg/cpu_clk
    SLICE_X51Y116        FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.367    -1.560 r  u_confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.408    -1.151    u_confreg/conf_wdata_r[13]
    SLICE_X46Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X46Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.337ns (43.333%)  route 0.441ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.306ns
    Source Clock Delay      (SCD):    -1.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.543    -1.927    u_confreg/cpu_clk
    SLICE_X51Y116        FDRE                                         r  u_confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.337    -1.590 r  u_confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.441    -1.149    u_confreg/conf_wdata_r[28]
    SLICE_X50Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.662    -2.306    u_confreg/timer_clk
    SLICE_X50Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.367ns (47.067%)  route 0.413ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.307ns
    Source Clock Delay      (SCD):    -1.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.543    -1.927    u_confreg/cpu_clk
    SLICE_X51Y116        FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.367    -1.560 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.413    -1.147    u_confreg/conf_wdata_r[19]
    SLICE_X47Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X47Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.418ns (52.756%)  route 0.374ns (47.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.301ns
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.545    -1.925    u_confreg/cpu_clk
    SLICE_X52Y113        FDRE                                         r  u_confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.418    -1.507 r  u_confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.374    -1.132    u_confreg/conf_wdata_r[15]
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.667    -2.301    u_confreg/timer_clk
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.418ns (52.194%)  route 0.383ns (47.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.301ns
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.545    -1.925    u_confreg/cpu_clk
    SLICE_X52Y113        FDRE                                         r  u_confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.418    -1.507 r  u_confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.383    -1.124    u_confreg/conf_wdata_r[0]
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.667    -2.301    u_confreg/timer_clk
    SLICE_X49Y113        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.806ns  (logic 0.418ns (51.844%)  route 0.388ns (48.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.300ns
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.547    -1.923    u_confreg/cpu_clk
    SLICE_X52Y111        FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.418    -1.505 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.388    -1.116    u_confreg/conf_wdata_r[6]
    SLICE_X48Y112        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.668    -2.300    u_confreg/timer_clk
    SLICE_X48Y112        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.828ns  (logic 0.418ns (50.511%)  route 0.410ns (49.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.307ns
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.545    -1.925    u_confreg/cpu_clk
    SLICE_X52Y114        FDRE                                         r  u_confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.418    -1.507 r  u_confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.410    -1.097    u_confreg/conf_wdata_r[16]
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.661    -2.307    u_confreg/timer_clk
    SLICE_X49Y118        FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     5.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     6.061    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     3.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     3.820    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.849 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     4.733    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 0.091ns (2.591%)  route 3.420ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.665    -1.805    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.450ns  (logic 4.080ns (32.771%)  route 8.370ns (67.229%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.663    -2.305    u_confreg/cpu_clk
    SLICE_X45Y117        FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.849 r  u_confreg/FSM_onehot_state_reg[5]/Q
                         net (fo=15, routed)          1.342    -0.507    u_confreg/p_1_in12_in
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124    -0.383 r  u_confreg/btn_key_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.027     6.645    btn_key_col_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         3.500    10.145 r  btn_key_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.145    btn_key_col[1]
    V9                                                                r  btn_key_col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.382ns  (logic 4.098ns (33.093%)  route 8.284ns (66.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.664    -2.304    u_confreg/cpu_clk
    SLICE_X45Y116        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=16, routed)          1.335    -0.512    u_confreg/p_1_in11_in
    SLICE_X50Y113        LUT3 (Prop_lut3_I0_O)        0.124    -0.388 r  u_confreg/btn_key_col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.949     6.561    btn_key_col_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.518    10.078 r  btn_key_col_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.078    btn_key_col[0]
    V8                                                                r  btn_key_col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.192ns  (logic 4.336ns (35.568%)  route 7.856ns (64.432%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.663    -2.305    u_confreg/cpu_clk
    SLICE_X45Y117        FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.849 r  u_confreg/FSM_onehot_state_reg[5]/Q
                         net (fo=15, routed)          1.342    -0.507    u_confreg/p_1_in12_in
    SLICE_X50Y113        LUT3 (Prop_lut3_I1_O)        0.152    -0.355 r  u_confreg/btn_key_col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.513     6.159    btn_key_col_OBUF[2]
    Y8                   OBUF (Prop_obuf_I_O)         3.728     9.887 r  btn_key_col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.887    btn_key_col[2]
    Y8                                                                r  btn_key_col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.806ns  (logic 4.143ns (35.089%)  route 7.663ns (64.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.653    -2.315    u_confreg/cpu_clk
    SLICE_X51Y123        FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           7.663     5.767    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         3.724     9.491 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.491    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.714ns  (logic 3.984ns (34.008%)  route 7.730ns (65.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.665    -2.303    u_confreg/cpu_clk
    SLICE_X57Y113        FDRE                                         r  u_confreg/led_rg0_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  u_confreg/led_rg0_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           7.730     5.883    lopt_17
    F8                   OBUF (Prop_obuf_I_O)         3.528     9.411 r  led_rg0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.411    led_rg0[1]
    F8                                                                r  led_rg0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.674ns  (logic 4.348ns (37.242%)  route 7.327ns (62.758%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.663    -2.305    u_confreg/cpu_clk
    SLICE_X45Y117        FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.849 r  u_confreg/FSM_onehot_state_reg[5]/Q
                         net (fo=15, routed)          1.349    -0.499    u_confreg/p_1_in12_in
    SLICE_X50Y113        LUT3 (Prop_lut3_I1_O)        0.152    -0.347 r  u_confreg/btn_key_col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.977     5.630    btn_key_col_OBUF[3]
    V7                   OBUF (Prop_obuf_I_O)         3.740     9.369 r  btn_key_col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.369    btn_key_col[3]
    V7                                                                r  btn_key_col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.293ns  (logic 4.095ns (36.264%)  route 7.198ns (63.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.651    -2.317    u_confreg/cpu_clk
    SLICE_X63Y121        FDRE                                         r  u_confreg/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.419    -1.898 r  u_confreg/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           7.198     5.300    lopt_13
    J8                   OBUF (Prop_obuf_I_O)         3.676     8.976 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.976    led[7]
    J8                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.140ns  (logic 4.014ns (36.035%)  route 7.126ns (63.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.663    -2.305    u_confreg/cpu_clk
    SLICE_X58Y115        FDRE                                         r  u_confreg/led_rg1_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.849 r  u_confreg/led_rg1_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           7.126     5.277    lopt_19
    D6                   OBUF (Prop_obuf_I_O)         3.558     8.836 r  led_rg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.836    led_rg1[1]
    D6                                                                r  led_rg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.061ns  (logic 4.171ns (37.709%)  route 6.890ns (62.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.653    -2.315    u_confreg/cpu_clk
    SLICE_X51Y123        FDRE                                         r  u_confreg/num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  u_confreg/num_a_g_reg[5]/Q
                         net (fo=1, routed)           6.890     4.994    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         3.752     8.746 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.746    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.968ns  (logic 3.987ns (36.350%)  route 6.981ns (63.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.651    -2.317    u_confreg/cpu_clk
    SLICE_X65Y120        FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.456    -1.861 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           6.981     5.120    lopt_1
    F7                   OBUF (Prop_obuf_I_O)         3.531     8.651 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.651    led[10]
    F7                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.428ns (58.690%)  route 1.005ns (41.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X56Y110        FDRE                                         r  u_confreg/num_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  u_confreg/num_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.005     0.632    lopt_31
    U25                  OBUF (Prop_obuf_I_O)         1.264     1.897 r  num_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.897    num_data[1]
    U25                                                               r  num_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.443ns (57.797%)  route 1.054ns (42.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.582    -0.538    u_confreg/cpu_clk
    SLICE_X54Y112        FDRE                                         r  u_confreg/num_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  u_confreg/num_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.054     0.644    lopt_45
    V26                  OBUF (Prop_obuf_I_O)         1.315     1.958 r  num_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.958    num_data[3]
    V26                                                               r  num_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.432ns (53.165%)  route 1.262ns (46.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X56Y110        FDRE                                         r  u_confreg/num_data_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  u_confreg/num_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.262     0.889    lopt_51
    Y25                  OBUF (Prop_obuf_I_O)         1.268     2.157 r  num_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.157    num_data[9]
    Y25                                                               r  num_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.385ns (50.797%)  route 1.341ns (49.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X54Y111        FDRE                                         r  u_confreg/num_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/num_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.341     0.946    lopt_20
    U24                  OBUF (Prop_obuf_I_O)         1.244     2.189 r  num_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.189    num_data[0]
    U24                                                               r  num_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.429ns (50.231%)  route 1.416ns (49.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X56Y110        FDRE                                         r  u_confreg/num_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  u_confreg/num_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.416     1.043    lopt_42
    U26                  OBUF (Prop_obuf_I_O)         1.265     2.308 r  num_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.308    num_data[2]
    U26                                                               r  num_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.418ns (49.267%)  route 1.460ns (50.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X55Y110        FDRE                                         r  u_confreg/num_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/num_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.460     1.064    lopt_49
    W25                  OBUF (Prop_obuf_I_O)         1.277     2.341 r  num_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.341    num_data[7]
    W25                                                               r  num_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.418ns (48.989%)  route 1.476ns (51.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X54Y110        FDRE                                         r  u_confreg/num_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/num_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.476     1.080    lopt_21
    V24                  OBUF (Prop_obuf_I_O)         1.277     2.357 r  num_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.357    num_data[10]
    V24                                                               r  num_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.415ns (48.603%)  route 1.497ns (51.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X55Y110        FDRE                                         r  u_confreg/num_data_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/num_data_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.497     1.101    lopt_50
    Y26                  OBUF (Prop_obuf_I_O)         1.274     2.375 r  num_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.375    num_data[8]
    Y26                                                               r  num_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.450ns (49.765%)  route 1.464ns (50.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X54Y111        FDRE                                         r  u_confreg/num_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  u_confreg/num_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.464     1.055    lopt_46
    W26                  OBUF (Prop_obuf_I_O)         1.322     2.377 r  num_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.377    num_data[4]
    W26                                                               r  num_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.354ns (46.261%)  route 1.573ns (53.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.583    -0.537    u_confreg/cpu_clk
    SLICE_X55Y111        FDRE                                         r  u_confreg/num_data_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/num_data_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           1.573     1.177    lopt_43
    R7                   OBUF (Prop_obuf_I_O)         1.213     2.390 r  num_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.390    num_data[30]
    R7                                                                r  num_data[30] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.019ns  (logic 3.036ns (18.953%)  route 12.983ns (81.047%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          0.749    13.163    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I5_O)        0.328    13.491 f  u_confreg/btn_key_r[8]_i_2/O
                         net (fo=2, routed)           0.321    13.812    u_confreg/btn_key_r[8]_i_2_n_0
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.936 f  u_confreg/btn_key_r[1]_i_2/O
                         net (fo=2, routed)           0.691    14.627    u_confreg/btn_key_r[1]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I3_O)        0.150    14.777 f  u_confreg/btn_key_r[9]_i_3/O
                         net (fo=2, routed)           0.914    15.691    u_confreg/btn_key_r[9]_i_3_n_0
    SLICE_X44Y114        LUT5 (Prop_lut5_I4_O)        0.328    16.019 r  u_confreg/btn_key_r[5]_i_1/O
                         net (fo=1, routed)           0.000    16.019    u_confreg/btn_key_r[5]_i_1_n_0
    SLICE_X44Y114        FDRE                                         r  u_confreg/btn_key_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.546    -1.924    u_confreg/cpu_clk
    SLICE_X44Y114        FDRE                                         r  u_confreg/btn_key_r_reg[5]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.756ns  (logic 3.036ns (19.269%)  route 12.720ns (80.731%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          0.749    13.163    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I5_O)        0.328    13.491 f  u_confreg/btn_key_r[8]_i_2/O
                         net (fo=2, routed)           0.321    13.812    u_confreg/btn_key_r[8]_i_2_n_0
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.936 f  u_confreg/btn_key_r[1]_i_2/O
                         net (fo=2, routed)           0.691    14.627    u_confreg/btn_key_r[1]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I3_O)        0.150    14.777 f  u_confreg/btn_key_r[9]_i_3/O
                         net (fo=2, routed)           0.651    15.428    u_confreg/btn_key_r[9]_i_3_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I3_O)        0.328    15.756 r  u_confreg/btn_key_r[9]_i_1/O
                         net (fo=1, routed)           0.000    15.756    u_confreg/btn_key_r[9]_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  u_confreg/btn_key_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.544    -1.926    u_confreg/cpu_clk
    SLICE_X49Y116        FDRE                                         r  u_confreg/btn_key_r_reg[9]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.549ns  (logic 2.878ns (18.509%)  route 12.671ns (81.491%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          1.151    13.565    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X47Y116        LUT4 (Prop_lut4_I3_O)        0.328    13.893 r  u_confreg/btn_key_r[6]_i_3/O
                         net (fo=4, routed)           0.562    14.456    u_confreg/btn_key_r[6]_i_3_n_0
    SLICE_X47Y114        LUT5 (Prop_lut5_I4_O)        0.118    14.574 r  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=2, routed)           0.650    15.223    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I0_O)        0.326    15.549 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=1, routed)           0.000    15.549    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X49Y115        FDRE                                         r  u_confreg/btn_key_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.545    -1.925    u_confreg/cpu_clk
    SLICE_X49Y115        FDRE                                         r  u_confreg/btn_key_r_reg[15]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.486ns  (logic 2.878ns (18.585%)  route 12.608ns (81.415%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          1.151    13.565    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X47Y116        LUT4 (Prop_lut4_I3_O)        0.328    13.893 r  u_confreg/btn_key_r[6]_i_3/O
                         net (fo=4, routed)           0.562    14.456    u_confreg/btn_key_r[6]_i_3_n_0
    SLICE_X47Y114        LUT5 (Prop_lut5_I4_O)        0.118    14.574 r  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=2, routed)           0.587    15.160    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.326    15.486 r  u_confreg/btn_key_r[14]_i_1/O
                         net (fo=1, routed)           0.000    15.486    u_confreg/btn_key_r[14]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  u_confreg/btn_key_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.546    -1.924    u_confreg/cpu_clk
    SLICE_X49Y114        FDRE                                         r  u_confreg/btn_key_r_reg[14]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.369ns  (logic 2.682ns (17.451%)  route 12.687ns (82.549%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          1.151    13.565    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X47Y116        LUT4 (Prop_lut4_I3_O)        0.328    13.893 r  u_confreg/btn_key_r[6]_i_3/O
                         net (fo=4, routed)           0.562    14.456    u_confreg/btn_key_r[6]_i_3_n_0
    SLICE_X47Y114        LUT4 (Prop_lut4_I0_O)        0.124    14.580 f  u_confreg/btn_key_r[10]_i_3/O
                         net (fo=1, routed)           0.665    15.245    u_confreg/btn_key_r[10]_i_3_n_0
    SLICE_X47Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.369 r  u_confreg/btn_key_r[10]_i_1/O
                         net (fo=1, routed)           0.000    15.369    u_confreg/btn_key_r[10]_i_1_n_0
    SLICE_X47Y114        FDRE                                         r  u_confreg/btn_key_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.546    -1.924    u_confreg/cpu_clk
    SLICE_X47Y114        FDRE                                         r  u_confreg/btn_key_r_reg[10]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.226ns  (logic 2.682ns (17.615%)  route 12.544ns (82.385%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          1.151    13.565    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X47Y116        LUT4 (Prop_lut4_I3_O)        0.328    13.893 r  u_confreg/btn_key_r[6]_i_3/O
                         net (fo=4, routed)           0.413    14.307    u_confreg/btn_key_r[6]_i_3_n_0
    SLICE_X47Y114        LUT6 (Prop_lut6_I0_O)        0.124    14.431 r  u_confreg/btn_key_r[11]_i_2/O
                         net (fo=3, routed)           0.671    15.102    u_confreg/btn_key_r[11]_i_2_n_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  u_confreg/btn_key_r[11]_i_1/O
                         net (fo=1, routed)           0.000    15.226    u_confreg/btn_key_r[11]_i_1_n_0
    SLICE_X49Y115        FDRE                                         r  u_confreg/btn_key_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.545    -1.925    u_confreg/cpu_clk
    SLICE_X49Y115        FDRE                                         r  u_confreg/btn_key_r_reg[11]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.155ns  (logic 2.682ns (17.698%)  route 12.473ns (82.302%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          1.151    13.565    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X47Y116        LUT4 (Prop_lut4_I3_O)        0.328    13.893 r  u_confreg/btn_key_r[6]_i_3/O
                         net (fo=4, routed)           0.413    14.307    u_confreg/btn_key_r[6]_i_3_n_0
    SLICE_X47Y114        LUT6 (Prop_lut6_I0_O)        0.124    14.431 r  u_confreg/btn_key_r[11]_i_2/O
                         net (fo=3, routed)           0.600    15.031    u_confreg/btn_key_r[11]_i_2_n_0
    SLICE_X47Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.155 r  u_confreg/btn_key_r[7]_i_1/O
                         net (fo=1, routed)           0.000    15.155    u_confreg/btn_key_r[7]_i_1_n_0
    SLICE_X47Y115        FDRE                                         r  u_confreg/btn_key_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.545    -1.925    u_confreg/cpu_clk
    SLICE_X47Y115        FDRE                                         r  u_confreg/btn_key_r_reg[7]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.851ns  (logic 2.682ns (18.060%)  route 12.169ns (81.940%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          1.151    13.565    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X47Y116        LUT4 (Prop_lut4_I3_O)        0.328    13.893 r  u_confreg/btn_key_r[6]_i_3/O
                         net (fo=4, routed)           0.413    14.307    u_confreg/btn_key_r[6]_i_3_n_0
    SLICE_X47Y114        LUT6 (Prop_lut6_I0_O)        0.124    14.431 r  u_confreg/btn_key_r[11]_i_2/O
                         net (fo=3, routed)           0.296    14.727    u_confreg/btn_key_r[11]_i_2_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.851 r  u_confreg/btn_key_r[3]_i_1/O
                         net (fo=1, routed)           0.000    14.851    u_confreg/btn_key_r[3]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  u_confreg/btn_key_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.546    -1.924    u_confreg/cpu_clk
    SLICE_X49Y114        FDRE                                         r  u_confreg/btn_key_r_reg[3]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.741ns  (logic 2.682ns (18.195%)  route 12.059ns (81.805%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          0.749    13.163    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I5_O)        0.328    13.491 f  u_confreg/btn_key_r[8]_i_2/O
                         net (fo=2, routed)           0.321    13.812    u_confreg/btn_key_r[8]_i_2_n_0
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.124    13.936 f  u_confreg/btn_key_r[1]_i_2/O
                         net (fo=2, routed)           0.681    14.617    u_confreg/btn_key_r[1]_i_2_n_0
    SLICE_X46Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.741 r  u_confreg/btn_key_r[1]_i_1/O
                         net (fo=1, routed)           0.000    14.741    u_confreg/btn_key_r[1]_i_1_n_0
    SLICE_X46Y116        FDRE                                         r  u_confreg/btn_key_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.544    -1.926    u_confreg/cpu_clk
    SLICE_X46Y116        FDRE                                         r  u_confreg/btn_key_r_reg[1]/C

Slack:                    inf
  Source:                 btn_key_row[1]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.584ns  (logic 2.558ns (17.541%)  route 12.026ns (82.459%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  btn_key_row[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[1]
    W8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_key_row_IBUF[1]_inst/O
                         net (fo=24, routed)          7.124     8.588    u_confreg/btn_key_row_IBUF[1]
    SLICE_X45Y116        LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  u_confreg/FSM_onehot_state[1]_i_2/O
                         net (fo=5, routed)           0.550     9.262    u_confreg/FSM_onehot_state[1]_i_2_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.386 f  u_confreg/btn_key_r[15]_i_7/O
                         net (fo=2, routed)           0.510     9.896    u_confreg/btn_key_r[15]_i_7_n_0
    SLICE_X44Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.020 r  u_confreg/btn_key_r[15]_i_8/O
                         net (fo=2, routed)           0.466    10.486    u_confreg/btn_key_r[15]_i_8_n_0
    SLICE_X44Y116        LUT5 (Prop_lut5_I4_O)        0.124    10.610 f  u_confreg/btn_key_r[15]_i_6/O
                         net (fo=17, routed)          1.658    12.268    u_confreg/btn_key_r0
    SLICE_X44Y115        LUT2 (Prop_lut2_I1_O)        0.146    12.414 r  u_confreg/btn_key_r[15]_i_3/O
                         net (fo=13, routed)          1.151    13.565    u_confreg/btn_key_r[15]_i_3_n_0
    SLICE_X47Y116        LUT4 (Prop_lut4_I3_O)        0.328    13.893 r  u_confreg/btn_key_r[6]_i_3/O
                         net (fo=4, routed)           0.566    14.460    u_confreg/btn_key_r[6]_i_3_n_0
    SLICE_X47Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.584 r  u_confreg/btn_key_r[6]_i_1/O
                         net (fo=1, routed)           0.000    14.584    u_confreg/btn_key_r[6]_i_1_n_0
    SLICE_X47Y114        FDRE                                         r  u_confreg/btn_key_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        1.546    -1.924    u_confreg/cpu_clk
    SLICE_X47Y114        FDRE                                         r  u_confreg/btn_key_r_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.261ns  (logic 0.252ns (11.163%)  route 2.009ns (88.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           2.009     2.261    u_confreg/btn_step_IBUF[1]
    SLICE_X47Y112        FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X47Y112        FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.415ns  (logic 0.251ns (10.410%)  route 2.163ns (89.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    Y5                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           2.163     2.415    u_confreg/btn_step_IBUF[0]
    SLICE_X50Y113        FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.851    -0.300    u_confreg/cpu_clk
    SLICE_X50Y113        FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.479ns  (logic 0.329ns (13.282%)  route 2.150ns (86.718%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=24, routed)          2.055     2.295    u_confreg/btn_key_row_IBUF[3]
    SLICE_X47Y115        LUT5 (Prop_lut5_I1_O)        0.045     2.340 r  u_confreg/btn_key_r[11]_i_3/O
                         net (fo=1, routed)           0.094     2.434    u_confreg/btn_key_r[11]_i_3_n_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I2_O)        0.045     2.479 r  u_confreg/btn_key_r[11]_i_1/O
                         net (fo=1, routed)           0.000     2.479    u_confreg/btn_key_r[11]_i_1_n_0
    SLICE_X49Y115        FDRE                                         r  u_confreg/btn_key_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.850    -0.301    u_confreg/cpu_clk
    SLICE_X49Y115        FDRE                                         r  u_confreg/btn_key_r_reg[11]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.507ns  (logic 0.284ns (11.339%)  route 2.223ns (88.661%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  btn_key_row_IBUF[3]_inst/O
                         net (fo=24, routed)          2.107     2.346    u_confreg/btn_key_row_IBUF[3]
    SLICE_X45Y116        LUT5 (Prop_lut5_I2_O)        0.045     2.391 r  u_confreg/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.116     2.507    u_confreg/FSM_onehot_state[2]_i_1_n_0
    SLICE_X45Y116        FDRE                                         r  u_confreg/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.850    -0.301    u_confreg/cpu_clk
    SLICE_X45Y116        FDRE                                         r  u_confreg/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.529ns  (logic 0.297ns (11.763%)  route 2.231ns (88.237%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           2.231     2.484    u_confreg/btn_step_IBUF[1]
    SLICE_X47Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.529 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     2.529    u_confreg/step1_flag_i_1_n_0
    SLICE_X47Y111        FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.854    -0.297    u_confreg/cpu_clk
    SLICE_X47Y111        FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.533ns  (logic 0.284ns (11.222%)  route 2.249ns (88.778%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=24, routed)          2.249     2.488    u_confreg/btn_key_row_IBUF[3]
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.045     2.533 r  u_confreg/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.533    u_confreg/FSM_onehot_state[5]_i_1_n_0
    SLICE_X45Y117        FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.849    -0.302    u_confreg/cpu_clk
    SLICE_X45Y117        FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.590ns  (logic 0.394ns (15.222%)  route 2.196ns (84.778%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  btn_key_row_IBUF[3]_inst/O
                         net (fo=24, routed)          2.055     2.295    u_confreg/btn_key_row_IBUF[3]
    SLICE_X47Y115        LUT5 (Prop_lut5_I3_O)        0.048     2.343 r  u_confreg/btn_key_r[7]_i_3/O
                         net (fo=1, routed)           0.140     2.483    u_confreg/btn_key_tmp14
    SLICE_X47Y115        LUT6 (Prop_lut6_I3_O)        0.107     2.590 r  u_confreg/btn_key_r[7]_i_1/O
                         net (fo=1, routed)           0.000     2.590    u_confreg/btn_key_r[7]_i_1_n_0
    SLICE_X47Y115        FDRE                                         r  u_confreg/btn_key_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.850    -0.301    u_confreg/cpu_clk
    SLICE_X47Y115        FDRE                                         r  u_confreg/btn_key_r_reg[7]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.645ns  (logic 0.329ns (12.449%)  route 2.316ns (87.551%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  btn_key_row_IBUF[3]_inst/O
                         net (fo=24, routed)          2.234     2.473    u_confreg/btn_key_row_IBUF[3]
    SLICE_X49Y116        LUT5 (Prop_lut5_I2_O)        0.045     2.518 r  u_confreg/btn_key_r[9]_i_2/O
                         net (fo=1, routed)           0.082     2.600    u_confreg/btn_key_tmp7
    SLICE_X49Y116        LUT6 (Prop_lut6_I2_O)        0.045     2.645 r  u_confreg/btn_key_r[9]_i_1/O
                         net (fo=1, routed)           0.000     2.645    u_confreg/btn_key_r[9]_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  u_confreg/btn_key_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.849    -0.302    u_confreg/cpu_clk
    SLICE_X49Y116        FDRE                                         r  u_confreg/btn_key_r_reg[9]/C

Slack:                    inf
  Source:                 btn_key_row[3]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.671ns  (logic 0.390ns (14.611%)  route 2.281ns (85.389%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  btn_key_row[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[3]
    AA8                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  btn_key_row_IBUF[3]_inst/O
                         net (fo=24, routed)          2.227     2.466    u_confreg/btn_key_row_IBUF[3]
    SLICE_X49Y115        LUT5 (Prop_lut5_I1_O)        0.044     2.510 r  u_confreg/btn_key_r[15]_i_5/O
                         net (fo=1, routed)           0.053     2.564    u_confreg/btn_key_r[15]_i_5_n_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I3_O)        0.107     2.671 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=1, routed)           0.000     2.671    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X49Y115        FDRE                                         r  u_confreg/btn_key_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.850    -0.301    u_confreg/cpu_clk
    SLICE_X49Y115        FDRE                                         r  u_confreg/btn_key_r_reg[15]/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.677ns  (logic 0.296ns (11.070%)  route 2.381ns (88.930%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    Y5                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           2.381     2.632    u_confreg/btn_step_IBUF[0]
    SLICE_X50Y114        LUT5 (Prop_lut5_I2_O)        0.045     2.677 r  u_confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000     2.677    u_confreg/step0_flag_i_1_n_0
    SLICE_X50Y114        FDRE                                         r  u_confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1910, routed)        0.851    -0.300    u_confreg/cpu_clk
    SLICE_X50Y114        FDRE                                         r  u_confreg/step0_flag_reg/C





