{"sha": "c5c2ca16770716668d1bfce4e1774a469b2dcf76", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzVjMmNhMTY3NzA3MTY2NjhkMWJmY2U0ZTE3NzRhNDY5YjJkY2Y3Ng==", "commit": {"author": {"name": "Stephane Carrez", "email": "Stephane.Carrez@worldnet.fr", "date": "2001-05-04T20:55:27Z"}, "committer": {"name": "Stephane Carrez", "email": "ciceron@gcc.gnu.org", "date": "2001-05-04T20:55:27Z"}, "message": "larith.asm (L_regs_frame): New for _.frame.\n\n\t* config/m68hc11/larith.asm (L_regs_frame): New for _.frame.\n\tPut the soft registers in bss for 68HC12.\n\t(L_regs_d3_4): New for _.d3 and _.d4.\n\t(L_regs_d5_6): Likewise.\n\t(L_regs_d1_2): Likewise.\n\t* config/m68hc11/t-m68hc11-gas (T_CPPFLAGS): Compile new parts.\n\nFrom-SVN: r41846", "tree": {"sha": "028dbacd308234d9a958c3335ae83ae43158ddb6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/028dbacd308234d9a958c3335ae83ae43158ddb6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c5c2ca16770716668d1bfce4e1774a469b2dcf76", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c5c2ca16770716668d1bfce4e1774a469b2dcf76", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c5c2ca16770716668d1bfce4e1774a469b2dcf76", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c5c2ca16770716668d1bfce4e1774a469b2dcf76/comments", "author": null, "committer": null, "parents": [{"sha": "62aa6b06ab84a91b187758de59df695238b400d8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/62aa6b06ab84a91b187758de59df695238b400d8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/62aa6b06ab84a91b187758de59df695238b400d8"}], "stats": {"total": 63, "additions": 52, "deletions": 11}, "files": [{"sha": "7d28d8142209f9efb036e9569bf26b0e86af47fa", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c5c2ca16770716668d1bfce4e1774a469b2dcf76/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c5c2ca16770716668d1bfce4e1774a469b2dcf76/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c5c2ca16770716668d1bfce4e1774a469b2dcf76", "patch": "@@ -1,3 +1,12 @@\n+2001-05-04  Stephane Carrez  <Stephane.Carrez@worldnet.fr>\n+\n+\t* config/m68hc11/larith.asm (L_regs_frame): New for _.frame.\n+\tPut the soft registers in bss for 68HC12.\n+\t(L_regs_d3_4): New for _.d3 and _.d4.\n+\t(L_regs_d5_6): Likewise.\n+\t(L_regs_d1_2): Likewise.\n+\t* config/m68hc11/t-m68hc11-gas (T_CPPFLAGS): Compile new parts.\t\n+\n 2001-05-04  Stephane Carrez  <Stephane.Carrez@worldnet.fr>\n \n \t* config/m68hc11/m68hc11.h (CPP_SPEC): Pass -D__HAVE_SHORT_DOUBLE__"}, {"sha": "e7b486c8ee65fa25b177aec804aa96114ace72f1", "filename": "gcc/config/m68hc11/larith.asm", "status": "modified", "additions": 41, "deletions": 10, "changes": 51, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c5c2ca16770716668d1bfce4e1774a469b2dcf76/gcc%2Fconfig%2Fm68hc11%2Flarith.asm", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c5c2ca16770716668d1bfce4e1774a469b2dcf76/gcc%2Fconfig%2Fm68hc11%2Flarith.asm", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fm68hc11%2Flarith.asm?ref=c5c2ca16770716668d1bfce4e1774a469b2dcf76", "patch": "@@ -52,38 +52,69 @@ NAME:\t.word 0;\t\t\t\\\n #else\n \t.sect .page0\n #endif\n-\t.globl _.tmp,_.frame\n+\t.globl _.tmp\n \t.globl _.z,_.xy\n REG(_.tmp)\n REG(_.z)\n REG(_.xy)\n-REG(_.frame)\n \n #endif\n \n-#ifdef L_regs_d1_8\n-/* Pseudo hard registers used by gcc.\n-   They must be located in page0. \n-   They will normally appear at the end of .page0 section.  */\n+#ifdef L_regs_frame\n #ifdef mc68hc12\n \t.sect .bss\n #else\n \t.sect .page0\n #endif\n-\t.globl _.d1,_.d2,_.d3,_.d4,_.d5,_.d6\n-\t.globl _.d7,_.d8\n+\t.globl _.frame\n+REG(_.frame)\n+#endif\n+\n+#ifdef L_regs_d1_2\n+#ifdef mc68hc12\n+\t.sect .bss\n+#else\n+\t.sect .page0\n+#endif\n+\t.globl _.d1,_.d2\n REG(_.d1)\n REG(_.d2)\n+#endif\n+\n+#ifdef L_regs_d3_4\n+#ifdef mc68hc12\n+\t.sect .bss\n+#else\n+\t.sect .page0\n+#endif\n+\t.globl _.d3,_.d4\n REG(_.d3)\n REG(_.d4)\n+#endif\n+\n+#ifdef L_regs_d5_6\n+#ifdef mc68hc12\n+\t.sect .bss\n+#else\n+\t.sect .page0\n+#endif\n+\t.globl _.d5,_.d6\n REG(_.d5)\n REG(_.d6)\n+#endif\n+\n+#ifdef L_regs_d7_8\n+#ifdef mc68hc12\n+\t.sect .bss\n+#else\n+\t.sect .page0\n+#endif\n+\t.globl _.d7,_.d8\n REG(_.d7)\n REG(_.d8)\n-\n #endif\n \n-#ifdef L_regs_d8_16\n+#ifdef L_regs_d9_16\n /* Pseudo hard registers used by gcc.\n    They must be located in page0. \n    They will normally appear at the end of .page0 section.  */"}, {"sha": "9ee3c313f8a9f9bc954659a3441796488776fc25", "filename": "gcc/config/m68hc11/t-m68hc11-gas", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c5c2ca16770716668d1bfce4e1774a469b2dcf76/gcc%2Fconfig%2Fm68hc11%2Ft-m68hc11-gas", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c5c2ca16770716668d1bfce4e1774a469b2dcf76/gcc%2Fconfig%2Fm68hc11%2Ft-m68hc11-gas", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fm68hc11%2Ft-m68hc11-gas?ref=c5c2ca16770716668d1bfce4e1774a469b2dcf76", "patch": "@@ -21,7 +21,8 @@ LIB1ASMFUNCS = _mulsi3 \\\n \t_mulqi3 _ashlsi3 _ashrsi3 _lshrsi3 \\\n \t_divmodhi4 _mulhi3 _mulhi32 \\\n \t_memcpy _memset _negsi2 _one_cmplsi2 \\\n-\t_regs_min _regs_d1_8 _regs_d8_16 _regs_d17_32 \\\n+\t_regs_min _regs_frame _regs_d1_2 \\\n+\t_regs_d3_4 _regs_d5_6 _regs_d7_8 _regs_d9_16 _regs_d17_32 \\\n \t_premain __exit _abort _cleanup \\\n \t_adddi3 _subdi3 _notdi2 \\\n \t_ashrhi3 _lshrhi3 _lshlhi3 _ashrqi3 _lshlqi3 _map_data _init_bss"}]}