verilog work ../../dcm_25_10.v
verilog work ../example_design/dcm_25_10_exdes.v
