Release 14.2 - par P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sat Dec 05 01:53:04 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 35 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   clk_IBUF
   com_RxD_IBUF
   rst_IBUF
   sw_dip<0>_IBUF
   sw_dip<10>_IBUF
   sw_dip<11>_IBUF
   sw_dip<12>_IBUF
   sw_dip<13>_IBUF
   sw_dip<14>_IBUF
   sw_dip<15>_IBUF
   sw_dip<16>_IBUF
   sw_dip<17>_IBUF
   sw_dip<18>_IBUF
   sw_dip<19>_IBUF
   sw_dip<1>_IBUF
   sw_dip<20>_IBUF
   sw_dip<21>_IBUF
   sw_dip<22>_IBUF
   sw_dip<23>_IBUF
   sw_dip<24>_IBUF
   sw_dip<25>_IBUF
   sw_dip<26>_IBUF
   sw_dip<27>_IBUF
   sw_dip<28>_IBUF
   sw_dip<29>_IBUF
   sw_dip<2>_IBUF
   sw_dip<30>_IBUF
   sw_dip<31>_IBUF
   sw_dip<3>_IBUF
   sw_dip<4>_IBUF
   sw_dip<5>_IBUF
   sw_dip<6>_IBUF
   sw_dip<7>_IBUF
   sw_dip<8>_IBUF
   sw_dip<9>_IBUF


