////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.28xd
//  \   \         Application: netgen
//  /   /         Filename: xil_multiplier_s21xu7.v
// /___/   /\     Timestamp: THU 21 MAR 15:56:37 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/PROJECT/xcm107_dp1/coregen/tmp/_cg/xil_multiplier_s21xu7.ngc C:/PROJECT/xcm107_dp1/coregen/tmp/_cg/xil_multiplier_s21xu7.v 
// Device	: 6slx9csg324-2
// Input file	: C:/PROJECT/xcm107_dp1/coregen/tmp/_cg/xil_multiplier_s21xu7.ngc
// Output file	: C:/PROJECT/xcm107_dp1/coregen/tmp/_cg/xil_multiplier_s21xu7.v
// # of Modules	: 1
// Design Name	: xil_multiplier_s21xu7
// Xilinx        : C:\Xilinx\14.2\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module xil_multiplier_s21xu7 (
  clk, a, b, p
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input [20 : 0] a;
  input [6 : 0] b;
  output [27 : 0] p;
  
  // synthesis translate_off
  
  wire sig00000001;
  wire sig00000002;
  wire sig00000003;
  wire sig00000004;
  wire sig00000005;
  wire sig00000006;
  wire sig00000007;
  wire sig00000008;
  wire sig00000009;
  wire sig0000000a;
  wire sig0000000b;
  wire sig0000000c;
  wire sig0000000d;
  wire sig0000000e;
  wire sig0000000f;
  wire sig00000010;
  wire sig00000011;
  wire sig00000012;
  wire sig00000013;
  wire sig00000014;
  wire sig00000015;
  wire sig00000016;
  wire sig00000017;
  wire sig00000018;
  wire sig00000019;
  wire sig0000001a;
  wire sig0000001b;
  wire sig0000001c;
  wire sig0000001d;
  wire sig0000001e;
  wire sig0000001f;
  wire sig00000020;
  wire sig00000021;
  wire sig00000022;
  wire sig00000023;
  wire sig00000024;
  wire sig00000025;
  wire sig00000026;
  wire sig00000027;
  wire sig00000028;
  wire sig00000029;
  wire sig0000002a;
  wire sig0000002b;
  wire sig0000002c;
  wire sig0000002d;
  wire sig0000002e;
  wire sig0000002f;
  wire sig00000030;
  wire sig00000031;
  wire sig00000032;
  wire sig00000033;
  wire sig00000034;
  wire sig00000035;
  wire sig00000036;
  wire sig00000037;
  wire sig00000038;
  wire sig00000039;
  wire sig0000003a;
  wire sig0000003b;
  wire sig0000003c;
  wire sig0000003d;
  wire sig0000003e;
  wire sig0000003f;
  wire sig00000040;
  wire sig00000041;
  wire sig00000042;
  wire sig00000043;
  wire sig00000044;
  wire sig00000045;
  wire sig00000046;
  wire sig00000047;
  wire sig00000048;
  wire sig00000049;
  wire sig0000004a;
  wire sig0000004b;
  wire sig0000004c;
  wire sig0000004d;
  wire sig0000004e;
  wire sig0000004f;
  wire sig00000050;
  wire sig00000051;
  wire sig00000052;
  wire sig00000053;
  wire sig00000054;
  wire sig00000055;
  wire sig00000056;
  wire sig00000057;
  wire sig00000058;
  wire sig00000059;
  wire sig0000005a;
  wire sig0000005b;
  wire sig0000005c;
  wire sig0000005d;
  wire sig0000005e;
  wire sig0000005f;
  wire sig00000060;
  wire sig00000061;
  wire sig00000062;
  wire sig00000063;
  wire sig00000064;
  wire sig00000065;
  wire sig00000066;
  wire sig00000067;
  wire sig00000068;
  wire sig00000069;
  wire sig0000006a;
  wire sig0000006b;
  wire sig0000006c;
  wire sig0000006d;
  wire sig0000006e;
  wire sig0000006f;
  wire sig00000070;
  wire sig00000071;
  wire sig00000072;
  wire sig00000073;
  wire sig00000074;
  wire NLW_blk00000003_CARRYOUTF_UNCONNECTED;
  wire NLW_blk00000003_CARRYOUT_UNCONNECTED;
  wire \NLW_blk00000003_BCOUT<17>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<16>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<15>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<14>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<13>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<12>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<11>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<10>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<9>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<8>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<7>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<6>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<5>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<4>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<3>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<2>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<1>_UNCONNECTED ;
  wire \NLW_blk00000003_BCOUT<0>_UNCONNECTED ;
  wire \NLW_blk00000003_P<47>_UNCONNECTED ;
  wire \NLW_blk00000003_P<46>_UNCONNECTED ;
  wire \NLW_blk00000003_P<45>_UNCONNECTED ;
  wire \NLW_blk00000003_P<44>_UNCONNECTED ;
  wire \NLW_blk00000003_P<43>_UNCONNECTED ;
  wire \NLW_blk00000003_P<42>_UNCONNECTED ;
  wire \NLW_blk00000003_P<41>_UNCONNECTED ;
  wire \NLW_blk00000003_P<40>_UNCONNECTED ;
  wire \NLW_blk00000003_P<39>_UNCONNECTED ;
  wire \NLW_blk00000003_P<38>_UNCONNECTED ;
  wire \NLW_blk00000003_P<37>_UNCONNECTED ;
  wire \NLW_blk00000003_P<36>_UNCONNECTED ;
  wire \NLW_blk00000003_P<35>_UNCONNECTED ;
  wire \NLW_blk00000003_P<34>_UNCONNECTED ;
  wire \NLW_blk00000003_P<33>_UNCONNECTED ;
  wire \NLW_blk00000003_P<32>_UNCONNECTED ;
  wire \NLW_blk00000003_P<31>_UNCONNECTED ;
  wire \NLW_blk00000003_P<30>_UNCONNECTED ;
  wire \NLW_blk00000003_P<29>_UNCONNECTED ;
  wire \NLW_blk00000003_P<28>_UNCONNECTED ;
  wire \NLW_blk00000003_P<27>_UNCONNECTED ;
  wire \NLW_blk00000003_P<26>_UNCONNECTED ;
  wire \NLW_blk00000003_P<25>_UNCONNECTED ;
  wire \NLW_blk00000003_P<24>_UNCONNECTED ;
  wire \NLW_blk00000003_P<23>_UNCONNECTED ;
  wire \NLW_blk00000003_P<22>_UNCONNECTED ;
  wire \NLW_blk00000003_P<21>_UNCONNECTED ;
  wire \NLW_blk00000003_P<20>_UNCONNECTED ;
  wire \NLW_blk00000003_P<19>_UNCONNECTED ;
  wire \NLW_blk00000003_P<18>_UNCONNECTED ;
  wire \NLW_blk00000003_P<17>_UNCONNECTED ;
  wire \NLW_blk00000003_P<16>_UNCONNECTED ;
  wire \NLW_blk00000003_P<15>_UNCONNECTED ;
  wire \NLW_blk00000003_P<14>_UNCONNECTED ;
  wire \NLW_blk00000003_P<13>_UNCONNECTED ;
  wire \NLW_blk00000003_P<12>_UNCONNECTED ;
  wire \NLW_blk00000003_P<11>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<47>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<46>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<45>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<44>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<43>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<42>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<41>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<40>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<39>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<38>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<37>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<36>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<35>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<34>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<33>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<32>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<31>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<30>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<29>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<28>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<27>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<26>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<25>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<24>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<23>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<22>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<21>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<20>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<19>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<18>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<17>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<16>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<15>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<14>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<13>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<12>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<11>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<10>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<9>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<8>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<7>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<6>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<5>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<4>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<3>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<2>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<1>_UNCONNECTED ;
  wire \NLW_blk00000003_PCOUT<0>_UNCONNECTED ;
  wire \NLW_blk00000003_M<35>_UNCONNECTED ;
  wire \NLW_blk00000003_M<34>_UNCONNECTED ;
  wire \NLW_blk00000003_M<33>_UNCONNECTED ;
  wire \NLW_blk00000003_M<32>_UNCONNECTED ;
  wire \NLW_blk00000003_M<31>_UNCONNECTED ;
  wire \NLW_blk00000003_M<30>_UNCONNECTED ;
  wire \NLW_blk00000003_M<29>_UNCONNECTED ;
  wire \NLW_blk00000003_M<28>_UNCONNECTED ;
  wire \NLW_blk00000003_M<27>_UNCONNECTED ;
  wire \NLW_blk00000003_M<26>_UNCONNECTED ;
  wire \NLW_blk00000003_M<25>_UNCONNECTED ;
  wire \NLW_blk00000003_M<24>_UNCONNECTED ;
  wire \NLW_blk00000003_M<23>_UNCONNECTED ;
  wire \NLW_blk00000003_M<22>_UNCONNECTED ;
  wire \NLW_blk00000003_M<21>_UNCONNECTED ;
  wire \NLW_blk00000003_M<20>_UNCONNECTED ;
  wire \NLW_blk00000003_M<19>_UNCONNECTED ;
  wire \NLW_blk00000003_M<18>_UNCONNECTED ;
  wire \NLW_blk00000003_M<17>_UNCONNECTED ;
  wire \NLW_blk00000003_M<16>_UNCONNECTED ;
  wire \NLW_blk00000003_M<15>_UNCONNECTED ;
  wire \NLW_blk00000003_M<14>_UNCONNECTED ;
  wire \NLW_blk00000003_M<13>_UNCONNECTED ;
  wire \NLW_blk00000003_M<12>_UNCONNECTED ;
  wire \NLW_blk00000003_M<11>_UNCONNECTED ;
  wire \NLW_blk00000003_M<10>_UNCONNECTED ;
  wire \NLW_blk00000003_M<9>_UNCONNECTED ;
  wire \NLW_blk00000003_M<8>_UNCONNECTED ;
  wire \NLW_blk00000003_M<7>_UNCONNECTED ;
  wire \NLW_blk00000003_M<6>_UNCONNECTED ;
  wire \NLW_blk00000003_M<5>_UNCONNECTED ;
  wire \NLW_blk00000003_M<4>_UNCONNECTED ;
  wire \NLW_blk00000003_M<3>_UNCONNECTED ;
  wire \NLW_blk00000003_M<2>_UNCONNECTED ;
  wire \NLW_blk00000003_M<1>_UNCONNECTED ;
  wire \NLW_blk00000003_M<0>_UNCONNECTED ;
  wire NLW_blk00000004_CARRYOUTF_UNCONNECTED;
  wire NLW_blk00000004_CARRYOUT_UNCONNECTED;
  wire \NLW_blk00000004_C<47>_UNCONNECTED ;
  wire \NLW_blk00000004_C<46>_UNCONNECTED ;
  wire \NLW_blk00000004_C<45>_UNCONNECTED ;
  wire \NLW_blk00000004_C<44>_UNCONNECTED ;
  wire \NLW_blk00000004_C<43>_UNCONNECTED ;
  wire \NLW_blk00000004_C<42>_UNCONNECTED ;
  wire \NLW_blk00000004_C<41>_UNCONNECTED ;
  wire \NLW_blk00000004_C<40>_UNCONNECTED ;
  wire \NLW_blk00000004_C<39>_UNCONNECTED ;
  wire \NLW_blk00000004_C<38>_UNCONNECTED ;
  wire \NLW_blk00000004_C<37>_UNCONNECTED ;
  wire \NLW_blk00000004_C<36>_UNCONNECTED ;
  wire \NLW_blk00000004_C<35>_UNCONNECTED ;
  wire \NLW_blk00000004_C<34>_UNCONNECTED ;
  wire \NLW_blk00000004_C<33>_UNCONNECTED ;
  wire \NLW_blk00000004_C<32>_UNCONNECTED ;
  wire \NLW_blk00000004_C<31>_UNCONNECTED ;
  wire \NLW_blk00000004_C<30>_UNCONNECTED ;
  wire \NLW_blk00000004_C<29>_UNCONNECTED ;
  wire \NLW_blk00000004_C<28>_UNCONNECTED ;
  wire \NLW_blk00000004_C<27>_UNCONNECTED ;
  wire \NLW_blk00000004_C<26>_UNCONNECTED ;
  wire \NLW_blk00000004_C<25>_UNCONNECTED ;
  wire \NLW_blk00000004_C<24>_UNCONNECTED ;
  wire \NLW_blk00000004_C<23>_UNCONNECTED ;
  wire \NLW_blk00000004_C<22>_UNCONNECTED ;
  wire \NLW_blk00000004_C<21>_UNCONNECTED ;
  wire \NLW_blk00000004_C<20>_UNCONNECTED ;
  wire \NLW_blk00000004_C<19>_UNCONNECTED ;
  wire \NLW_blk00000004_C<18>_UNCONNECTED ;
  wire \NLW_blk00000004_C<17>_UNCONNECTED ;
  wire \NLW_blk00000004_C<16>_UNCONNECTED ;
  wire \NLW_blk00000004_C<15>_UNCONNECTED ;
  wire \NLW_blk00000004_C<14>_UNCONNECTED ;
  wire \NLW_blk00000004_C<13>_UNCONNECTED ;
  wire \NLW_blk00000004_C<12>_UNCONNECTED ;
  wire \NLW_blk00000004_C<11>_UNCONNECTED ;
  wire \NLW_blk00000004_C<10>_UNCONNECTED ;
  wire \NLW_blk00000004_C<9>_UNCONNECTED ;
  wire \NLW_blk00000004_C<8>_UNCONNECTED ;
  wire \NLW_blk00000004_C<7>_UNCONNECTED ;
  wire \NLW_blk00000004_C<6>_UNCONNECTED ;
  wire \NLW_blk00000004_C<5>_UNCONNECTED ;
  wire \NLW_blk00000004_C<4>_UNCONNECTED ;
  wire \NLW_blk00000004_C<3>_UNCONNECTED ;
  wire \NLW_blk00000004_C<2>_UNCONNECTED ;
  wire \NLW_blk00000004_C<1>_UNCONNECTED ;
  wire \NLW_blk00000004_C<0>_UNCONNECTED ;
  wire \NLW_blk00000004_M<35>_UNCONNECTED ;
  wire \NLW_blk00000004_M<34>_UNCONNECTED ;
  wire \NLW_blk00000004_M<33>_UNCONNECTED ;
  wire \NLW_blk00000004_M<32>_UNCONNECTED ;
  wire \NLW_blk00000004_M<31>_UNCONNECTED ;
  wire \NLW_blk00000004_M<30>_UNCONNECTED ;
  wire \NLW_blk00000004_M<29>_UNCONNECTED ;
  wire \NLW_blk00000004_M<28>_UNCONNECTED ;
  wire \NLW_blk00000004_M<27>_UNCONNECTED ;
  wire \NLW_blk00000004_M<26>_UNCONNECTED ;
  wire \NLW_blk00000004_M<25>_UNCONNECTED ;
  wire \NLW_blk00000004_M<24>_UNCONNECTED ;
  wire \NLW_blk00000004_M<23>_UNCONNECTED ;
  wire \NLW_blk00000004_M<22>_UNCONNECTED ;
  wire \NLW_blk00000004_M<21>_UNCONNECTED ;
  wire \NLW_blk00000004_M<20>_UNCONNECTED ;
  wire \NLW_blk00000004_M<19>_UNCONNECTED ;
  wire \NLW_blk00000004_M<18>_UNCONNECTED ;
  wire \NLW_blk00000004_M<17>_UNCONNECTED ;
  wire \NLW_blk00000004_M<16>_UNCONNECTED ;
  wire \NLW_blk00000004_M<15>_UNCONNECTED ;
  wire \NLW_blk00000004_M<14>_UNCONNECTED ;
  wire \NLW_blk00000004_M<13>_UNCONNECTED ;
  wire \NLW_blk00000004_M<12>_UNCONNECTED ;
  wire \NLW_blk00000004_M<11>_UNCONNECTED ;
  wire \NLW_blk00000004_M<10>_UNCONNECTED ;
  wire \NLW_blk00000004_M<9>_UNCONNECTED ;
  wire \NLW_blk00000004_M<8>_UNCONNECTED ;
  wire \NLW_blk00000004_M<7>_UNCONNECTED ;
  wire \NLW_blk00000004_M<6>_UNCONNECTED ;
  wire \NLW_blk00000004_M<5>_UNCONNECTED ;
  wire \NLW_blk00000004_M<4>_UNCONNECTED ;
  wire \NLW_blk00000004_M<3>_UNCONNECTED ;
  wire \NLW_blk00000004_M<2>_UNCONNECTED ;
  wire \NLW_blk00000004_M<1>_UNCONNECTED ;
  wire \NLW_blk00000004_M<0>_UNCONNECTED ;
  VCC   blk00000001 (
    .P(sig00000001)
  );
  GND   blk00000002 (
    .G(sig00000002)
  );
  DSP48A1 #(
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYINSEL ( "OPMODE5" ),
    .CREG ( 0 ),
    .DREG ( 0 ),
    .MREG ( 0 ),
    .OPMODEREG ( 0 ),
    .PREG ( 1 ),
    .RSTTYPE ( "SYNC" ),
    .CARRYOUTREG ( 0 ))
  blk00000003 (
    .CECARRYIN(sig00000002),
    .RSTC(sig00000002),
    .RSTCARRYIN(sig00000002),
    .CED(sig00000002),
    .RSTD(sig00000002),
    .CEOPMODE(sig00000002),
    .CEC(sig00000002),
    .CARRYOUTF(NLW_blk00000003_CARRYOUTF_UNCONNECTED),
    .RSTOPMODE(sig00000002),
    .RSTM(sig00000002),
    .CLK(clk),
    .RSTB(sig00000002),
    .CEM(sig00000002),
    .CEB(sig00000002),
    .CARRYIN(sig00000002),
    .CEP(sig00000001),
    .CEA(sig00000002),
    .CARRYOUT(NLW_blk00000003_CARRYOUT_UNCONNECTED),
    .RSTA(sig00000002),
    .RSTP(sig00000002),
    .B({sig00000074, sig00000073, sig00000072, sig00000071, sig00000070, sig0000006f, sig0000006e, sig0000006d, sig0000006c, sig0000006b, sig0000006a
, sig00000069, sig00000068, sig00000067, sig00000066, sig00000065, sig00000064, sig00000063}),
    .BCOUT({\NLW_blk00000003_BCOUT<17>_UNCONNECTED , \NLW_blk00000003_BCOUT<16>_UNCONNECTED , \NLW_blk00000003_BCOUT<15>_UNCONNECTED , 
\NLW_blk00000003_BCOUT<14>_UNCONNECTED , \NLW_blk00000003_BCOUT<13>_UNCONNECTED , \NLW_blk00000003_BCOUT<12>_UNCONNECTED , 
\NLW_blk00000003_BCOUT<11>_UNCONNECTED , \NLW_blk00000003_BCOUT<10>_UNCONNECTED , \NLW_blk00000003_BCOUT<9>_UNCONNECTED , 
\NLW_blk00000003_BCOUT<8>_UNCONNECTED , \NLW_blk00000003_BCOUT<7>_UNCONNECTED , \NLW_blk00000003_BCOUT<6>_UNCONNECTED , 
\NLW_blk00000003_BCOUT<5>_UNCONNECTED , \NLW_blk00000003_BCOUT<4>_UNCONNECTED , \NLW_blk00000003_BCOUT<3>_UNCONNECTED , 
\NLW_blk00000003_BCOUT<2>_UNCONNECTED , \NLW_blk00000003_BCOUT<1>_UNCONNECTED , \NLW_blk00000003_BCOUT<0>_UNCONNECTED }),
    .PCIN({sig00000032, sig00000031, sig00000030, sig0000002f, sig0000002e, sig0000002d, sig0000002c, sig0000002b, sig0000002a, sig00000029, 
sig00000028, sig00000027, sig00000026, sig00000025, sig00000024, sig00000023, sig00000022, sig00000021, sig00000020, sig0000001f, sig0000001e, 
sig0000001d, sig0000001c, sig0000001b, sig0000001a, sig00000019, sig00000018, sig00000017, sig00000016, sig00000015, sig00000014, sig00000013, 
sig00000012, sig00000011, sig00000010, sig0000000f, sig0000000e, sig0000000d, sig0000000c, sig0000000b, sig0000000a, sig00000009, sig00000008, 
sig00000007, sig00000006, sig00000005, sig00000004, sig00000003}),
    .C({sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051
, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000051, sig00000050, sig0000004f, sig0000004e, sig0000004d, 
sig0000004c, sig0000004b, sig0000004a, sig00000049, sig00000048, sig00000047, sig00000046, sig00000045, sig00000044, sig00000043, sig00000042, 
sig00000041, sig00000040, sig0000003f, sig0000003e, sig0000003d, sig0000003c, sig0000003b, sig0000003a, sig00000039, sig00000038, sig00000037, 
sig00000036, sig00000035, sig00000034, sig00000033}),
    .P({\NLW_blk00000003_P<47>_UNCONNECTED , \NLW_blk00000003_P<46>_UNCONNECTED , \NLW_blk00000003_P<45>_UNCONNECTED , 
\NLW_blk00000003_P<44>_UNCONNECTED , \NLW_blk00000003_P<43>_UNCONNECTED , \NLW_blk00000003_P<42>_UNCONNECTED , \NLW_blk00000003_P<41>_UNCONNECTED , 
\NLW_blk00000003_P<40>_UNCONNECTED , \NLW_blk00000003_P<39>_UNCONNECTED , \NLW_blk00000003_P<38>_UNCONNECTED , \NLW_blk00000003_P<37>_UNCONNECTED , 
\NLW_blk00000003_P<36>_UNCONNECTED , \NLW_blk00000003_P<35>_UNCONNECTED , \NLW_blk00000003_P<34>_UNCONNECTED , \NLW_blk00000003_P<33>_UNCONNECTED , 
\NLW_blk00000003_P<32>_UNCONNECTED , \NLW_blk00000003_P<31>_UNCONNECTED , \NLW_blk00000003_P<30>_UNCONNECTED , \NLW_blk00000003_P<29>_UNCONNECTED , 
\NLW_blk00000003_P<28>_UNCONNECTED , \NLW_blk00000003_P<27>_UNCONNECTED , \NLW_blk00000003_P<26>_UNCONNECTED , \NLW_blk00000003_P<25>_UNCONNECTED , 
\NLW_blk00000003_P<24>_UNCONNECTED , \NLW_blk00000003_P<23>_UNCONNECTED , \NLW_blk00000003_P<22>_UNCONNECTED , \NLW_blk00000003_P<21>_UNCONNECTED , 
\NLW_blk00000003_P<20>_UNCONNECTED , \NLW_blk00000003_P<19>_UNCONNECTED , \NLW_blk00000003_P<18>_UNCONNECTED , \NLW_blk00000003_P<17>_UNCONNECTED , 
\NLW_blk00000003_P<16>_UNCONNECTED , \NLW_blk00000003_P<15>_UNCONNECTED , \NLW_blk00000003_P<14>_UNCONNECTED , \NLW_blk00000003_P<13>_UNCONNECTED , 
\NLW_blk00000003_P<12>_UNCONNECTED , \NLW_blk00000003_P<11>_UNCONNECTED , p[27], p[26], p[25], p[24], p[23], p[22], p[21], p[20], p[19], p[18], p[17]
}),
    .OPMODE({sig00000002, sig00000002, sig00000002, sig00000002, sig00000001, sig00000001, sig00000002, sig00000001}),
    .D({sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002
, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002}),
    .PCOUT({\NLW_blk00000003_PCOUT<47>_UNCONNECTED , \NLW_blk00000003_PCOUT<46>_UNCONNECTED , \NLW_blk00000003_PCOUT<45>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<44>_UNCONNECTED , \NLW_blk00000003_PCOUT<43>_UNCONNECTED , \NLW_blk00000003_PCOUT<42>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<41>_UNCONNECTED , \NLW_blk00000003_PCOUT<40>_UNCONNECTED , \NLW_blk00000003_PCOUT<39>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<38>_UNCONNECTED , \NLW_blk00000003_PCOUT<37>_UNCONNECTED , \NLW_blk00000003_PCOUT<36>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<35>_UNCONNECTED , \NLW_blk00000003_PCOUT<34>_UNCONNECTED , \NLW_blk00000003_PCOUT<33>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<32>_UNCONNECTED , \NLW_blk00000003_PCOUT<31>_UNCONNECTED , \NLW_blk00000003_PCOUT<30>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<29>_UNCONNECTED , \NLW_blk00000003_PCOUT<28>_UNCONNECTED , \NLW_blk00000003_PCOUT<27>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<26>_UNCONNECTED , \NLW_blk00000003_PCOUT<25>_UNCONNECTED , \NLW_blk00000003_PCOUT<24>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<23>_UNCONNECTED , \NLW_blk00000003_PCOUT<22>_UNCONNECTED , \NLW_blk00000003_PCOUT<21>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<20>_UNCONNECTED , \NLW_blk00000003_PCOUT<19>_UNCONNECTED , \NLW_blk00000003_PCOUT<18>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<17>_UNCONNECTED , \NLW_blk00000003_PCOUT<16>_UNCONNECTED , \NLW_blk00000003_PCOUT<15>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<14>_UNCONNECTED , \NLW_blk00000003_PCOUT<13>_UNCONNECTED , \NLW_blk00000003_PCOUT<12>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<11>_UNCONNECTED , \NLW_blk00000003_PCOUT<10>_UNCONNECTED , \NLW_blk00000003_PCOUT<9>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<8>_UNCONNECTED , \NLW_blk00000003_PCOUT<7>_UNCONNECTED , \NLW_blk00000003_PCOUT<6>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<5>_UNCONNECTED , \NLW_blk00000003_PCOUT<4>_UNCONNECTED , \NLW_blk00000003_PCOUT<3>_UNCONNECTED , 
\NLW_blk00000003_PCOUT<2>_UNCONNECTED , \NLW_blk00000003_PCOUT<1>_UNCONNECTED , \NLW_blk00000003_PCOUT<0>_UNCONNECTED }),
    .A({a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[20], a[19], a[18], a[17]}),
    .M({\NLW_blk00000003_M<35>_UNCONNECTED , \NLW_blk00000003_M<34>_UNCONNECTED , \NLW_blk00000003_M<33>_UNCONNECTED , 
\NLW_blk00000003_M<32>_UNCONNECTED , \NLW_blk00000003_M<31>_UNCONNECTED , \NLW_blk00000003_M<30>_UNCONNECTED , \NLW_blk00000003_M<29>_UNCONNECTED , 
\NLW_blk00000003_M<28>_UNCONNECTED , \NLW_blk00000003_M<27>_UNCONNECTED , \NLW_blk00000003_M<26>_UNCONNECTED , \NLW_blk00000003_M<25>_UNCONNECTED , 
\NLW_blk00000003_M<24>_UNCONNECTED , \NLW_blk00000003_M<23>_UNCONNECTED , \NLW_blk00000003_M<22>_UNCONNECTED , \NLW_blk00000003_M<21>_UNCONNECTED , 
\NLW_blk00000003_M<20>_UNCONNECTED , \NLW_blk00000003_M<19>_UNCONNECTED , \NLW_blk00000003_M<18>_UNCONNECTED , \NLW_blk00000003_M<17>_UNCONNECTED , 
\NLW_blk00000003_M<16>_UNCONNECTED , \NLW_blk00000003_M<15>_UNCONNECTED , \NLW_blk00000003_M<14>_UNCONNECTED , \NLW_blk00000003_M<13>_UNCONNECTED , 
\NLW_blk00000003_M<12>_UNCONNECTED , \NLW_blk00000003_M<11>_UNCONNECTED , \NLW_blk00000003_M<10>_UNCONNECTED , \NLW_blk00000003_M<9>_UNCONNECTED , 
\NLW_blk00000003_M<8>_UNCONNECTED , \NLW_blk00000003_M<7>_UNCONNECTED , \NLW_blk00000003_M<6>_UNCONNECTED , \NLW_blk00000003_M<5>_UNCONNECTED , 
\NLW_blk00000003_M<4>_UNCONNECTED , \NLW_blk00000003_M<3>_UNCONNECTED , \NLW_blk00000003_M<2>_UNCONNECTED , \NLW_blk00000003_M<1>_UNCONNECTED , 
\NLW_blk00000003_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYINSEL ( "OPMODE5" ),
    .CREG ( 0 ),
    .DREG ( 0 ),
    .MREG ( 0 ),
    .OPMODEREG ( 0 ),
    .PREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .CARRYOUTREG ( 0 ))
  blk00000004 (
    .CECARRYIN(sig00000002),
    .RSTC(sig00000002),
    .RSTCARRYIN(sig00000002),
    .CED(sig00000002),
    .RSTD(sig00000002),
    .CEOPMODE(sig00000002),
    .CEC(sig00000002),
    .CARRYOUTF(NLW_blk00000004_CARRYOUTF_UNCONNECTED),
    .RSTOPMODE(sig00000002),
    .RSTM(sig00000002),
    .CLK(clk),
    .RSTB(sig00000002),
    .CEM(sig00000002),
    .CEB(sig00000002),
    .CARRYIN(sig00000002),
    .CEP(sig00000002),
    .CEA(sig00000002),
    .CARRYOUT(NLW_blk00000004_CARRYOUT_UNCONNECTED),
    .RSTA(sig00000002),
    .RSTP(sig00000002),
    .B({sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002
, b[6], b[5], b[4], b[3], b[2], b[1], b[0]}),
    .BCOUT({sig00000074, sig00000073, sig00000072, sig00000071, sig00000070, sig0000006f, sig0000006e, sig0000006d, sig0000006c, sig0000006b, 
sig0000006a, sig00000069, sig00000068, sig00000067, sig00000066, sig00000065, sig00000064, sig00000063}),
    .PCIN({sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, 
sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, 
sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, 
sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, 
sig00000002, sig00000002, sig00000002, sig00000002, sig00000002}),
    .C({\NLW_blk00000004_C<47>_UNCONNECTED , \NLW_blk00000004_C<46>_UNCONNECTED , \NLW_blk00000004_C<45>_UNCONNECTED , 
\NLW_blk00000004_C<44>_UNCONNECTED , \NLW_blk00000004_C<43>_UNCONNECTED , \NLW_blk00000004_C<42>_UNCONNECTED , \NLW_blk00000004_C<41>_UNCONNECTED , 
\NLW_blk00000004_C<40>_UNCONNECTED , \NLW_blk00000004_C<39>_UNCONNECTED , \NLW_blk00000004_C<38>_UNCONNECTED , \NLW_blk00000004_C<37>_UNCONNECTED , 
\NLW_blk00000004_C<36>_UNCONNECTED , \NLW_blk00000004_C<35>_UNCONNECTED , \NLW_blk00000004_C<34>_UNCONNECTED , \NLW_blk00000004_C<33>_UNCONNECTED , 
\NLW_blk00000004_C<32>_UNCONNECTED , \NLW_blk00000004_C<31>_UNCONNECTED , \NLW_blk00000004_C<30>_UNCONNECTED , \NLW_blk00000004_C<29>_UNCONNECTED , 
\NLW_blk00000004_C<28>_UNCONNECTED , \NLW_blk00000004_C<27>_UNCONNECTED , \NLW_blk00000004_C<26>_UNCONNECTED , \NLW_blk00000004_C<25>_UNCONNECTED , 
\NLW_blk00000004_C<24>_UNCONNECTED , \NLW_blk00000004_C<23>_UNCONNECTED , \NLW_blk00000004_C<22>_UNCONNECTED , \NLW_blk00000004_C<21>_UNCONNECTED , 
\NLW_blk00000004_C<20>_UNCONNECTED , \NLW_blk00000004_C<19>_UNCONNECTED , \NLW_blk00000004_C<18>_UNCONNECTED , \NLW_blk00000004_C<17>_UNCONNECTED , 
\NLW_blk00000004_C<16>_UNCONNECTED , \NLW_blk00000004_C<15>_UNCONNECTED , \NLW_blk00000004_C<14>_UNCONNECTED , \NLW_blk00000004_C<13>_UNCONNECTED , 
\NLW_blk00000004_C<12>_UNCONNECTED , \NLW_blk00000004_C<11>_UNCONNECTED , \NLW_blk00000004_C<10>_UNCONNECTED , \NLW_blk00000004_C<9>_UNCONNECTED , 
\NLW_blk00000004_C<8>_UNCONNECTED , \NLW_blk00000004_C<7>_UNCONNECTED , \NLW_blk00000004_C<6>_UNCONNECTED , \NLW_blk00000004_C<5>_UNCONNECTED , 
\NLW_blk00000004_C<4>_UNCONNECTED , \NLW_blk00000004_C<3>_UNCONNECTED , \NLW_blk00000004_C<2>_UNCONNECTED , \NLW_blk00000004_C<1>_UNCONNECTED , 
\NLW_blk00000004_C<0>_UNCONNECTED }),
    .P({sig00000051, sig00000050, sig0000004f, sig0000004e, sig0000004d, sig0000004c, sig0000004b, sig0000004a, sig00000049, sig00000048, sig00000047
, sig00000046, sig00000045, sig00000044, sig00000043, sig00000042, sig00000041, sig00000040, sig0000003f, sig0000003e, sig0000003d, sig0000003c, 
sig0000003b, sig0000003a, sig00000039, sig00000038, sig00000037, sig00000036, sig00000035, sig00000034, sig00000033, sig00000062, sig00000061, 
sig00000060, sig0000005f, sig0000005e, sig0000005d, sig0000005c, sig0000005b, sig0000005a, sig00000059, sig00000058, sig00000057, sig00000056, 
sig00000055, sig00000054, sig00000053, sig00000052}),
    .OPMODE({sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000001}),
    .D({sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002
, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002, sig00000002}),
    .PCOUT({sig00000032, sig00000031, sig00000030, sig0000002f, sig0000002e, sig0000002d, sig0000002c, sig0000002b, sig0000002a, sig00000029, 
sig00000028, sig00000027, sig00000026, sig00000025, sig00000024, sig00000023, sig00000022, sig00000021, sig00000020, sig0000001f, sig0000001e, 
sig0000001d, sig0000001c, sig0000001b, sig0000001a, sig00000019, sig00000018, sig00000017, sig00000016, sig00000015, sig00000014, sig00000013, 
sig00000012, sig00000011, sig00000010, sig0000000f, sig0000000e, sig0000000d, sig0000000c, sig0000000b, sig0000000a, sig00000009, sig00000008, 
sig00000007, sig00000006, sig00000005, sig00000004, sig00000003}),
    .A({sig00000002, a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]}),
    .M({\NLW_blk00000004_M<35>_UNCONNECTED , \NLW_blk00000004_M<34>_UNCONNECTED , \NLW_blk00000004_M<33>_UNCONNECTED , 
\NLW_blk00000004_M<32>_UNCONNECTED , \NLW_blk00000004_M<31>_UNCONNECTED , \NLW_blk00000004_M<30>_UNCONNECTED , \NLW_blk00000004_M<29>_UNCONNECTED , 
\NLW_blk00000004_M<28>_UNCONNECTED , \NLW_blk00000004_M<27>_UNCONNECTED , \NLW_blk00000004_M<26>_UNCONNECTED , \NLW_blk00000004_M<25>_UNCONNECTED , 
\NLW_blk00000004_M<24>_UNCONNECTED , \NLW_blk00000004_M<23>_UNCONNECTED , \NLW_blk00000004_M<22>_UNCONNECTED , \NLW_blk00000004_M<21>_UNCONNECTED , 
\NLW_blk00000004_M<20>_UNCONNECTED , \NLW_blk00000004_M<19>_UNCONNECTED , \NLW_blk00000004_M<18>_UNCONNECTED , \NLW_blk00000004_M<17>_UNCONNECTED , 
\NLW_blk00000004_M<16>_UNCONNECTED , \NLW_blk00000004_M<15>_UNCONNECTED , \NLW_blk00000004_M<14>_UNCONNECTED , \NLW_blk00000004_M<13>_UNCONNECTED , 
\NLW_blk00000004_M<12>_UNCONNECTED , \NLW_blk00000004_M<11>_UNCONNECTED , \NLW_blk00000004_M<10>_UNCONNECTED , \NLW_blk00000004_M<9>_UNCONNECTED , 
\NLW_blk00000004_M<8>_UNCONNECTED , \NLW_blk00000004_M<7>_UNCONNECTED , \NLW_blk00000004_M<6>_UNCONNECTED , \NLW_blk00000004_M<5>_UNCONNECTED , 
\NLW_blk00000004_M<4>_UNCONNECTED , \NLW_blk00000004_M<3>_UNCONNECTED , \NLW_blk00000004_M<2>_UNCONNECTED , \NLW_blk00000004_M<1>_UNCONNECTED , 
\NLW_blk00000004_M<0>_UNCONNECTED })
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000005 (
    .C(clk),
    .D(sig00000062),
    .Q(p[16])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000006 (
    .C(clk),
    .D(sig00000061),
    .Q(p[15])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000007 (
    .C(clk),
    .D(sig00000060),
    .Q(p[14])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000008 (
    .C(clk),
    .D(sig0000005f),
    .Q(p[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000009 (
    .C(clk),
    .D(sig0000005e),
    .Q(p[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk0000000a (
    .C(clk),
    .D(sig0000005d),
    .Q(p[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk0000000b (
    .C(clk),
    .D(sig0000005c),
    .Q(p[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk0000000c (
    .C(clk),
    .D(sig0000005b),
    .Q(p[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk0000000d (
    .C(clk),
    .D(sig0000005a),
    .Q(p[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk0000000e (
    .C(clk),
    .D(sig00000059),
    .Q(p[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk0000000f (
    .C(clk),
    .D(sig00000058),
    .Q(p[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000010 (
    .C(clk),
    .D(sig00000057),
    .Q(p[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000011 (
    .C(clk),
    .D(sig00000056),
    .Q(p[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000012 (
    .C(clk),
    .D(sig00000055),
    .Q(p[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000013 (
    .C(clk),
    .D(sig00000054),
    .Q(p[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000014 (
    .C(clk),
    .D(sig00000053),
    .Q(p[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  blk00000015 (
    .C(clk),
    .D(sig00000052),
    .Q(p[0])
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
