Documentation: fpga: dfl: add descriptions for virtualization and new interfaces.

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-240.el8
Rebuild_CHGLOG: - [documentation] Documentation: fpga: dfl: add descriptions for virtualization and new interfaces (Luis Goncalves) [1689274 1660310 1494701 1494699]
Rebuild_FUZZ: 99.38%
commit-author Wu Hao <hao.wu@intel.com>
commit 77a0ef488de9ac6054204c5bf61cf2095fff25d8
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-240.el8/77a0ef48.failed

This patch adds virtualization support description for DFL based
FPGA devices (based on PCIe SRIOV), and introductions to new
interfaces added by new dfl private feature drivers.

[mdf@kernel.org: Fixed up to make it work with new reStructuredText docs]
	Signed-off-by: Xu Yilun <yilun.xu@intel.com>
	Signed-off-by: Wu Hao <hao.wu@intel.com>
	Acked-by: Alan Tull <atull@kernel.org>
	Signed-off-by: Moritz Fischer <mdf@kernel.org>
(cherry picked from commit 77a0ef488de9ac6054204c5bf61cf2095fff25d8)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	Documentation/fpga/dfl.txt
diff --cc Documentation/fpga/dfl.txt
index 6df4621c3f2a,6fa483fc823e..000000000000
--- a/Documentation/fpga/dfl.txt
+++ b/Documentation/fpga/dfl.txt
@@@ -81,9 -84,11 +81,17 @@@ and release it using close()
  
  The following functions are exposed through ioctls:
  
++<<<<<<< HEAD:Documentation/fpga/dfl.txt
 + Get driver API version (DFL_FPGA_GET_API_VERSION)
 + Check for extensions (DFL_FPGA_CHECK_EXTENSION)
 + Program bitstream (DFL_FPGA_FME_PORT_PR)
++=======
+ - Get driver API version (DFL_FPGA_GET_API_VERSION)
+ - Check for extensions (DFL_FPGA_CHECK_EXTENSION)
+ - Program bitstream (DFL_FPGA_FME_PORT_PR)
+ - Assign port to PF (DFL_FPGA_FME_PORT_ASSIGN)
+ - Release port from PF (DFL_FPGA_FME_PORT_RELEASE)
++>>>>>>> 77a0ef488de9 (Documentation: fpga: dfl: add descriptions for virtualization and new interfaces.):Documentation/fpga/dfl.rst
  
  More functions are exposed through sysfs
  (/sys/class/fpga_region/regionX/dfl-fme.n/):
* Unmerged path Documentation/fpga/dfl.txt
