$date
	Sun May 24 13:53:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # clrn $end
$var reg 1 $ d $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clrn $end
$var wire 1 $ d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
x!
$end
#1
0!
1"
#2
0"
1$
#3
1!
1"
#4
0"
0$
0#
#5
0!
1"
#6
0"
1$
#7
1"
#8
0"
0$
1#
#9
1"
#10
0"
1$
#11
1!
1"
#12
0"
0$
0#
#13
0!
1"
#14
0"
1$
#15
1"
