#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 14 19:37:54 2021
# Process ID: 21388
# Current directory: D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14068 D:\LogicDesignExperiment\share_repo\Lab2-Advanced\DECODE_EXECUTE\DECODE_EXECUTE.xpr
# Log file: D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/vivado.log
# Journal file: D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decode_And_Execute_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decode_And_Execute_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
"xelab -wto 09bd9294e4474f1f8afa717ac5f71491 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decode_And_Execute_tb_behav xil_defaultlib.Decode_And_Execute_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 09bd9294e4474f1f8afa717ac5f71491 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decode_And_Execute_tb_behav xil_defaultlib.Decode_And_Execute_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decode_And_Execute_tb_behav -key {Behavioral:sim_1:Functional:Decode_And_Execute_tb} -tclbatch {Decode_And_Execute_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source Decode_And_Execute_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 641 ps : File "D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Lab2_TeamX_Decode_And_Execute_4bit_t.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decode_And_Execute_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decode_And_Execute_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decode_And_Execute_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_And_Execute
INFO: [VRFC 10-311] analyzing module SELECT
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module F_ADDER
INFO: [VRFC 10-311] analyzing module H_ADDER
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-311] analyzing module BITWISE_AND
INFO: [VRFC 10-311] analyzing module BITWISE_OR
INFO: [VRFC 10-311] analyzing module LEFT_SHIFT
INFO: [VRFC 10-311] analyzing module RIGHT_SHIFT
INFO: [VRFC 10-311] analyzing module COMPARE_EQ
INFO: [VRFC 10-311] analyzing module COMPARE_GT
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Universal_Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Universal_Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Lab2_TeamX_Decode_And_Execute_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_And_Execute_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
"xelab -wto 09bd9294e4474f1f8afa717ac5f71491 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decode_And_Execute_tb_behav xil_defaultlib.Decode_And_Execute_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 09bd9294e4474f1f8afa717ac5f71491 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Decode_And_Execute_tb_behav xil_defaultlib.Decode_And_Execute_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Universal_Gate
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.H_ADDER
Compiling module xil_defaultlib.F_ADDER
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.BITWISE_AND
Compiling module xil_defaultlib.BITWISE_OR
Compiling module xil_defaultlib.LEFT_SHIFT
Compiling module xil_defaultlib.RIGHT_SHIFT
Compiling module xil_defaultlib.XNOR
Compiling module xil_defaultlib.COMPARE_EQ
Compiling module xil_defaultlib.COMPARE_GT
Compiling module xil_defaultlib.SELECT
Compiling module xil_defaultlib.Decode_And_Execute
Compiling module xil_defaultlib.Decode_And_Execute_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decode_And_Execute_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decode_And_Execute_tb_behav -key {Behavioral:sim_1:Functional:Decode_And_Execute_tb} -tclbatch {Decode_And_Execute_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source Decode_And_Execute_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 641 ps : File "D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Lab2_TeamX_Decode_And_Execute_4bit_t.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decode_And_Execute_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 14 19:51:04 2021...
