 
****************************************
Report : qor
Design : CC_TOP
Version: Q-2019.12-SP5-5
Date   : Wed Feb 25 19:55:27 2026
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          0.60
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         17
  Hierarchical Port Count:       3643
  Leaf Cell Count:             103625
  Buf/Inv Cell Count:            4962
  Buf Cell Count:                2530
  Inv Cell Count:                2432
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     67688
  Sequential Cell Count:        35937
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    36609.762088
  Noncombinational Area: 56349.214526
  Buf/Inv Area:           1233.525987
  Total Buffer Area:           751.37
  Total Inverter Area:         482.16
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             92958.976615
  Design Area:           92958.976615


  Design Rules
  -----------------------------------
  Total Number of Nets:        104906
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: lio

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   35.02
  Logic Optimization:                149.57
  Mapping Optimization:              359.95
  -----------------------------------------
  Overall Compile Time:              569.22
  Overall Compile Wall Clock Time:   569.38

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
