// Seed: 3341370105
module module_0 (
    output tri1 id_0
);
  reg id_3, id_5;
  assign id_3 = id_2;
  wire id_6;
  assign module_1.id_1 = 0;
  always if (id_2) id_5 <= (id_5);
  wire id_7;
  reg  id_8;
  assign id_5 = id_5;
  always id_8 <= 1;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1,
    input  supply1 id_2
);
  wor id_4, id_5 = id_2;
  assign id_0 = 1 - id_4;
  supply1 id_6, id_7 = id_5 && id_4;
  nand primCall (id_0, id_5, id_7, id_6, id_1, id_2);
  module_0 modCall_1 (id_4);
endmodule
macromodule module_2 (
    input  wor   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    output wand  id_6#(.id_16(1)),
    input  tri0  id_7,
    input  wand  id_8,
    input  wand  id_9,
    output wire  id_10,
    input  logic id_11,
    output wor   id_12,
    input  uwire id_13,
    input  tri   id_14
);
  always if (id_16);
  assign id_16 = id_2;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (id_16);
  assign modCall_1.id_5 = 0;
  tri1 id_19 = id_14;
  reg id_20, id_21, id_22;
  always if (id_20) id_22 <= #1 id_11;
  wire id_23;
  id_24(
      1
  );
endmodule
