multiline_comment|/*&n; *  bcu.c, Bus Control Unit routines for the NEC VR4100 series.&n; *&n; *  Copyright (C) 2002  MontaVista Software Inc.&n; *    Author: Yoichi Yuasa &lt;yyuasa@mvista.com, or source@mvista.com&gt;&n; *  Copyright (C) 2003-2005  Yoichi Yuasa &lt;yuasa@hh.iij4u.or.jp&gt;&n; *&n; *  This program is free software; you can redistribute it and/or modify&n; *  it under the terms of the GNU General Public License as published by&n; *  the Free Software Foundation; either version 2 of the License, or&n; *  (at your option) any later version.&n; *&n; *  This program is distributed in the hope that it will be useful,&n; *  but WITHOUT ANY WARRANTY; without even the implied warranty of&n; *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; *  GNU General Public License for more details.&n; *&n; *  You should have received a copy of the GNU General Public License&n; *  along with this program; if not, write to the Free Software&n; *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA&n; */
multiline_comment|/*&n; * Changes:&n; *  MontaVista Software Inc. &lt;yyuasa@mvista.com&gt; or &lt;source@mvista.com&gt;&n; *  - New creation, NEC VR4122 and VR4131 are supported.&n; *  - Added support for NEC VR4111 and VR4121.&n; *&n; *  Yoichi Yuasa &lt;yuasa@hh.iij4u.or.jp&gt;&n; *  - Added support for NEC VR4133.&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;asm/cpu.h&gt;
macro_line|#include &lt;asm/io.h&gt;
DECL|macro|CLKSPEEDREG_TYPE1
mdefine_line|#define CLKSPEEDREG_TYPE1&t;(void __iomem *)KSEG1ADDR(0x0b000014)
DECL|macro|CLKSPEEDREG_TYPE2
mdefine_line|#define CLKSPEEDREG_TYPE2&t;(void __iomem *)KSEG1ADDR(0x0f000014)
DECL|macro|CLKSP
mdefine_line|#define CLKSP(x)&t;&t;((x) &amp; 0x001f)
DECL|macro|CLKSP_VR4133
mdefine_line|#define CLKSP_VR4133(x)&t;((x) &amp; 0x0007)
DECL|macro|DIV2B
mdefine_line|#define DIV2B&t;&t;&t;0x8000
DECL|macro|DIV3B
mdefine_line|#define DIV3B&t;&t;&t;0x4000
DECL|macro|DIV4B
mdefine_line|#define DIV4B&t;&t;&t;0x2000
DECL|macro|DIVT
mdefine_line|#define DIVT(x)&t;&t;(((x) &amp; 0xf000) &gt;&gt; 12)
DECL|macro|DIVVT
mdefine_line|#define DIVVT(x)&t;&t;(((x) &amp; 0x0f00) &gt;&gt; 8)
DECL|macro|TDIVMODE
mdefine_line|#define TDIVMODE(x)&t;&t;(2 &lt;&lt; (((x) &amp; 0x1000) &gt;&gt; 12))
DECL|macro|VTDIVMODE
mdefine_line|#define VTDIVMODE(x)&t;&t;(((x) &amp; 0x0700) &gt;&gt; 8)
DECL|variable|vr41xx_vtclock
r_static
r_int
r_int
id|vr41xx_vtclock
suffix:semicolon
DECL|variable|vr41xx_tclock
r_static
r_int
r_int
id|vr41xx_tclock
suffix:semicolon
DECL|function|vr41xx_get_vtclock_frequency
r_int
r_int
id|vr41xx_get_vtclock_frequency
c_func
(paren
r_void
)paren
(brace
r_return
id|vr41xx_vtclock
suffix:semicolon
)brace
DECL|variable|vr41xx_get_vtclock_frequency
id|EXPORT_SYMBOL_GPL
c_func
(paren
id|vr41xx_get_vtclock_frequency
)paren
suffix:semicolon
DECL|function|vr41xx_get_tclock_frequency
r_int
r_int
id|vr41xx_get_tclock_frequency
c_func
(paren
r_void
)paren
(brace
r_return
id|vr41xx_tclock
suffix:semicolon
)brace
DECL|variable|vr41xx_get_tclock_frequency
id|EXPORT_SYMBOL_GPL
c_func
(paren
id|vr41xx_get_tclock_frequency
)paren
suffix:semicolon
DECL|function|read_clkspeed
r_static
r_inline
r_uint16
id|read_clkspeed
c_func
(paren
r_void
)paren
(brace
r_switch
c_cond
(paren
id|current_cpu_data.cputype
)paren
(brace
r_case
id|CPU_VR4111
suffix:colon
r_case
id|CPU_VR4121
suffix:colon
r_return
id|readw
c_func
(paren
id|CLKSPEEDREG_TYPE1
)paren
suffix:semicolon
r_case
id|CPU_VR4122
suffix:colon
r_case
id|CPU_VR4131
suffix:colon
r_case
id|CPU_VR4133
suffix:colon
r_return
id|readw
c_func
(paren
id|CLKSPEEDREG_TYPE2
)paren
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;Unexpected CPU of NEC VR4100 series&bslash;n&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|calculate_pclock
r_static
r_inline
r_int
r_int
id|calculate_pclock
c_func
(paren
r_uint16
id|clkspeed
)paren
(brace
r_int
r_int
id|pclock
op_assign
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|current_cpu_data.cputype
)paren
(brace
r_case
id|CPU_VR4111
suffix:colon
r_case
id|CPU_VR4121
suffix:colon
id|pclock
op_assign
l_int|18432000
op_star
l_int|64
suffix:semicolon
id|pclock
op_div_assign
id|CLKSP
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4122
suffix:colon
id|pclock
op_assign
l_int|18432000
op_star
l_int|98
suffix:semicolon
id|pclock
op_div_assign
id|CLKSP
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4131
suffix:colon
id|pclock
op_assign
l_int|18432000
op_star
l_int|108
suffix:semicolon
id|pclock
op_div_assign
id|CLKSP
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4133
suffix:colon
r_switch
c_cond
(paren
id|CLKSP_VR4133
c_func
(paren
id|clkspeed
)paren
)paren
(brace
r_case
l_int|0
suffix:colon
id|pclock
op_assign
l_int|133000000
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|pclock
op_assign
l_int|149000000
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|pclock
op_assign
l_int|165900000
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|pclock
op_assign
l_int|199100000
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
id|pclock
op_assign
l_int|265900000
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;Unknown PClock speed for NEC VR4133&bslash;n&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;Unexpected CPU of NEC VR4100 series&bslash;n&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;PClock: %ldHz&bslash;n&quot;
comma
id|pclock
)paren
suffix:semicolon
r_return
id|pclock
suffix:semicolon
)brace
DECL|function|calculate_vtclock
r_static
r_inline
r_int
r_int
id|calculate_vtclock
c_func
(paren
r_uint16
id|clkspeed
comma
r_int
r_int
id|pclock
)paren
(brace
r_int
r_int
id|vtclock
op_assign
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|current_cpu_data.cputype
)paren
(brace
r_case
id|CPU_VR4111
suffix:colon
multiline_comment|/* The NEC VR4111 doesn&squot;t have the VTClock. */
r_break
suffix:semicolon
r_case
id|CPU_VR4121
suffix:colon
id|vtclock
op_assign
id|pclock
suffix:semicolon
multiline_comment|/* DIVVT == 9 Divide by 1.5 . VTClock = (PClock * 6) / 9 */
r_if
c_cond
(paren
id|DIVVT
c_func
(paren
id|clkspeed
)paren
op_eq
l_int|9
)paren
id|vtclock
op_assign
id|pclock
op_star
l_int|6
suffix:semicolon
multiline_comment|/* DIVVT == 10 Divide by 2.5 . VTClock = (PClock * 4) / 10 */
r_else
r_if
c_cond
(paren
id|DIVVT
c_func
(paren
id|clkspeed
)paren
op_eq
l_int|10
)paren
id|vtclock
op_assign
id|pclock
op_star
l_int|4
suffix:semicolon
id|vtclock
op_div_assign
id|DIVVT
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;VTClock: %ldHz&bslash;n&quot;
comma
id|vtclock
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4122
suffix:colon
r_if
c_cond
(paren
id|VTDIVMODE
c_func
(paren
id|clkspeed
)paren
op_eq
l_int|7
)paren
(brace
id|vtclock
op_assign
id|pclock
op_div
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|VTDIVMODE
c_func
(paren
id|clkspeed
)paren
op_eq
l_int|1
)paren
(brace
id|vtclock
op_assign
id|pclock
op_div
l_int|2
suffix:semicolon
)brace
r_else
id|vtclock
op_assign
id|pclock
op_div
id|VTDIVMODE
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;VTClock: %ldHz&bslash;n&quot;
comma
id|vtclock
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4131
suffix:colon
r_case
id|CPU_VR4133
suffix:colon
id|vtclock
op_assign
id|pclock
op_div
id|VTDIVMODE
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;VTClock: %ldHz&bslash;n&quot;
comma
id|vtclock
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;Unexpected CPU of NEC VR4100 series&bslash;n&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_return
id|vtclock
suffix:semicolon
)brace
DECL|function|calculate_tclock
r_static
r_inline
r_int
r_int
id|calculate_tclock
c_func
(paren
r_uint16
id|clkspeed
comma
r_int
r_int
id|pclock
comma
r_int
r_int
id|vtclock
)paren
(brace
r_int
r_int
id|tclock
op_assign
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|current_cpu_data.cputype
)paren
(brace
r_case
id|CPU_VR4111
suffix:colon
r_if
c_cond
(paren
op_logical_neg
(paren
id|clkspeed
op_amp
id|DIV2B
)paren
)paren
id|tclock
op_assign
id|pclock
op_div
l_int|2
suffix:semicolon
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
id|clkspeed
op_amp
id|DIV3B
)paren
)paren
id|tclock
op_assign
id|pclock
op_div
l_int|3
suffix:semicolon
r_else
r_if
c_cond
(paren
op_logical_neg
(paren
id|clkspeed
op_amp
id|DIV4B
)paren
)paren
id|tclock
op_assign
id|pclock
op_div
l_int|4
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4121
suffix:colon
id|tclock
op_assign
id|pclock
op_div
id|DIVT
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4122
suffix:colon
r_case
id|CPU_VR4131
suffix:colon
r_case
id|CPU_VR4133
suffix:colon
id|tclock
op_assign
id|vtclock
op_div
id|TDIVMODE
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;Unexpected CPU of NEC VR4100 series&bslash;n&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;TClock: %ldHz&bslash;n&quot;
comma
id|tclock
)paren
suffix:semicolon
r_return
id|tclock
suffix:semicolon
)brace
DECL|function|vr41xx_calculate_clock_frequency
r_void
id|vr41xx_calculate_clock_frequency
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|pclock
suffix:semicolon
r_uint16
id|clkspeed
suffix:semicolon
id|clkspeed
op_assign
id|read_clkspeed
c_func
(paren
)paren
suffix:semicolon
id|pclock
op_assign
id|calculate_pclock
c_func
(paren
id|clkspeed
)paren
suffix:semicolon
id|vr41xx_vtclock
op_assign
id|calculate_vtclock
c_func
(paren
id|clkspeed
comma
id|pclock
)paren
suffix:semicolon
id|vr41xx_tclock
op_assign
id|calculate_tclock
c_func
(paren
id|clkspeed
comma
id|pclock
comma
id|vr41xx_vtclock
)paren
suffix:semicolon
)brace
DECL|variable|vr41xx_calculate_clock_frequency
id|EXPORT_SYMBOL_GPL
c_func
(paren
id|vr41xx_calculate_clock_frequency
)paren
suffix:semicolon
eof
