INFO: [VRFC 10-163] Analyzing VHDL file "/home/radek/MINI/FPGA/button_debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/radek/MINI/FPGA/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/radek/MINI/FPGA/seven_segment_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seven_segment_display'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/radek/MINI/FPGA/time_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'time_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/radek/MINI/FPGA/time_counter_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'time_counter_top'
