vhdl xpm "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/lab3_a1_vga_v2_v1_0/src/vga_sync.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/lab3_a1_vga_v2_v1_0/hdl/lab3_a1_vga_v2_v1_0_S00_AXI.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ipshared/xilinx.com/lab3_a1_vga_v2_v1_0/hdl/lab3_a1_vga_v2_v1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_lab3_a1_vga_v2_0_0/sim/design_1_lab3_a1_vga_v2_0_0.vhd" 
vhdl lib_cdc_v1_0_2 "../../../ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" 
vhdl proc_sys_reset_v5_0_9 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" 
vhdl proc_sys_reset_v5_0_9 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" 
vhdl proc_sys_reset_v5_0_9 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" 
vhdl proc_sys_reset_v5_0_9 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/sim/design_1_rst_processing_system7_0_100M_0.vhd" 
vhdl util_vector_logic_v2_0 "../../../bd/design_1/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/hdl/design_1.vhd" 
vhdl fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd" 

nosort
