INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_base_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_environment.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_packet.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_data_in_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_channel_out_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_reset_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_channel_out_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_data_in_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_channel_out_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_data_in_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_include.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'reset_intf' [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_interface.sv:2]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'input_intf' [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_interface.sv:20]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'output_intf' [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_interface.sv:46]
ERROR: [VRFC 10-2934] 'svbt_base_unit' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_base_unit.sv:6]
ERROR: [VRFC 10-2934] 'SMALL' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_packet.sv:1]
ERROR: [VRFC 10-2934] 'svbt_packet' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_packet.sv:3]
ERROR: [VRFC 10-2934] 'svbt_reset_bfm' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_reset_bfm.sv:1]
ERROR: [VRFC 10-2934] 'svbt_data_in_generator' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_data_in_generator.sv:1]
ERROR: [VRFC 10-2934] 'svbt_data_in_bfm' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_data_in_bfm.sv:1]
ERROR: [VRFC 10-2934] 'svbt_data_in_monitor' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_data_in_monitor.sv:1]
ERROR: [VRFC 10-2934] 'svbt_channel_out_generator' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_channel_out_generator.sv:1]
ERROR: [VRFC 10-2934] 'svbt_channel_out_bfm' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_channel_out_bfm.sv:1]
ERROR: [VRFC 10-2934] 'svbt_channel_out_monitor' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_channel_out_monitor.sv:1]
ERROR: [VRFC 10-2934] 'svbt_environment' is already declared [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_environment.sv:1]
ERROR: [VRFC 10-8340] could not find field/method name 'name' in 'svbt_base_unit' [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_base_unit.sv:12]
ERROR: [VRFC 10-3364] function call 'name' is not allowed here [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_base_unit.sv:12]
ERROR: [VRFC 10-8340] could not find field/method name 'name' in 'svbt_base_unit' [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_data_in_generator.sv:22]
ERROR: [VRFC 10-8340] could not find field/method name 'name' in 'svbt_base_unit' [D:/CVLSI/lab5/project_2/project_2.srcs/sources_1/imports/lab5/env/svbt_data_in_bfm.sv:24]
