// Seed: 2971621488
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1;
  wire id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output logic id_0,
    output tri id_1,
    input wire id_2,
    input wor id_3,
    output logic id_4,
    input wire id_5,
    output tri id_6,
    input logic id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input tri0 id_11
);
  nor primCall (id_6, id_13, id_5, id_11, id_14, id_3, id_10, id_7, id_9, id_8, id_2);
  assign id_4 = id_7;
  initial id_4 <= #1 1;
  uwire id_13;
  wire  id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
  assign id_0 = 1;
  tri1 id_15, id_16;
  supply1 id_17, id_18 = id_10, id_19, id_20;
  wire id_21;
  id_22(
      id_15, id_13, id_2, 1
  );
endmodule
