	component unnamed is
		port (
			a      : in  std_logic_vector(12 downto 0) := (others => 'X'); -- a
			areset : in  std_logic                     := 'X';             -- reset
			clk    : in  std_logic                     := 'X';             -- clk
			x      : in  std_logic_vector(11 downto 0) := (others => 'X'); -- x
			xo     : out std_logic_vector(9 downto 0);                     -- xo
			y      : in  std_logic_vector(11 downto 0) := (others => 'X'); -- y
			yo     : out std_logic_vector(9 downto 0)                      -- yo
		);
	end component unnamed;

