# system info can on 2017.01.15.11:05:25
system_info:
name,value
DEVICE,EP3C25F324C6
DEVICE_FAMILY,Cyclone III
GENERATION_ID,1484478283
#
#
# Files generated for can on 2017.01.15.11:05:25
files:
filepath,kind,attributes,module,is_top
can/simulation/can.vhd,VHDL,,can,true
can/simulation/submodules/can_nios2_qsys_0.sdc,SDC,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0.vhd,VHDL,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_jtag_debug_module_sysclk.vhd,VHDL,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_jtag_debug_module_tck.vhd,VHDL,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_jtag_debug_module_wrapper.vhd,VHDL,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_nios2_waves.do,OTHER,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_ociram_default_contents.dat,DAT,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_ociram_default_contents.hex,HEX,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_ociram_default_contents.mif,MIF,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_oci_test_bench.vhd,VHDL,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_rf_ram_a.dat,DAT,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_rf_ram_a.hex,HEX,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_rf_ram_a.mif,MIF,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_rf_ram_b.dat,DAT,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_rf_ram_b.hex,HEX,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_rf_ram_b.mif,MIF,,can_nios2_qsys_0,false
can/simulation/submodules/can_nios2_qsys_0_test_bench.vhd,VHDL,,can_nios2_qsys_0,false
can/simulation/submodules/can_onchip_memory2_0.hex,HEX,,can_onchip_memory2_0,false
can/simulation/submodules/can_onchip_memory2_0.vhd,VHDL,,can_onchip_memory2_0,false
can/simulation/submodules/BSP_Interface.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_Baudrate_Prescaler.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_Bit_Timing_Logic.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_BSP.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_Bus.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_Control.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_Controller_Top.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_CRC.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_Interface.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_Message.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CAN_Register.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/CPU_Interface.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/SWITCH_CTRL_CPU.vhd,VHDL,,CAN_Controller_top,false
can/simulation/submodules/can_mm_interconnect_0.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_onchip_memory2_0_s1_translator.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_can_controller_0_avalon_slave_0_translator.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_width_adapter.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_width_adapter_001.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_nios2_qsys_0_instruction_master_translator.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_mm_interconnect_0_nios2_qsys_0_data_master_translator.vhd,VHDL,,can_mm_interconnect_0,false
can/simulation/submodules/can_irq_mapper.vho,VHDL,,can_irq_mapper,false
can/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
can/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
can/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
can/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
can/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
can/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
can/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
can/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
can/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
can/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
can/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
can/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
can/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
can/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
can/simulation/submodules/can_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,can_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
can/simulation/submodules/can_mm_interconnect_0_Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,can_mm_interconnect_0_Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,false
can/simulation/submodules/can_mm_interconnect_0_addr_router.vho,VHDL,,can_mm_interconnect_0_addr_router,false
can/simulation/submodules/can_mm_interconnect_0_addr_router_001.vho,VHDL,,can_mm_interconnect_0_addr_router_001,false
can/simulation/submodules/can_mm_interconnect_0_id_router.vho,VHDL,,can_mm_interconnect_0_id_router,false
can/simulation/submodules/can_mm_interconnect_0_id_router_002.vho,VHDL,,can_mm_interconnect_0_id_router_002,false
can/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
can/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
can/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
can/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
can/simulation/submodules/can_mm_interconnect_0_cmd_xbar_demux.vho,VHDL,,can_mm_interconnect_0_cmd_xbar_demux,false
can/simulation/submodules/can_mm_interconnect_0_cmd_xbar_demux_001.vho,VHDL,,can_mm_interconnect_0_cmd_xbar_demux_001,false
can/simulation/submodules/can_mm_interconnect_0_cmd_xbar_mux.vho,VHDL,,can_mm_interconnect_0_cmd_xbar_mux,false
can/simulation/submodules/can_mm_interconnect_0_cmd_xbar_mux_002.vho,VHDL,,can_mm_interconnect_0_cmd_xbar_mux_002,false
can/simulation/submodules/can_mm_interconnect_0_rsp_xbar_demux_002.vho,VHDL,,can_mm_interconnect_0_rsp_xbar_demux_002,false
can/simulation/submodules/can_mm_interconnect_0_rsp_xbar_mux.vho,VHDL,,can_mm_interconnect_0_rsp_xbar_mux,false
can/simulation/submodules/can_mm_interconnect_0_rsp_xbar_mux_001.vho,VHDL,,can_mm_interconnect_0_rsp_xbar_mux_001,false
can/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
can/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
can/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
can/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
can/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
can/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
can.nios2_qsys_0,can_nios2_qsys_0
can.onchip_memory2_0,can_onchip_memory2_0
can.Can_controller_0,CAN_Controller_top
can.mm_interconnect_0,can_mm_interconnect_0
can.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
can.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
can.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
can.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
can.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
can.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
can.mm_interconnect_0.Can_controller_0_avalon_slave_0_translator,altera_merlin_slave_translator
can.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
can.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
can.mm_interconnect_0.Can_controller_0_avalon_slave_0_translator,altera_merlin_slave_translator
can.mm_interconnect_0.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
can.mm_interconnect_0.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
can.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
can.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
can.mm_interconnect_0.Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
can.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
can.mm_interconnect_0.Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
can.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,can_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
can.mm_interconnect_0.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,can_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
can.mm_interconnect_0.Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,can_mm_interconnect_0_Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
can.mm_interconnect_0.addr_router,can_mm_interconnect_0_addr_router
can.mm_interconnect_0.addr_router_001,can_mm_interconnect_0_addr_router_001
can.mm_interconnect_0.id_router,can_mm_interconnect_0_id_router
can.mm_interconnect_0.id_router_001,can_mm_interconnect_0_id_router
can.mm_interconnect_0.id_router_002,can_mm_interconnect_0_id_router_002
can.mm_interconnect_0.burst_adapter,altera_merlin_burst_adapter
can.mm_interconnect_0.cmd_xbar_demux,can_mm_interconnect_0_cmd_xbar_demux
can.mm_interconnect_0.rsp_xbar_demux,can_mm_interconnect_0_cmd_xbar_demux
can.mm_interconnect_0.rsp_xbar_demux_001,can_mm_interconnect_0_cmd_xbar_demux
can.mm_interconnect_0.cmd_xbar_demux_001,can_mm_interconnect_0_cmd_xbar_demux_001
can.mm_interconnect_0.cmd_xbar_mux,can_mm_interconnect_0_cmd_xbar_mux
can.mm_interconnect_0.cmd_xbar_mux_001,can_mm_interconnect_0_cmd_xbar_mux
can.mm_interconnect_0.cmd_xbar_mux_002,can_mm_interconnect_0_cmd_xbar_mux_002
can.mm_interconnect_0.rsp_xbar_demux_002,can_mm_interconnect_0_rsp_xbar_demux_002
can.mm_interconnect_0.rsp_xbar_mux,can_mm_interconnect_0_rsp_xbar_mux
can.mm_interconnect_0.rsp_xbar_mux_001,can_mm_interconnect_0_rsp_xbar_mux_001
can.mm_interconnect_0.width_adapter,altera_merlin_width_adapter
can.mm_interconnect_0.width_adapter_001,altera_merlin_width_adapter
can.mm_interconnect_0.width_adapter,altera_merlin_width_adapter
can.mm_interconnect_0.width_adapter_001,altera_merlin_width_adapter
can.irq_mapper,can_irq_mapper
can.rst_controller,altera_reset_controller
