`timescale 1ns / 1ps

module mem_controller(
    input logic PCLK,
    input logic HREF,
    input logic vsync,
    input logic Data
    ); 

    
endmodule
