// Seed: 3988668402
`define pp_8 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output reg id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output logic id_7
);
  always @(1 or !id_0) begin
    id_3 <= #1 1 * 1 - id_4 ? 1 : 1;
  end
endmodule
