module name.martingeisse.esdk.riscv.experiment.ram.NoRam;

interface {
    in clock clk;
    in bit reset;
    in bit enable, write;
    in vector[24] wordAddress;
    in vector[32] writeData;
    in vector[4] writeMask;
    out vector[32] readData;
    out bit acknowledge;
}

do (*) {
    readData = 0;
    acknowledge = 1;
}
