<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xczu1cg-sbva484-1-e" LaunchTime="1696667435" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/aes128_zynq_interface_wrapper.dcp">
  <File Type="PA-TCL" Name="aes128_zynq_interface_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="aes128_zynq_interface_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="aes128_zynq_interface_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="aes128_zynq_interface_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="aes128_zynq_interface_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="aes128_zynq_interface_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="aes128_zynq_interface_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="aes128_zynq_interface_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="aes128_zynq_interface_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../../CODE/GitHub/Verilog/AES/aes128.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../CODE/GitHub/Verilog/AES/inv_mix_col_lut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../CODE/GitHub/Verilog/AES/key_schedule.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../CODE/GitHub/Verilog/AES/mix_col_lut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../CODE/GitHub/Verilog/AES/rcon_lut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../CODE/GitHub/Verilog/AES/round.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../CODE/GitHub/Verilog/AES/sub_bytes_lut.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/aes128_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/aes128_zynq_interface/aes128_zynq_interface.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/aes128_zynq_interface/hdl/aes128_zynq_interface_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="aes128_zynq_interface_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/aes128_zynq_interface_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_rst_ps8_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_axi_gpio_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_axi_gpio_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_zynq_ultra_ps_e_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_axi_gpio_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_aes128_wrapper_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="aes128_zynq_interface_xbar_0"/>
</GenRun>
