Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx4-tqg144-2
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : i2c_master_wb

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electr贸nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master_wb.v" into library wor
Parsing module <i2c_master_wb>.
Analyzing Verilog file "/media/leoperez/Datos/College/2017 I/Electr贸nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master.v" into library wor
Parsing module <i2c_master>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <i2c_master_wb>.

Elaborating module <i2c_master>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c_master_wb>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electr贸nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master_wb.v"
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_dat_o<7>>.
    Found 1-bit register for signal <wb_dat_o<6>>.
    Found 1-bit register for signal <wb_dat_o<5>>.
    Found 1-bit register for signal <wb_dat_o<4>>.
    Found 1-bit register for signal <wb_dat_o<3>>.
    Found 1-bit register for signal <wb_dat_o<2>>.
    Found 1-bit register for signal <wb_dat_o<1>>.
    Found 1-bit register for signal <wb_dat_o<0>>.
    Found 1-bit register for signal <ena>.
    Found 1-bit register for signal <rw>.
    Found 7-bit register for signal <addr>.
    Found 8-bit register for signal <data_wr>.
    Found 1-bit register for signal <ack>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31><1:1>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<29><31:31>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<28><29:29>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<27><28:28>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<26><27:27>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<25><26:26>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<24><25:25>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<23><24:24>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<22><23:23>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<21><22:22>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<20><21:21>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<19><20:20>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<18><19:19>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<16><18:18>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<15><16:16>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<14><15:15>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<13><14:14>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<12><13:13>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<11><12:12>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<10><11:11>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<9><10:10>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<8><9:9>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<30><8:8>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<17><30:30>> (without init value) have a constant value of 0 in block <i2c_master_wb>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <i2c_master_wb> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "/media/leoperez/Datos/College/2017 I/Electr贸nica Digital II/Proyecto - Digital II/lm32_matrix-creator/rtl/wb_i2c/i2c_master.v"
        input_clk = 100000000
        bus_clk = 100000
        countWidth = 10
        ready = 4'b0000
        start = 4'b0001
        command = 4'b0010
        slv_ack1 = 4'b0011
        wr = 4'b0100
        rd = 4'b0101
        slv_ack2 = 4'b0110
        mstr_ack = 4'b0111
        stop = 4'b1000
    Found 1-bit register for signal <busy>.
    Found 3-bit register for signal <bit_cnt>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <data_rd>.
    Found 10-bit register for signal <count>.
    Found 1-bit register for signal <scl_ena>.
    Found 1-bit register for signal <sda_int>.
    Found 1-bit register for signal <ack_error>.
    Found 1-bit register for signal <data_clk_prev>.
    Found 1-bit register for signal <scl_clk>.
    Found 1-bit register for signal <data_clk>.
    Found 8-bit register for signal <addr_rw>.
    Found 8-bit register for signal <data_tx>.
    Found 8-bit register for signal <data_rx>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 36                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (falling_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <bit_cnt[2]_GND_2_o_sub_31_OUT> created at line 187.
    Found 10-bit adder for signal <count[9]_GND_2_o_add_1_OUT> created at line 80.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_addr_rw[7]_Mux_13_o> created at line 134.
    Found 1-bit 8-to-1 multiplexer for signal <GND_2_o_addr_rw[7]_Mux_17_o> created at line 147.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_data_tx[7]_Mux_20_o> created at line 154.
    Found 1-bit 8-to-1 multiplexer for signal <GND_2_o_data_tx[7]_Mux_25_o> created at line 170.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_data_wr[7]_Mux_35_o> created at line 198.
    Found 1-bit tristate buffer for signal <scl> created at line 271
    Found 1-bit tristate buffer for signal <sda> created at line 272
    Found 10-bit comparator greater for signal <count[9]_GND_2_o_LessThan_4_o> created at line 81
    Found 10-bit comparator greater for signal <count[9]_GND_2_o_LessThan_6_o> created at line 85
    Found 10-bit comparator greater for signal <count[9]_PWR_2_o_LessThan_8_o> created at line 89
    Found 8-bit comparator equal for signal <addr_rw[7]_addr[6]_equal_41_o> created at line 213
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 3-bit subtractor                                      : 1
# Registers                                            : 26
 1-bit register                                        : 18
 10-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 4
 10-bit comparator greater                             : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 31
 1-bit 8-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <i2c_master>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <i2c_master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 3-bit subtractor                                      : 1
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 4
 10-bit comparator greater                             : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 8-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c0/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0101  | 0101
 0100  | 0100
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    i2c0/busy in unit <i2c_master_wb>
    i2c0/sda_int in unit <i2c_master_wb>


Optimizing unit <i2c_master_wb> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block i2c_master_wb, actual ratio is 6.
WARNING:Xst:1426 - The value init of the FF/Latch i2c0/busy_LD hinder the constant cleaning in the block i2c_master_wb.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch i2c0/sda_int_LD hinder the constant cleaning in the block i2c_master_wb.
   You should achieve better results by setting this init to 0.
FlipFlop wb_dat_o_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop wb_dat_o_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop wb_dat_o_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop wb_dat_o_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop wb_dat_o_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop wb_dat_o_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop wb_dat_o_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop wb_dat_o_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 9
#      LUT2                        : 8
#      LUT3                        : 18
#      LUT4                        : 7
#      LUT5                        : 14
#      LUT6                        : 51
#      MUXCY                       : 18
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 94
#      FD                          : 1
#      FD_1                        : 1
#      FDC                         : 10
#      FDC_1                       : 4
#      FDCE_1                      : 11
#      FDE_1                       : 25
#      FDP_1                       : 1
#      FDPE_1                      : 3
#      FDR                         : 21
#      FDRE                        : 15
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 15
#      IOBUF                       : 1
#      OBUF                        : 33
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of   4800     1%  
 Number of Slice LUTs:                  109  out of   2400     4%  
    Number used as Logic:               109  out of   2400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    130
   Number with an unused Flip Flop:      45  out of    130    34%  
   Number with an unused LUT:            21  out of    130    16%  
   Number of fully used LUT-FF pairs:    64  out of    130    49%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                         108
 Number of bonded IOBs:                  51  out of    102    50%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 92    |
reset                              | IBUF+BUFG              | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.562ns (Maximum Frequency: 86.490MHz)
   Minimum input arrival time before clock: 6.137ns
   Maximum output required time after clock: 6.710ns
   Maximum combinational path delay: 6.453ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.562ns (frequency: 86.490MHz)
  Total number of paths / destination ports: 1962 / 149
-------------------------------------------------------------------------
Delay:               5.781ns (Levels of Logic = 4)
  Source:            addr_2 (FF)
  Destination:       i2c0/sda_int_C (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: addr_2 to i2c0/sda_int_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   0.954  addr_2 (addr_2)
     LUT6:I3->O            1   0.235   0.790  i2c0/addr_rw[7]_addr[6]_equal_41_o82 (i2c0/addr_rw[7]_addr[6]_equal_41_o81)
     LUT6:I4->O            2   0.250   0.726  i2c0/addr_rw[7]_addr[6]_equal_41_o83 (i2c0/addr_rw[7]_addr[6]_equal_41_o)
     LUT2:I1->O            3   0.254   0.766  i2c0/ena_INV_16_o1 (i2c0/ena_INV_16_o)
     LUT6:I5->O            2   0.254   0.725  i2c0/_n0340_inv (i2c0/_n0340_inv)
     FDCE_1:CE                 0.302          i2c0/sda_int_C
    ----------------------------------------
    Total                      5.781ns (1.820ns logic, 3.961ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 386 / 150
-------------------------------------------------------------------------
Offset:              6.137ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       i2c0/addr_rw_7 (FF)
  Destination Clock: clk falling

  Data Path: reset to i2c0/addr_rw_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.328   1.860  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.254   0.958  i2c0/_n0356_inv_SW0 (N14)
     LUT6:I2->O           16   0.254   1.181  i2c0/_n0356_inv (i2c0/_n0356_inv)
     FDE_1:CE                  0.302          i2c0/data_tx_0
    ----------------------------------------
    Total                      6.137ns (2.138ns logic, 3.999ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 11
-------------------------------------------------------------------------
Offset:              6.549ns (Levels of Logic = 3)
  Source:            i2c0/sda_int_C (FF)
  Destination:       sda (PAD)
  Source Clock:      clk falling

  Data Path: i2c0/sda_int_C to sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           1   0.525   0.790  i2c0/sda_int_C (i2c0/sda_int_C)
     LUT3:I1->O            1   0.250   1.137  i2c0/sda_int1 (i2c0/sda_int)
     LUT6:I0->O            1   0.254   0.681  i2c0/Mmux_sda_ena_n11 (i2c0/sda_ena_n)
     IOBUF:T->IO               2.912          sda_IOBUF (sda)
    ----------------------------------------
    Total                      6.549ns (3.941ns logic, 2.608ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.710ns (Levels of Logic = 3)
  Source:            i2c0/sda_int_LD (LATCH)
  Destination:       sda (PAD)
  Source Clock:      reset falling

  Data Path: i2c0/sda_int_LD to sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.910  i2c0/sda_int_LD (i2c0/sda_int_LD)
     LUT3:I0->O            1   0.235   1.137  i2c0/sda_int1 (i2c0/sda_int)
     LUT6:I0->O            1   0.254   0.681  i2c0/Mmux_sda_ena_n11 (i2c0/sda_ena_n)
     IOBUF:T->IO               2.912          sda_IOBUF (sda)
    ----------------------------------------
    Total                      6.710ns (3.982ns logic, 2.728ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               6.453ns (Levels of Logic = 3)
  Source:            wb_stb_i (PAD)
  Destination:       wb_ack_o (PAD)

  Data Path: wb_stb_i to wb_ack_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.328   1.297  wb_stb_i_IBUF (wb_stb_i_IBUF)
     LUT3:I0->O            1   0.235   0.681  wb_ack_o1 (wb_ack_o_OBUF)
     OBUF:I->O                 2.912          wb_ack_o_OBUF (wb_ack_o)
    ----------------------------------------
    Total                      6.453ns (4.475ns logic, 1.978ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.311|    3.089|    6.137|         |
reset          |         |    3.250|    3.450|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 8.22 secs
 
--> 


Total memory usage is 386336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    0 (   0 filtered)

