{
  "module_name": "img-ir.h",
  "hash_id": "835a356a9dac3e5644693494868303f31a6ef9597c78ac2d27c85024d24dca94",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/rc/img-ir/img-ir.h",
  "human_readable_source": " \n \n\n#ifndef _IMG_IR_H_\n#define _IMG_IR_H_\n\n#include <linux/io.h>\n#include <linux/spinlock.h>\n\n#include \"img-ir-raw.h\"\n#include \"img-ir-hw.h\"\n\n \n\n \n#define IMG_IR_CONTROL\t\t0x00\n#define IMG_IR_STATUS\t\t0x04\n#define IMG_IR_DATA_LW\t\t0x08\n#define IMG_IR_DATA_UP\t\t0x0c\n#define IMG_IR_LEAD_SYMB_TIMING\t0x10\n#define IMG_IR_S00_SYMB_TIMING\t0x14\n#define IMG_IR_S01_SYMB_TIMING\t0x18\n#define IMG_IR_S10_SYMB_TIMING\t0x1c\n#define IMG_IR_S11_SYMB_TIMING\t0x20\n#define IMG_IR_FREE_SYMB_TIMING\t0x24\n#define IMG_IR_POW_MOD_PARAMS\t0x28\n#define IMG_IR_POW_MOD_ENABLE\t0x2c\n#define IMG_IR_IRQ_MSG_DATA_LW\t0x30\n#define IMG_IR_IRQ_MSG_DATA_UP\t0x34\n#define IMG_IR_IRQ_MSG_MASK_LW\t0x38\n#define IMG_IR_IRQ_MSG_MASK_UP\t0x3c\n#define IMG_IR_IRQ_ENABLE\t0x40\n#define IMG_IR_IRQ_STATUS\t0x44\n#define IMG_IR_IRQ_CLEAR\t0x48\n#define IMG_IR_IRCORE_ID\t0xf0\n#define IMG_IR_CORE_REV\t\t0xf4\n#define IMG_IR_CORE_DES1\t0xf8\n#define IMG_IR_CORE_DES2\t0xfc\n\n\n \n\n \n#define IMG_IR_DECODEN\t\t0x40000000\n#define IMG_IR_CODETYPE\t\t0x30000000\n#define IMG_IR_CODETYPE_SHIFT\t\t28\n#define IMG_IR_HDRTOG\t\t0x08000000\n#define IMG_IR_LDRDEC\t\t0x04000000\n#define IMG_IR_DECODINPOL\t0x02000000\t \n#define IMG_IR_BITORIEN\t\t0x01000000\t \n#define IMG_IR_D1VALIDSEL\t0x00008000\n#define IMG_IR_BITINV\t\t0x00000040\t \n#define IMG_IR_DECODEND2\t0x00000010\n#define IMG_IR_BITORIEND2\t0x00000002\t \n#define IMG_IR_BITINVD2\t\t0x00000001\t \n\n \n#define IMG_IR_RXDVALD2\t\t0x00001000\n#define IMG_IR_IRRXD\t\t0x00000400\n#define IMG_IR_TOGSTATE\t\t0x00000200\n#define IMG_IR_RXDVAL\t\t0x00000040\n#define IMG_IR_RXDLEN\t\t0x0000003f\n#define IMG_IR_RXDLEN_SHIFT\t\t0\n\n \n#define IMG_IR_PD_MAX\t\t0xff000000\n#define IMG_IR_PD_MAX_SHIFT\t\t24\n#define IMG_IR_PD_MIN\t\t0x00ff0000\n#define IMG_IR_PD_MIN_SHIFT\t\t16\n#define IMG_IR_W_MAX\t\t0x0000ff00\n#define IMG_IR_W_MAX_SHIFT\t\t8\n#define IMG_IR_W_MIN\t\t0x000000ff\n#define IMG_IR_W_MIN_SHIFT\t\t0\n\n \n#define IMG_IR_MAXLEN\t\t0x0007e000\n#define IMG_IR_MAXLEN_SHIFT\t\t13\n#define IMG_IR_MINLEN\t\t0x00001f00\n#define IMG_IR_MINLEN_SHIFT\t\t8\n#define IMG_IR_FT_MIN\t\t0x000000ff\n#define IMG_IR_FT_MIN_SHIFT\t\t0\n\n \n#define IMG_IR_PERIOD_LEN\t0x3f000000\n#define IMG_IR_PERIOD_LEN_SHIFT\t\t24\n#define IMG_IR_PERIOD_DUTY\t0x003f0000\n#define IMG_IR_PERIOD_DUTY_SHIFT\t16\n#define IMG_IR_STABLE_STOP\t0x00003f00\n#define IMG_IR_STABLE_STOP_SHIFT\t8\n#define IMG_IR_STABLE_START\t0x0000003f\n#define IMG_IR_STABLE_START_SHIFT\t0\n\n \n#define IMG_IR_POWER_OUT_EN\t0x00000002\n#define IMG_IR_POWER_MOD_EN\t0x00000001\n\n \n#define IMG_IR_IRQ_DEC2_ERR\t0x00000080\n#define IMG_IR_IRQ_DEC_ERR\t0x00000040\n#define IMG_IR_IRQ_ACT_LEVEL\t0x00000020\n#define IMG_IR_IRQ_FALL_EDGE\t0x00000010\n#define IMG_IR_IRQ_RISE_EDGE\t0x00000008\n#define IMG_IR_IRQ_DATA_MATCH\t0x00000004\n#define IMG_IR_IRQ_DATA2_VALID\t0x00000002\n#define IMG_IR_IRQ_DATA_VALID\t0x00000001\n#define IMG_IR_IRQ_ALL\t\t0x000000ff\n#define IMG_IR_IRQ_EDGE\t\t(IMG_IR_IRQ_FALL_EDGE | IMG_IR_IRQ_RISE_EDGE)\n\n \n#define IMG_IR_CORE_ID\t\t0x00ff0000\n#define IMG_IR_CORE_ID_SHIFT\t\t16\n#define IMG_IR_CORE_CONFIG\t0x0000ffff\n#define IMG_IR_CORE_CONFIG_SHIFT\t0\n\n \n#define IMG_IR_DESIGNER\t\t0xff000000\n#define IMG_IR_DESIGNER_SHIFT\t\t24\n#define IMG_IR_MAJOR_REV\t0x00ff0000\n#define IMG_IR_MAJOR_REV_SHIFT\t\t16\n#define IMG_IR_MINOR_REV\t0x0000ff00\n#define IMG_IR_MINOR_REV_SHIFT\t\t8\n#define IMG_IR_MAINT_REV\t0x000000ff\n#define IMG_IR_MAINT_REV_SHIFT\t\t0\n\nstruct device;\nstruct clk;\n\n \nstruct img_ir_priv {\n\tstruct device\t\t*dev;\n\tint\t\t\tirq;\n\tstruct clk\t\t*clk;\n\tstruct clk\t\t*sys_clk;\n\tvoid __iomem\t\t*reg_base;\n\tspinlock_t\t\tlock;\n\n\tstruct img_ir_priv_raw\traw;\n\tstruct img_ir_priv_hw\thw;\n};\n\n \n\nstatic inline void img_ir_write(struct img_ir_priv *priv,\n\t\t\t\tunsigned int reg_offs, unsigned int data)\n{\n\tiowrite32(data, priv->reg_base + reg_offs);\n}\n\nstatic inline unsigned int img_ir_read(struct img_ir_priv *priv,\n\t\t\t\t       unsigned int reg_offs)\n{\n\treturn ioread32(priv->reg_base + reg_offs);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}