

================================================================
== Vivado HLS Report for 'qam_dem_top_mounstrito'
================================================================
* Date:           Wed Jan 21 09:35:32 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        qam_dem
* Solution:       solution1
* Product family: spartan6
* Target device:  xc6slx45tfgg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.65|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48A|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|   1219|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|      0|      0|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     66|
|Register         |        -|      -|    434|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      1|    434|   1285|
+-----------------+---------+-------+-------+-------+
|Available        |      116|     58|  54576|  27288|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |      1|   ~0  |      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+---+----+
    |             Instance            |            Module            | BRAM_18K| DSP48A| FF| LUT|
    +---------------------------------+------------------------------+---------+-------+---+----+
    |qam_dem_top_mul_16s_12s_27_2_U1  |qam_dem_top_mul_16s_12s_27_2  |        0|      1|  0|   0|
    +---------------------------------+------------------------------+---------+-------+---+----+
    |Total                            |                              |        0|      1|  0|   0|
    +---------------------------------+------------------------------+---------+-------+---+----+

    * Memory: 
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |cos_lut_U  |qam_dem_top_mounstrito_cos_lut  |        1|  0|   0|  1024|   15|     1|        15360|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                                |        1|  0|   0|  1024|   15|     1|        15360|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48A| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_27_fu_1065_p2               |     +    |      0|  0|  29|          29|          29|
    |p_Val2_3_fu_483_p2                 |     +    |      0|  0|  27|          27|          27|
    |p_Val2_5_fu_1053_p2                |     +    |      0|  0|  28|          28|          28|
    |sh_assign_1_fu_989_p2              |     +    |      0|  0|   9|           9|           4|
    |p_Val2_1_fu_348_p2                 |     -    |      0|  0|  27|          27|          27|
    |p_Val2_23_fu_794_p2                |     -    |      0|  0|  21|          21|          21|
    |p_Val2_34_fu_1233_p2               |     -    |      0|  0|  29|          29|          29|
    |sel_tmp_i_fu_1339_p2               |     -    |      0|  0|  16|           1|          16|
    |sin_out_V_fu_1333_p2               |     -    |      0|  0|  16|           1|          16|
    |tmp_17_i_fu_1168_p2                |     -    |      0|  0|   8|           1|           8|
    |tmp_4_i_fu_935_p2                  |     -    |      0|  0|   8|           1|           8|
    |tmp_8_i1_fu_1003_p2                |     -    |      0|  0|   9|           5|           9|
    |cos_adr_V_fu_1288_p3               |  Select  |      0|  0|  10|           1|          10|
    |p_Val2_1_i_fu_905_p3               |  Select  |      0|  0|  15|           1|          15|
    |p_Val2_21_mux_i_fu_761_p3          |  Select  |      0|  0|  14|           1|          13|
    |p_Val2_26_fu_977_p3                |  Select  |      0|  0|  28|           1|          28|
    |p_Val2_28_mux_i_fu_1121_p3         |  Select  |      0|  0|  28|           1|          27|
    |p_Val2_33_fu_1206_p3               |  Select  |      0|  0|  28|           1|          28|
    |p_Val2_41_fu_1145_p3               |  Select  |      0|  0|  28|           1|          28|
    |p_Val2_4_fu_1041_p3                |  Select  |      0|  0|  28|           1|          28|
    |p_Val2_i1_fu_768_p3                |  Select  |      0|  0|  15|           1|          15|
    |p_Val2_i2_fu_1129_p3               |  Select  |      0|  0|  29|           1|          29|
    |ph_out_i_V                         |  Select  |      0|  0|  12|           1|          12|
    |ph_out_q_V                         |  Select  |      0|  0|  12|           1|          12|
    |sh_assign_2_fu_1009_p3             |  Select  |      0|  0|   9|           1|           9|
    |sh_assign_3_fu_1174_p3             |  Select  |      0|  0|   8|           1|           8|
    |sh_assign_fu_941_p3                |  Select  |      0|  0|   8|           1|           8|
    |sin_adr_V_1_fu_1294_p3             |  Select  |      0|  0|  10|           1|          10|
    |ssdm_int_V_write_assign_fu_898_p3  |  Select  |      0|  0|  14|           1|          13|
    |tmp_10_fu_911_p3                   |  Select  |      0|  0|  14|           1|          14|
    |tmp_16_i_fu_1137_p3                |  Select  |      0|  0|  28|           1|          28|
    |tmp_28_fu_1405_p3                  |  Select  |      0|  0|  12|           1|          12|
    |tmp_32_fu_1446_p3                  |  Select  |      0|  0|  12|           1|          12|
    |tmp_33_fu_1454_p3                  |  Select  |      0|  0|  12|           1|          12|
    |tmp_3_fu_467_p3                    |  Select  |      0|  0|   1|           1|           1|
    |tmp_6_fu_620_p3                    |  Select  |      0|  0|   1|           1|           1|
    |tmp_9_fu_775_p3                    |  Select  |      0|  0|  14|           1|          14|
    |overflow_1_fu_540_p2               |    and   |      0|  0|   1|           1|           1|
    |overflow_2_fu_716_p2               |    and   |      0|  0|   1|           1|           1|
    |overflow_3_fu_854_p2               |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_408_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_i_fu_1357_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_i_fu_1369_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp_4_fu_610_p2                    |    and   |      0|  0|   1|           1|           1|
    |tmp_5_fu_458_p2                    |    and   |      0|  0|   1|           1|           1|
    |underflow_1_fu_562_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_2_fu_738_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_3_fu_878_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_4_fu_1097_p2             |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_432_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_11_i_fu_1031_p2                |   ashr   |      0|  0|  77|          28|          28|
    |tmp_20_i_fu_1197_p2                |   ashr   |      0|  0|  77|          28|          28|
    |tmp_7_i1_fu_967_p2                 |   ashr   |      0|  0|  77|          28|          28|
    |p_not38_i1_i_fu_420_p2             |   icmp   |      0|  0|   2|           2|           2|
    |p_not38_i_i1_fu_727_p2             |   icmp   |      0|  0|   2|           2|           2|
    |p_not38_i_i_fu_551_p2              |   icmp   |      0|  0|   2|           2|           2|
    |p_not38_i_i_i_fu_866_p2            |   icmp   |      0|  0|   2|           2|           2|
    |p_not_i1_i_fu_390_p2               |   icmp   |      0|  0|   2|           2|           1|
    |p_not_i_i9_fu_701_p2               |   icmp   |      0|  0|   2|           2|           1|
    |p_not_i_i_fu_525_p2                |   icmp   |      0|  0|   2|           2|           1|
    |p_not_i_i_i_fu_836_p2              |   icmp   |      0|  0|   2|           2|           1|
    |tmp_25_i_fu_1318_p2                |   icmp   |      0|  0|   2|           2|           1|
    |tmp_26_i_fu_1323_p2                |   icmp   |      0|  0|   2|           2|           1|
    |tmp_27_i_fu_1328_p2                |   icmp   |      0|  0|   2|           2|           2|
    |ap_sig_bdd_122                     |    or    |      0|  0|   1|           1|           1|
    |brmerge1_i_fu_893_p2               |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i1_i_fu_426_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i_i1_fu_732_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i_i_fu_556_p2            |    or    |      0|  0|   1|           1|           1|
    |brmerge39_i_i_i_fu_872_p2          |    or    |      0|  0|   1|           1|           1|
    |brmerge8_i_fu_447_p2               |    or    |      0|  0|   1|           1|           1|
    |brmerge9_i_fu_579_p2               |    or    |      0|  0|   1|           1|           1|
    |brmerge_i1_fu_1115_p2              |    or    |      0|  0|   1|           1|           1|
    |brmerge_i1_i_fu_396_p2             |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_fu_755_p2                |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i1_fu_706_p2             |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i1_i_fu_438_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i4_i_fu_842_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_fu_530_p2              |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i1_fu_743_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_fu_567_p2            |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_i_fu_884_p2          |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_1375_p2                 |    or    |      0|  0|   1|           1|           1|
    |sel_tmp3_demorgan_i_fu_1345_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_615_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp_s_fu_463_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp_10_i_fu_1025_p2                |    shl   |      0|  0|  89|          32|          32|
    |tmp_19_i_fu_1191_p2                |    shl   |      0|  0|  89|          32|          32|
    |tmp_6_i2_fu_961_p2                 |    shl   |      0|  0|  89|          32|          32|
    |brmerge_i_i_i2_fu_1103_p2          |    xor   |      0|  0|   1|           1|           1|
    |cos_adr_V_3_fu_1283_p2             |    xor   |      0|  0|  10|          10|           2|
    |isneg_not_i_fu_1109_p2             |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i1_i_fu_414_p2    |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i_i1_fu_722_p2    |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i_i_fu_546_p2     |    xor   |      0|  0|   2|           1|           2|
    |newsignbit_0_not_i_i_i_fu_860_p2   |    xor   |      0|  0|   2|           1|           2|
    |not_brmerge_i_i1_i_fu_452_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_brmerge_i_i_i_fu_604_p2        |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp3_i_fu_1351_p2              |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_i_fu_1363_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_15_i_fu_1091_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_3_i1_fu_848_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_5_i_fu_402_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_7_i_fu_535_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_8_i_fu_711_p2                  |    xor   |      0|  0|   2|           1|           2|
    |underflow_1_not_i_fu_573_p2        |    xor   |      0|  0|   2|           1|           2|
    |underflow_4_not_i_fu_888_p2        |    xor   |      0|  0|   2|           1|           2|
    |underflow_not_i1_fu_749_p2         |    xor   |      0|  0|   2|           1|           2|
    |underflow_not_i_fu_442_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1219|         470|         879|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  10|         16|    1|         16|
    |grp_fu_276_p0  |  16|          7|   16|        112|
    |grp_fu_276_p1  |  12|          7|   12|         84|
    |loop_integ_V   |  28|          2|   28|         56|
    +---------------+----+-----------+-----+-----------+
    |Total          |  66|         32|   57|        268|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |OP1_V_i_cast_reg_1471    |  27|   0|   27|          0|
    |OP2_V_1_i_cast_reg_1481  |  27|   0|   27|          0|
    |OP2_V_i_cast_reg_1476    |  27|   0|   27|          0|
    |ap_CS_fsm                |  15|   0|   15|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_reg_V                  |  28|   0|   28|          0|
    |isNeg_2_reg_1636         |   1|   0|    1|          0|
    |isneg_1_reg_1527         |   1|   0|    1|          0|
    |isneg_2_reg_1562         |   1|   0|    1|          0|
    |loop_integ_V_preg        |  28|   0|   28|          0|
    |msb_V_reg_1647           |   2|   0|    2|          0|
    |newsignbit_1_reg_1533    |   1|   0|    1|          0|
    |newsignbit_2_reg_1574    |   1|   0|    1|          0|
    |newsignbit_reg_1497      |   1|   0|    1|          0|
    |overflow_3_reg_1607      |   1|   0|    1|          0|
    |overflow_reg_1503        |   1|   0|    1|          0|
    |p_Result_1_i_reg_1541    |   2|   0|    2|          0|
    |p_Result_i8_reg_1580     |   2|   0|    2|          0|
    |p_Val2_24_reg_1601       |  14|   0|   14|          0|
    |p_Val2_26_reg_1620       |  28|   0|   28|          0|
    |p_Val2_4_reg_1625        |  28|   0|   28|          0|
    |p_Val2_9_reg_1568        |  14|   0|   14|          0|
    |phase_angle_V            |  16|   0|   16|          0|
    |reg_312                  |  16|   0|   16|          0|
    |reg_316                  |  27|   0|   27|          0|
    |sd_out_i_V_reg_1491      |  16|   0|   16|          0|
    |sd_out_q_V_reg_1521      |  16|   0|   16|          0|
    |sh_assign_3_reg_1641     |   8|   0|    8|          0|
    |sin_adr_V_reg_1660       |  10|   0|   10|          0|
    |tmp_16_i_reg_1630        |  28|   0|   28|          0|
    |tmp_1_reg_1486           |  27|   0|   27|          0|
    |tmp_26_reg_1654          |   1|   0|    1|          0|
    |tmp_3_reg_1516           |   1|   0|    1|          0|
    |tmp_6_reg_1547           |   1|   0|    1|          0|
    |tmp_9_reg_1596           |  14|   0|   14|          0|
    |underflow_3_reg_1613     |   1|   0|    1|          0|
    |underflow_reg_1509       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 434|   0|  434|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_start             |  in |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_done              | out |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_idle              | out |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|ap_ready             | out |    1| ap_ctrl_hs | qam_dem_top_mounstrito | return value |
|din_i_V              |  in |   16|   ap_none  |         din_i_V        |    scalar    |
|din_q_V              |  in |   16|   ap_none  |         din_q_V        |    scalar    |
|dout_mix_i_V         | out |   16|   ap_vld   |      dout_mix_i_V      |    pointer   |
|dout_mix_i_V_ap_vld  | out |    1|   ap_vld   |      dout_mix_i_V      |    pointer   |
|dout_mix_q_V         | out |   16|   ap_vld   |      dout_mix_q_V      |    pointer   |
|dout_mix_q_V_ap_vld  | out |    1|   ap_vld   |      dout_mix_q_V      |    pointer   |
|ph_in_i_V            |  in |   12|   ap_none  |        ph_in_i_V       |    scalar    |
|ph_in_q_V            |  in |   12|   ap_none  |        ph_in_q_V       |    scalar    |
|ph_out_i_V           | out |   12|   ap_vld   |       ph_out_i_V       |    pointer   |
|ph_out_i_V_ap_vld    | out |    1|   ap_vld   |       ph_out_i_V       |    pointer   |
|ph_out_q_V           | out |   12|   ap_vld   |       ph_out_q_V       |    pointer   |
|ph_out_q_V_ap_vld    | out |    1|   ap_vld   |       ph_out_q_V       |    pointer   |
|loop_integ_V         | out |   28|   ap_vld   |      loop_integ_V      |    pointer   |
|loop_integ_V_ap_vld  | out |    1|   ap_vld   |      loop_integ_V      |    pointer   |
|control_lf_p         |  in |    8|   ap_none  |      control_lf_p      |    scalar    |
|control_lf_i         |  in |    8|   ap_none  |      control_lf_i      |    scalar    |
|control_lf_out_gain  |  in |    8|   ap_none  |   control_lf_out_gain  |    scalar    |
|control_reg_clr      |  in |    1|   ap_none  |     control_reg_clr    |    scalar    |
|control_reg_init_V   |  in |   28|   ap_none  |   control_reg_init_V   |    scalar    |
+---------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
* FSM state operations: 

 <State 1>: 8.11ns
ST_1: ph_in_i_V_read [1/1] 0.00ns
:6  %ph_in_i_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %ph_in_i_V)

ST_1: din_i_V_read [1/1] 0.00ns
:8  %din_i_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %din_i_V)

ST_1: OP1_V_i_cast [1/1] 0.00ns
:10  %OP1_V_i_cast = sext i16 %din_i_V_read to i27

ST_1: OP2_V_i_cast [1/1] 0.00ns
:11  %OP2_V_i_cast = sext i12 %ph_in_i_V_read to i27

ST_1: p_Val2_s [2/2] 8.11ns
:12  %p_Val2_s = mul i27 %OP1_V_i_cast, %OP2_V_i_cast


 <State 2>: 8.11ns
ST_2: ph_in_q_V_read [1/1] 0.00ns
:5  %ph_in_q_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %ph_in_q_V)

ST_2: din_q_V_read [1/1] 0.00ns
:7  %din_q_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %din_q_V)

ST_2: p_Val2_s [1/2] 8.11ns
:12  %p_Val2_s = mul i27 %OP1_V_i_cast, %OP2_V_i_cast

ST_2: OP2_V_1_i_cast [1/1] 0.00ns
:13  %OP2_V_1_i_cast = sext i12 %ph_in_q_V_read to i27

ST_2: tmp_1 [1/1] 0.00ns
:14  %tmp_1 = sext i16 %din_q_V_read to i27

ST_2: tmp [1/1] 0.00ns
:15  %tmp = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %p_Val2_s, i32 11, i32 26)

ST_2: tmp_i_cast [2/2] 8.11ns
:17  %tmp_i_cast = mul i27 %tmp_1, %OP2_V_1_i_cast


 <State 3>: 8.11ns
ST_3: tmp_i_cast [1/2] 8.11ns
:17  %tmp_i_cast = mul i27 %tmp_1, %OP2_V_1_i_cast

ST_3: p_Val2_2 [2/2] 8.11ns
:20  %p_Val2_2 = mul i27 %OP1_V_i_cast, %OP2_V_1_i_cast


 <State 4>: 8.65ns
ST_4: tmp_6_i [1/1] 0.00ns
:16  %tmp_6_i = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %tmp, i11 0)

ST_4: p_Val2_1 [1/1] 5.55ns
:18  %p_Val2_1 = sub i27 %tmp_6_i, %tmp_i_cast

ST_4: sd_out_i_V [1/1] 0.00ns
:19  %sd_out_i_V = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %p_Val2_1, i32 11, i32 26)

ST_4: p_Val2_2 [1/2] 8.11ns
:20  %p_Val2_2 = mul i27 %OP1_V_i_cast, %OP2_V_1_i_cast

ST_4: tmp_2 [1/1] 0.00ns
:21  %tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %p_Val2_2, i32 11, i32 26)

ST_4: tmp_4_i_cast [2/2] 8.11ns
:23  %tmp_4_i_cast = mul i27 %tmp_1, %OP2_V_i_cast

ST_4: isneg [1/1] 0.00ns
:26  %isneg = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_1, i32 26)

ST_4: newsignbit [1/1] 0.00ns
:27  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_1, i32 24)

ST_4: p_Result_i [1/1] 0.00ns
:28  %p_Result_i = call i2 @_ssdm_op_PartSelect.i2.i27.i32.i32(i27 %p_Val2_1, i32 25, i32 26)

ST_4: p_not_i1_i [1/1] 1.26ns
:29  %p_not_i1_i = icmp ne i2 %p_Result_i, 0

ST_4: brmerge_i1_i [1/1] 0.92ns
:30  %brmerge_i1_i = or i1 %newsignbit, %p_not_i1_i

ST_4: tmp_5_i [1/1] 0.92ns
:31  %tmp_5_i = xor i1 %isneg, true

ST_4: overflow [1/1] 0.92ns
:32  %overflow = and i1 %brmerge_i1_i, %tmp_5_i

ST_4: newsignbit_0_not_i1_i [1/1] 0.92ns
:33  %newsignbit_0_not_i1_i = xor i1 %newsignbit, true

ST_4: p_not38_i1_i [1/1] 1.26ns
:34  %p_not38_i1_i = icmp ne i2 %p_Result_i, -1

ST_4: brmerge39_i1_i [1/1] 0.92ns
:35  %brmerge39_i1_i = or i1 %p_not38_i1_i, %newsignbit_0_not_i1_i

ST_4: underflow [1/1] 0.92ns
:36  %underflow = and i1 %brmerge39_i1_i, %isneg


 <State 5>: 8.11ns
ST_5: tmp_4_i_cast [1/2] 8.11ns
:23  %tmp_4_i_cast = mul i27 %tmp_1, %OP2_V_i_cast

ST_5: brmerge_i_i1_i [1/1] 0.92ns
:37  %brmerge_i_i1_i = or i1 %underflow, %overflow

ST_5: underflow_not_i [1/1] 0.92ns
:38  %underflow_not_i = xor i1 %underflow, true

ST_5: brmerge8_i [1/1] 0.92ns
:39  %brmerge8_i = or i1 %overflow, %underflow_not_i

ST_5: not_brmerge_i_i1_i [1/1] 0.92ns
:54  %not_brmerge_i_i1_i = xor i1 %brmerge_i_i1_i, true

ST_5: tmp_5 [1/1] 0.92ns
:55  %tmp_5 = and i1 %newsignbit, %not_brmerge_i_i1_i

ST_5: tmp_s [1/1] 0.92ns
:56  %tmp_s = or i1 %underflow, %newsignbit

ST_5: tmp_3 [1/1] 0.92ns
:57  %tmp_3 = select i1 %brmerge8_i, i1 %tmp_5, i1 %tmp_s


 <State 6>: 5.55ns
ST_6: tmp_3_i [1/1] 0.00ns
:22  %tmp_3_i = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %tmp_2, i11 0)

ST_6: p_Val2_3 [1/1] 5.55ns
:24  %p_Val2_3 = add i27 %tmp_3_i, %tmp_4_i_cast

ST_6: sd_out_q_V [1/1] 0.00ns
:25  %sd_out_q_V = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %p_Val2_3, i32 11, i32 26)

ST_6: isneg_1 [1/1] 0.00ns
:40  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_3, i32 26)

ST_6: newsignbit_1 [1/1] 0.00ns
:41  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_3, i32 24)

ST_6: p_Result_1_i [1/1] 0.00ns
:42  %p_Result_1_i = call i2 @_ssdm_op_PartSelect.i2.i27.i32.i32(i27 %p_Val2_3, i32 25, i32 26)


 <State 7>: 8.11ns
ST_7: p_not_i_i [1/1] 1.26ns
:43  %p_not_i_i = icmp ne i2 %p_Result_1_i, 0

ST_7: brmerge_i_i [1/1] 0.92ns
:44  %brmerge_i_i = or i1 %newsignbit_1, %p_not_i_i

ST_7: tmp_7_i [1/1] 0.92ns
:45  %tmp_7_i = xor i1 %isneg_1, true

ST_7: overflow_1 [1/1] 0.92ns
:46  %overflow_1 = and i1 %brmerge_i_i, %tmp_7_i

ST_7: newsignbit_0_not_i_i [1/1] 0.92ns
:47  %newsignbit_0_not_i_i = xor i1 %newsignbit_1, true

ST_7: p_not38_i_i [1/1] 1.26ns
:48  %p_not38_i_i = icmp ne i2 %p_Result_1_i, -1

ST_7: brmerge39_i_i [1/1] 0.92ns
:49  %brmerge39_i_i = or i1 %p_not38_i_i, %newsignbit_0_not_i_i

ST_7: underflow_1 [1/1] 0.92ns
:50  %underflow_1 = and i1 %brmerge39_i_i, %isneg_1

ST_7: brmerge_i_i_i [1/1] 0.92ns
:51  %brmerge_i_i_i = or i1 %underflow_1, %overflow_1

ST_7: underflow_1_not_i [1/1] 0.92ns
:52  %underflow_1_not_i = xor i1 %underflow_1, true

ST_7: brmerge9_i [1/1] 0.92ns
:53  %brmerge9_i = or i1 %overflow_1, %underflow_1_not_i

ST_7: tmp_i2 [1/1] 0.00ns
:58  %tmp_i2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_3, i1 true)

ST_7: p_Result_s [1/1] 0.00ns
:59  %p_Result_s = call i5 @_ssdm_op_PartSet.i5.i5.i2.i32.i32(i5 undef, i2 %tmp_i2, i32 3, i32 4)

ST_7: not_brmerge_i_i_i [1/1] 0.92ns
:60  %not_brmerge_i_i_i = xor i1 %brmerge_i_i_i, true

ST_7: tmp_4 [1/1] 0.92ns
:61  %tmp_4 = and i1 %newsignbit_1, %not_brmerge_i_i_i

ST_7: tmp_8 [1/1] 0.92ns
:62  %tmp_8 = or i1 %underflow_1, %newsignbit_1

ST_7: tmp_6 [1/1] 0.92ns
:63  %tmp_6 = select i1 %brmerge9_i, i1 %tmp_4, i1 %tmp_8

ST_7: OP1_V [1/1] 0.00ns
:66  %OP1_V = sext i5 %p_Result_s to i21

ST_7: OP2_V [1/1] 0.00ns
:67  %OP2_V = sext i16 %sd_out_q_V to i21

ST_7: p_Val2_8 [2/2] 8.11ns
:68  %p_Val2_8 = mul i21 %OP2_V, %OP1_V

ST_7: stg_81 [1/1] 0.00ns
:207  call void @_ssdm_op_Write.ap_auto.i16P(i16* %dout_mix_q_V, i16 %sd_out_q_V)


 <State 8>: 8.11ns
ST_8: tmp_1_i3 [1/1] 0.00ns
:64  %tmp_1_i3 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_6, i1 true)

ST_8: p_Result_2 [1/1] 0.00ns
:65  %p_Result_2 = call i5 @_ssdm_op_PartSet.i5.i5.i2.i32.i32(i5 undef, i2 %tmp_1_i3, i32 3, i32 4)

ST_8: p_Val2_8 [1/2] 8.11ns
:68  %p_Val2_8 = mul i21 %OP2_V, %OP1_V

ST_8: isneg_2 [1/1] 0.00ns
:69  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_8, i32 20)

ST_8: p_Val2_9 [1/1] 0.00ns
:70  %p_Val2_9 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %p_Val2_8, i32 5, i32 18)

ST_8: newsignbit_2 [1/1] 0.00ns
:71  %newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_8, i32 18)

ST_8: p_Result_i8 [1/1] 0.00ns
:72  %p_Result_i8 = call i2 @_ssdm_op_PartSelect.i2.i21.i32.i32(i21 %p_Val2_8, i32 19, i32 20)

ST_8: OP1_V_1 [1/1] 0.00ns
:86  %OP1_V_1 = sext i5 %p_Result_2 to i21

ST_8: OP2_V_1 [1/1] 0.00ns
:87  %OP2_V_1 = sext i16 %sd_out_i_V to i21

ST_8: p_Val2_18 [2/2] 8.11ns
:88  %p_Val2_18 = mul i21 %OP2_V_1, %OP1_V_1

ST_8: stg_92 [1/1] 0.00ns
:206  call void @_ssdm_op_Write.ap_auto.i16P(i16* %dout_mix_i_V, i16 %sd_out_i_V)


 <State 9>: 8.11ns
ST_9: p_not_i_i9 [1/1] 1.26ns
:73  %p_not_i_i9 = icmp ne i2 %p_Result_i8, 0

ST_9: brmerge_i_i1 [1/1] 0.92ns
:74  %brmerge_i_i1 = or i1 %newsignbit_2, %p_not_i_i9

ST_9: tmp_8_i [1/1] 0.92ns
:75  %tmp_8_i = xor i1 %isneg_2, true

ST_9: overflow_2 [1/1] 0.92ns
:76  %overflow_2 = and i1 %brmerge_i_i1, %tmp_8_i

ST_9: newsignbit_0_not_i_i1 [1/1] 0.92ns
:77  %newsignbit_0_not_i_i1 = xor i1 %newsignbit_2, true

ST_9: p_not38_i_i1 [1/1] 1.26ns
:78  %p_not38_i_i1 = icmp ne i2 %p_Result_i8, -1

ST_9: brmerge39_i_i1 [1/1] 0.92ns
:79  %brmerge39_i_i1 = or i1 %p_not38_i_i1, %newsignbit_0_not_i_i1

ST_9: underflow_2 [1/1] 0.92ns
:80  %underflow_2 = and i1 %brmerge39_i_i1, %isneg_2

ST_9: brmerge_i_i_i1 [1/1] 0.92ns
:81  %brmerge_i_i_i1 = or i1 %underflow_2, %overflow_2

ST_9: underflow_not_i1 [1/1] 0.92ns
:82  %underflow_not_i1 = xor i1 %underflow_2, true

ST_9: brmerge_i [1/1] 0.92ns
:83  %brmerge_i = or i1 %overflow_2, %underflow_not_i1

ST_9: p_Val2_21_mux_i [1/1] 0.92ns
:84  %p_Val2_21_mux_i = select i1 %brmerge_i_i_i1, i14 8191, i14 %p_Val2_9

ST_9: p_Val2_i1 [1/1] 0.92ns
:85  %p_Val2_i1 = select i1 %underflow_2, i14 -8192, i14 %p_Val2_9

ST_9: p_Val2_18 [1/2] 8.11ns
:88  %p_Val2_18 = mul i21 %OP2_V_1, %OP1_V_1

ST_9: tmp_9 [1/1] 0.92ns
:89  %tmp_9 = select i1 %brmerge_i, i14 %p_Val2_21_mux_i, i14 %p_Val2_i1


 <State 10>: 8.65ns
ST_10: tmp_1_i1 [1/1] 0.00ns
:90  %tmp_1_i1 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %tmp_9, i5 0)

ST_10: tmp_10_cast_i [1/1] 0.00ns
:91  %tmp_10_cast_i = sext i19 %tmp_1_i1 to i21

ST_10: p_Val2_23 [1/1] 5.55ns
:92  %p_Val2_23 = sub i21 %tmp_10_cast_i, %p_Val2_18

ST_10: isneg_3 [1/1] 0.00ns
:93  %isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_23, i32 20)

ST_10: p_Val2_24 [1/1] 0.00ns
:94  %p_Val2_24 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %p_Val2_23, i32 5, i32 18)

ST_10: newsignbit_3 [1/1] 0.00ns
:95  %newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_23, i32 18)

ST_10: tmp_7 [1/1] 0.00ns
:96  %tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i21.i32.i32(i21 %p_Val2_23, i32 19, i32 20)

ST_10: p_not_i_i_i [1/1] 1.26ns
:97  %p_not_i_i_i = icmp ne i2 %tmp_7, 0

ST_10: brmerge_i_i4_i [1/1] 0.92ns
:98  %brmerge_i_i4_i = or i1 %newsignbit_3, %p_not_i_i_i

ST_10: tmp_3_i1 [1/1] 0.92ns
:99  %tmp_3_i1 = xor i1 %isneg_3, true

ST_10: overflow_3 [1/1] 0.92ns
:100  %overflow_3 = and i1 %brmerge_i_i4_i, %tmp_3_i1

ST_10: newsignbit_0_not_i_i_i [1/1] 0.92ns
:101  %newsignbit_0_not_i_i_i = xor i1 %newsignbit_3, true

ST_10: p_not38_i_i_i [1/1] 1.26ns
:102  %p_not38_i_i_i = icmp ne i2 %tmp_7, -1

ST_10: brmerge39_i_i_i [1/1] 0.92ns
:103  %brmerge39_i_i_i = or i1 %p_not38_i_i_i, %newsignbit_0_not_i_i_i

ST_10: underflow_3 [1/1] 0.92ns
:104  %underflow_3 = and i1 %brmerge39_i_i_i, %isneg_3


 <State 11>: 8.00ns
ST_11: control_lf_i_read [1/1] 0.00ns
:3  %control_lf_i_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %control_lf_i)

ST_11: control_lf_p_read [1/1] 0.00ns
:4  %control_lf_p_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %control_lf_p)

ST_11: brmerge_i_i_i_i [1/1] 0.92ns
:105  %brmerge_i_i_i_i = or i1 %underflow_3, %overflow_3

ST_11: underflow_4_not_i [1/1] 0.92ns
:106  %underflow_4_not_i = xor i1 %underflow_3, true

ST_11: brmerge1_i [1/1] 0.92ns
:107  %brmerge1_i = or i1 %overflow_3, %underflow_4_not_i

ST_11: ssdm_int_V_write_assign [1/1] 0.92ns
:108  %ssdm_int_V_write_assign = select i1 %brmerge_i_i_i_i, i14 8191, i14 %p_Val2_24

ST_11: p_Val2_1_i [1/1] 0.92ns
:109  %p_Val2_1_i = select i1 %underflow_3, i14 -8192, i14 %p_Val2_24

ST_11: tmp_10 [1/1] 0.92ns
:110  %tmp_10 = select i1 %brmerge1_i, i14 %ssdm_int_V_write_assign, i14 %p_Val2_1_i

ST_11: tmp_i1 [1/1] 0.00ns
:111  %tmp_i1 = call i28 @_ssdm_op_BitConcatenate.i28.i14.i14(i14 %tmp_10, i14 0)

ST_11: isNeg [1/1] 0.00ns
:112  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %control_lf_p_read, i32 7)

ST_11: tmp_4_i [1/1] 1.65ns
:113  %tmp_4_i = sub i8 0, %control_lf_p_read

ST_11: sh_assign [1/1] 0.92ns
:114  %sh_assign = select i1 %isNeg, i8 %tmp_4_i, i8 %control_lf_p_read

ST_11: sh_assign_1_cast6_i [1/1] 0.00ns
:115  %sh_assign_1_cast6_i = zext i8 %sh_assign to i28

ST_11: sh_assign_1_cast_i [1/1] 0.00ns
:116  %sh_assign_1_cast_i = zext i8 %sh_assign to i32

ST_11: tmp_5_i1 [1/1] 0.00ns
:117  %tmp_5_i1 = sext i28 %tmp_i1 to i32

ST_11: tmp_6_i2 [1/1] 4.32ns
:118  %tmp_6_i2 = shl i32 %tmp_5_i1, %sh_assign_1_cast_i

ST_11: tmp_7_i1 [1/1] 4.32ns
:119  %tmp_7_i1 = ashr i28 %tmp_i1, %sh_assign_1_cast6_i

ST_11: tmp_16 [1/1] 0.00ns
:120  %tmp_16 = trunc i32 %tmp_6_i2 to i28

ST_11: p_Val2_26 [1/1] 0.92ns
:121  %p_Val2_26 = select i1 %isNeg, i28 %tmp_16, i28 %tmp_7_i1

ST_11: tmp_19_cast_i [1/1] 0.00ns
:122  %tmp_19_cast_i = sext i8 %control_lf_i_read to i9

ST_11: sh_assign_1 [1/1] 1.65ns
:123  %sh_assign_1 = add i9 %tmp_19_cast_i, 9

ST_11: isNeg_1 [1/1] 0.00ns
:124  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_1, i32 8)

ST_11: tmp_8_i1 [1/1] 1.65ns
:125  %tmp_8_i1 = sub i9 -9, %tmp_19_cast_i

ST_11: sh_assign_2 [1/1] 0.92ns
:126  %sh_assign_2 = select i1 %isNeg_1, i9 %tmp_8_i1, i9 %sh_assign_1

ST_11: sh_assign_3_cast5_i [1/1] 0.00ns
:127  %sh_assign_3_cast5_i = sext i9 %sh_assign_2 to i28

ST_11: sh_assign_3_cast_i [1/1] 0.00ns
:128  %sh_assign_3_cast_i = sext i9 %sh_assign_2 to i32

ST_11: tmp_10_i [1/1] 4.32ns
:129  %tmp_10_i = shl i32 %tmp_5_i1, %sh_assign_3_cast_i

ST_11: tmp_11_i [1/1] 4.32ns
:130  %tmp_11_i = ashr i28 %tmp_i1, %sh_assign_3_cast5_i

ST_11: tmp_18 [1/1] 0.00ns
:131  %tmp_18 = trunc i32 %tmp_10_i to i28

ST_11: p_Val2_4 [1/1] 0.92ns
:132  %p_Val2_4 = select i1 %isNeg_1, i28 %tmp_18, i28 %tmp_11_i


 <State 12>: 7.78ns
ST_12: control_reg_init_V_read [1/1] 0.00ns
:0  %control_reg_init_V_read = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %control_reg_init_V)

ST_12: control_reg_clr_read [1/1] 0.00ns
:1  %control_reg_clr_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %control_reg_clr)

ST_12: control_lf_out_gain_read [1/1] 0.00ns
:2  %control_lf_out_gain_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %control_lf_out_gain)

ST_12: p_Val2_25 [1/1] 0.00ns
:133  %p_Val2_25 = load i28* @i_reg_V, align 4

ST_12: p_Val2_5 [1/1] 2.05ns
:134  %p_Val2_5 = add i28 %p_Val2_25, %p_Val2_4

ST_12: tmp_12_i [1/1] 0.00ns
:135  %tmp_12_i = sext i28 %p_Val2_5 to i29

ST_12: tmp_13_i [1/1] 0.00ns
:136  %tmp_13_i = sext i28 %p_Val2_26 to i29

ST_12: p_Val2_27 [1/1] 2.05ns
:137  %p_Val2_27 = add i29 %tmp_12_i, %tmp_13_i

ST_12: isneg_4 [1/1] 0.00ns
:138  %isneg_4 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_27, i32 28)

ST_12: p_Val2_29 [1/1] 0.00ns
:139  %p_Val2_29 = trunc i29 %p_Val2_27 to i28

ST_12: newsignbit_4 [1/1] 0.00ns
:140  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_27, i32 27)

ST_12: tmp_15_i [1/1] 0.92ns
:141  %tmp_15_i = xor i1 %newsignbit_4, true

ST_12: underflow_4 [1/1] 0.92ns
:142  %underflow_4 = and i1 %isneg_4, %tmp_15_i

ST_12: brmerge_i_i_i2 [1/1] 0.92ns
:143  %brmerge_i_i_i2 = xor i1 %isneg_4, %newsignbit_4

ST_12: isneg_not_i [1/1] 0.92ns
:144  %isneg_not_i = xor i1 %isneg_4, true

ST_12: brmerge_i1 [1/1] 0.92ns
:145  %brmerge_i1 = or i1 %newsignbit_4, %isneg_not_i

ST_12: p_Val2_28_mux_i [1/1] 0.92ns
:146  %p_Val2_28_mux_i = select i1 %brmerge_i_i_i2, i28 134217727, i28 %p_Val2_29

ST_12: p_Val2_i2 [1/1] 0.92ns
:147  %p_Val2_i2 = select i1 %underflow_4, i28 -134217728, i28 %p_Val2_29

ST_12: tmp_16_i [1/1] 0.92ns
:148  %tmp_16_i = select i1 %brmerge_i1, i28 %p_Val2_28_mux_i, i28 %p_Val2_i2

ST_12: p_Val2_41 [1/1] 0.92ns
:149  %p_Val2_41 = select i1 %control_reg_clr_read, i28 %control_reg_init_V_read, i28 %p_Val2_5

ST_12: stg_173 [1/1] 0.00ns
:150  store i28 %p_Val2_41, i28* @i_reg_V, align 4

ST_12: isNeg_2 [1/1] 0.00ns
:151  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %control_lf_out_gain_read, i32 7)

ST_12: tmp_17_i [1/1] 1.65ns
:152  %tmp_17_i = sub i8 0, %control_lf_out_gain_read

ST_12: sh_assign_3 [1/1] 0.92ns
:153  %sh_assign_3 = select i1 %isNeg_2, i8 %tmp_17_i, i8 %control_lf_out_gain_read

ST_12: stg_177 [1/1] 0.00ns
:208  call void @_ssdm_op_Write.ap_auto.i28P(i28* %loop_integ_V, i28 %p_Val2_41)


 <State 13>: 7.29ns
ST_13: sh_assign_5_cast3_i [1/1] 0.00ns
:154  %sh_assign_5_cast3_i = zext i8 %sh_assign_3 to i28

ST_13: sh_assign_5_cast_i [1/1] 0.00ns
:155  %sh_assign_5_cast_i = zext i8 %sh_assign_3 to i32

ST_13: tmp_18_i [1/1] 0.00ns
:156  %tmp_18_i = sext i28 %tmp_16_i to i32

ST_13: tmp_19_i [1/1] 4.32ns
:157  %tmp_19_i = shl i32 %tmp_18_i, %sh_assign_5_cast_i

ST_13: tmp_20_i [1/1] 4.32ns
:158  %tmp_20_i = ashr i28 %tmp_16_i, %sh_assign_5_cast3_i

ST_13: tmp_25 [1/1] 0.00ns
:159  %tmp_25 = trunc i32 %tmp_19_i to i28

ST_13: p_Val2_33 [1/1] 0.92ns
:160  %p_Val2_33 = select i1 %isNeg_2, i28 %tmp_25, i28 %tmp_20_i

ST_13: p_Val2_32 [1/1] 0.00ns
:161  %p_Val2_32 = load i16* @phase_angle_V, align 2

ST_13: tmp_i2_15 [1/1] 0.00ns
:162  %tmp_i2_15 = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %p_Val2_32, i11 0)

ST_13: tmp_35_cast_i [1/1] 0.00ns
:163  %tmp_35_cast_i = sext i27 %tmp_i2_15 to i29

ST_13: tmp_21_i [1/1] 0.00ns
:164  %tmp_21_i = zext i28 %p_Val2_33 to i29

ST_13: p_Val2_34 [1/1] 2.05ns
:165  %p_Val2_34 = sub i29 %tmp_35_cast_i, %tmp_21_i

ST_13: p_Val2_35 [1/1] 0.00ns
:166  %p_Val2_35 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %p_Val2_34, i32 11, i32 26)

ST_13: stg_191 [1/1] 0.00ns
:167  store i16 %p_Val2_35, i16* @phase_angle_V, align 2

ST_13: msb_V [1/1] 0.00ns
:168  %msb_V = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %p_Val2_34, i32 25, i32 26)

ST_13: tmp_26 [1/1] 0.00ns
:169  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %p_Val2_34, i32 25)

ST_13: sin_adr_V [1/1] 0.00ns
:170  %sin_adr_V = call i10 @_ssdm_op_PartSelect.i10.i29.i32.i32(i29 %p_Val2_34, i32 15, i32 24)


 <State 14>: 4.23ns
ST_14: cos_adr_V_3 [1/1] 0.92ns
:171  %cos_adr_V_3 = xor i10 %sin_adr_V, -1

ST_14: cos_adr_V [1/1] 0.92ns
:172  %cos_adr_V = select i1 %tmp_26, i10 %cos_adr_V_3, i10 %sin_adr_V

ST_14: sin_adr_V_1 [1/1] 0.92ns
:173  %sin_adr_V_1 = select i1 %tmp_26, i10 %sin_adr_V, i10 %cos_adr_V_3

ST_14: tmp_23_i [1/1] 0.00ns
:174  %tmp_23_i = zext i10 %cos_adr_V to i64

ST_14: cos_lut_addr [1/1] 0.00ns
:175  %cos_lut_addr = getelementptr [1024 x i15]* @cos_lut, i64 0, i64 %tmp_23_i

ST_14: cos_out_V [2/2] 2.39ns
:176  %cos_out_V = load i15* %cos_lut_addr, align 2

ST_14: tmp_24_i [1/1] 0.00ns
:178  %tmp_24_i = zext i10 %sin_adr_V_1 to i64

ST_14: cos_lut_addr_1 [1/1] 0.00ns
:179  %cos_lut_addr_1 = getelementptr [1024 x i15]* @cos_lut, i64 0, i64 %tmp_24_i

ST_14: sin_out_V_3 [2/2] 2.39ns
:180  %sin_out_V_3 = load i15* %cos_lut_addr_1, align 2


 <State 15>: 6.04ns
ST_15: stg_204 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_15: cos_out_V [1/2] 2.39ns
:176  %cos_out_V = load i15* %cos_lut_addr, align 2

ST_15: p_Val2_32_cast_i [1/1] 0.00ns
:177  %p_Val2_32_cast_i = zext i15 %cos_out_V to i16

ST_15: sin_out_V_3 [1/2] 2.39ns
:180  %sin_out_V_3 = load i15* %cos_lut_addr_1, align 2

ST_15: p_Val2_31_cast_i [1/1] 0.00ns
:181  %p_Val2_31_cast_i = zext i15 %sin_out_V_3 to i16

ST_15: tmp_25_i [1/1] 1.26ns
:182  %tmp_25_i = icmp eq i2 %msb_V, 1

ST_15: tmp_26_i [1/1] 1.26ns
:183  %tmp_26_i = icmp eq i2 %msb_V, 0

ST_15: tmp_27_i [1/1] 1.26ns
:184  %tmp_27_i = icmp eq i2 %msb_V, -1

ST_15: sin_out_V [1/1] 1.81ns
:185  %sin_out_V = sub i16 0, %p_Val2_31_cast_i

ST_15: sel_tmp_i [1/1] 1.81ns
:186  %sel_tmp_i = sub i16 0, %p_Val2_32_cast_i

ST_15: sel_tmp3_demorgan_i [1/1] 0.92ns
:187  %sel_tmp3_demorgan_i = or i1 %tmp_25_i, %tmp_26_i

ST_15: sel_tmp3_i [1/1] 0.92ns
:188  %sel_tmp3_i = xor i1 %sel_tmp3_demorgan_i, true

ST_15: sel_tmp4_i [1/1] 0.92ns
:189  %sel_tmp4_i = and i1 %tmp_27_i, %sel_tmp3_i

ST_15: sel_tmp6_i [1/1] 0.92ns
:190  %sel_tmp6_i = xor i1 %tmp_25_i, true

ST_15: sel_tmp7_i [1/1] 0.92ns
:191  %sel_tmp7_i = and i1 %tmp_26_i, %sel_tmp6_i

ST_15: or_cond [1/1] 0.92ns
:192  %or_cond = or i1 %sel_tmp7_i, %sel_tmp4_i

ST_15: tmp_11 [1/1] 0.00ns
:193  %tmp_11 = call i11 @_ssdm_op_PartSelect.i11.i15.i32.i32(i15 %cos_out_V, i32 4, i32 14)

ST_15: tmp_12 [1/1] 0.00ns
:194  %tmp_12 = zext i11 %tmp_11 to i12

ST_15: tmp_27 [1/1] 0.00ns
:195  %tmp_27 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %sel_tmp_i, i32 4, i32 15)

ST_15: tmp_28 [1/1] 0.92ns
:196  %tmp_28 = select i1 %sel_tmp4_i, i12 %tmp_12, i12 %tmp_27

ST_15: t_ph_out_i_V [1/1] 0.92ns
:197  %t_ph_out_i_V = select i1 %sel_tmp7_i, i12 %tmp_12, i12 %tmp_28

ST_15: tmp_29 [1/1] 0.00ns
:198  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i15.i32.i32(i15 %sin_out_V_3, i32 4, i32 14)

ST_15: tmp_30 [1/1] 0.00ns
:199  %tmp_30 = zext i11 %tmp_29 to i12

ST_15: tmp_31 [1/1] 0.00ns
:200  %tmp_31 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %sin_out_V, i32 4, i32 15)

ST_15: tmp_32 [1/1] 0.92ns
:201  %tmp_32 = select i1 %sel_tmp7_i, i12 %tmp_30, i12 %tmp_31

ST_15: tmp_33 [1/1] 0.92ns
:202  %tmp_33 = select i1 %tmp_25_i, i12 %tmp_30, i12 %tmp_31

ST_15: t_ph_out_q_V [1/1] 0.92ns
:203  %t_ph_out_q_V = select i1 %or_cond, i12 %tmp_32, i12 %tmp_33

ST_15: stg_231 [1/1] 0.00ns
:204  call void @_ssdm_op_Write.ap_auto.i12P(i12* %ph_out_i_V, i12 %t_ph_out_i_V)

ST_15: stg_232 [1/1] 0.00ns
:205  call void @_ssdm_op_Write.ap_auto.i12P(i12* %ph_out_q_V, i12 %t_ph_out_q_V)

ST_15: stg_233 [1/1] 0.00ns
:209  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x684ca40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x685db40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_mix_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x685e6d0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dout_mix_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x68cc210; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ph_in_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x68cc7e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ph_in_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x684d010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ph_out_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x684d5e0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ph_out_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x684dbb0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ loop_integ_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x684e180; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ control_lf_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x684e750; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_lf_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x684ed20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_lf_out_gain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x684f2f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_reg_clr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x684fe90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_reg_init_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x68505e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6850bb0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phase_angle_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6851180; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cos_lut]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x6851750; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ph_in_i_V_read           (read             ) [ 0000000000000000]
din_i_V_read             (read             ) [ 0000000000000000]
OP1_V_i_cast             (sext             ) [ 0011100000000000]
OP2_V_i_cast             (sext             ) [ 0011110000000000]
ph_in_q_V_read           (read             ) [ 0000000000000000]
din_q_V_read             (read             ) [ 0000000000000000]
p_Val2_s                 (mul              ) [ 0000000000000000]
OP2_V_1_i_cast           (sext             ) [ 0001100000000000]
tmp_1                    (sext             ) [ 0001110000000000]
tmp                      (partselect       ) [ 0001100000000000]
tmp_i_cast               (mul              ) [ 0000100000000000]
tmp_6_i                  (bitconcatenate   ) [ 0000000000000000]
p_Val2_1                 (sub              ) [ 0000000000000000]
sd_out_i_V               (partselect       ) [ 0000011110000000]
p_Val2_2                 (mul              ) [ 0000000000000000]
tmp_2                    (partselect       ) [ 0000011000000000]
isneg                    (bitselect        ) [ 0000000000000000]
newsignbit               (bitselect        ) [ 0000010000000000]
p_Result_i               (partselect       ) [ 0000000000000000]
p_not_i1_i               (icmp             ) [ 0000000000000000]
brmerge_i1_i             (or               ) [ 0000000000000000]
tmp_5_i                  (xor              ) [ 0000000000000000]
overflow                 (and              ) [ 0000010000000000]
newsignbit_0_not_i1_i    (xor              ) [ 0000000000000000]
p_not38_i1_i             (icmp             ) [ 0000000000000000]
brmerge39_i1_i           (or               ) [ 0000000000000000]
underflow                (and              ) [ 0000010000000000]
tmp_4_i_cast             (mul              ) [ 0000001000000000]
brmerge_i_i1_i           (or               ) [ 0000000000000000]
underflow_not_i          (xor              ) [ 0000000000000000]
brmerge8_i               (or               ) [ 0000000000000000]
not_brmerge_i_i1_i       (xor              ) [ 0000000000000000]
tmp_5                    (and              ) [ 0000000000000000]
tmp_s                    (or               ) [ 0000000000000000]
tmp_3                    (select           ) [ 0000001100000000]
tmp_3_i                  (bitconcatenate   ) [ 0000000000000000]
p_Val2_3                 (add              ) [ 0000000000000000]
sd_out_q_V               (partselect       ) [ 0000000100000000]
isneg_1                  (bitselect        ) [ 0000000100000000]
newsignbit_1             (bitselect        ) [ 0000000100000000]
p_Result_1_i             (partselect       ) [ 0000000100000000]
p_not_i_i                (icmp             ) [ 0000000000000000]
brmerge_i_i              (or               ) [ 0000000000000000]
tmp_7_i                  (xor              ) [ 0000000000000000]
overflow_1               (and              ) [ 0000000000000000]
newsignbit_0_not_i_i     (xor              ) [ 0000000000000000]
p_not38_i_i              (icmp             ) [ 0000000000000000]
brmerge39_i_i            (or               ) [ 0000000000000000]
underflow_1              (and              ) [ 0000000000000000]
brmerge_i_i_i            (or               ) [ 0000000000000000]
underflow_1_not_i        (xor              ) [ 0000000000000000]
brmerge9_i               (or               ) [ 0000000000000000]
tmp_i2                   (bitconcatenate   ) [ 0000000000000000]
p_Result_s               (partset          ) [ 0000000000000000]
not_brmerge_i_i_i        (xor              ) [ 0000000000000000]
tmp_4                    (and              ) [ 0000000000000000]
tmp_8                    (or               ) [ 0000000000000000]
tmp_6                    (select           ) [ 0000000010000000]
OP1_V                    (sext             ) [ 0000000010000000]
OP2_V                    (sext             ) [ 0000000010000000]
stg_81                   (write            ) [ 0000000000000000]
tmp_1_i3                 (bitconcatenate   ) [ 0000000000000000]
p_Result_2               (partset          ) [ 0000000000000000]
p_Val2_8                 (mul              ) [ 0000000000000000]
isneg_2                  (bitselect        ) [ 0000000001000000]
p_Val2_9                 (partselect       ) [ 0000000001000000]
newsignbit_2             (bitselect        ) [ 0000000001000000]
p_Result_i8              (partselect       ) [ 0000000001000000]
OP1_V_1                  (sext             ) [ 0000000001000000]
OP2_V_1                  (sext             ) [ 0000000001000000]
stg_92                   (write            ) [ 0000000000000000]
p_not_i_i9               (icmp             ) [ 0000000000000000]
brmerge_i_i1             (or               ) [ 0000000000000000]
tmp_8_i                  (xor              ) [ 0000000000000000]
overflow_2               (and              ) [ 0000000000000000]
newsignbit_0_not_i_i1    (xor              ) [ 0000000000000000]
p_not38_i_i1             (icmp             ) [ 0000000000000000]
brmerge39_i_i1           (or               ) [ 0000000000000000]
underflow_2              (and              ) [ 0000000000000000]
brmerge_i_i_i1           (or               ) [ 0000000000000000]
underflow_not_i1         (xor              ) [ 0000000000000000]
brmerge_i                (or               ) [ 0000000000000000]
p_Val2_21_mux_i          (select           ) [ 0000000000000000]
p_Val2_i1                (select           ) [ 0000000000000000]
p_Val2_18                (mul              ) [ 0000000000100000]
tmp_9                    (select           ) [ 0000000000100000]
tmp_1_i1                 (bitconcatenate   ) [ 0000000000000000]
tmp_10_cast_i            (sext             ) [ 0000000000000000]
p_Val2_23                (sub              ) [ 0000000000000000]
isneg_3                  (bitselect        ) [ 0000000000000000]
p_Val2_24                (partselect       ) [ 0000000000010000]
newsignbit_3             (bitselect        ) [ 0000000000000000]
tmp_7                    (partselect       ) [ 0000000000000000]
p_not_i_i_i              (icmp             ) [ 0000000000000000]
brmerge_i_i4_i           (or               ) [ 0000000000000000]
tmp_3_i1                 (xor              ) [ 0000000000000000]
overflow_3               (and              ) [ 0000000000010000]
newsignbit_0_not_i_i_i   (xor              ) [ 0000000000000000]
p_not38_i_i_i            (icmp             ) [ 0000000000000000]
brmerge39_i_i_i          (or               ) [ 0000000000000000]
underflow_3              (and              ) [ 0000000000010000]
control_lf_i_read        (read             ) [ 0000000000000000]
control_lf_p_read        (read             ) [ 0000000000000000]
brmerge_i_i_i_i          (or               ) [ 0000000000000000]
underflow_4_not_i        (xor              ) [ 0000000000000000]
brmerge1_i               (or               ) [ 0000000000000000]
ssdm_int_V_write_assign  (select           ) [ 0000000000000000]
p_Val2_1_i               (select           ) [ 0000000000000000]
tmp_10                   (select           ) [ 0000000000000000]
tmp_i1                   (bitconcatenate   ) [ 0000000000000000]
isNeg                    (bitselect        ) [ 0000000000000000]
tmp_4_i                  (sub              ) [ 0000000000000000]
sh_assign                (select           ) [ 0000000000000000]
sh_assign_1_cast6_i      (zext             ) [ 0000000000000000]
sh_assign_1_cast_i       (zext             ) [ 0000000000000000]
tmp_5_i1                 (sext             ) [ 0000000000000000]
tmp_6_i2                 (shl              ) [ 0000000000000000]
tmp_7_i1                 (ashr             ) [ 0000000000000000]
tmp_16                   (trunc            ) [ 0000000000000000]
p_Val2_26                (select           ) [ 0000000000001000]
tmp_19_cast_i            (sext             ) [ 0000000000000000]
sh_assign_1              (add              ) [ 0000000000000000]
isNeg_1                  (bitselect        ) [ 0000000000000000]
tmp_8_i1                 (sub              ) [ 0000000000000000]
sh_assign_2              (select           ) [ 0000000000000000]
sh_assign_3_cast5_i      (sext             ) [ 0000000000000000]
sh_assign_3_cast_i       (sext             ) [ 0000000000000000]
tmp_10_i                 (shl              ) [ 0000000000000000]
tmp_11_i                 (ashr             ) [ 0000000000000000]
tmp_18                   (trunc            ) [ 0000000000000000]
p_Val2_4                 (select           ) [ 0000000000001000]
control_reg_init_V_read  (read             ) [ 0000000000000000]
control_reg_clr_read     (read             ) [ 0000000000000000]
control_lf_out_gain_read (read             ) [ 0000000000000000]
p_Val2_25                (load             ) [ 0000000000000000]
p_Val2_5                 (add              ) [ 0000000000000000]
tmp_12_i                 (sext             ) [ 0000000000000000]
tmp_13_i                 (sext             ) [ 0000000000000000]
p_Val2_27                (add              ) [ 0000000000000000]
isneg_4                  (bitselect        ) [ 0000000000000000]
p_Val2_29                (trunc            ) [ 0000000000000000]
newsignbit_4             (bitselect        ) [ 0000000000000000]
tmp_15_i                 (xor              ) [ 0000000000000000]
underflow_4              (and              ) [ 0000000000000000]
brmerge_i_i_i2           (xor              ) [ 0000000000000000]
isneg_not_i              (xor              ) [ 0000000000000000]
brmerge_i1               (or               ) [ 0000000000000000]
p_Val2_28_mux_i          (select           ) [ 0000000000000000]
p_Val2_i2                (select           ) [ 0000000000000000]
tmp_16_i                 (select           ) [ 0000000000000100]
p_Val2_41                (select           ) [ 0000000000000000]
stg_173                  (store            ) [ 0000000000000000]
isNeg_2                  (bitselect        ) [ 0000000000000100]
tmp_17_i                 (sub              ) [ 0000000000000000]
sh_assign_3              (select           ) [ 0000000000000100]
stg_177                  (write            ) [ 0000000000000000]
sh_assign_5_cast3_i      (zext             ) [ 0000000000000000]
sh_assign_5_cast_i       (zext             ) [ 0000000000000000]
tmp_18_i                 (sext             ) [ 0000000000000000]
tmp_19_i                 (shl              ) [ 0000000000000000]
tmp_20_i                 (ashr             ) [ 0000000000000000]
tmp_25                   (trunc            ) [ 0000000000000000]
p_Val2_33                (select           ) [ 0000000000000000]
p_Val2_32                (load             ) [ 0000000000000000]
tmp_i2_15                (bitconcatenate   ) [ 0000000000000000]
tmp_35_cast_i            (sext             ) [ 0000000000000000]
tmp_21_i                 (zext             ) [ 0000000000000000]
p_Val2_34                (sub              ) [ 0000000000000000]
p_Val2_35                (partselect       ) [ 0000000000000000]
stg_191                  (store            ) [ 0000000000000000]
msb_V                    (partselect       ) [ 0000000000000011]
tmp_26                   (bitselect        ) [ 0000000000000010]
sin_adr_V                (partselect       ) [ 0000000000000010]
cos_adr_V_3              (xor              ) [ 0000000000000000]
cos_adr_V                (select           ) [ 0000000000000000]
sin_adr_V_1              (select           ) [ 0000000000000000]
tmp_23_i                 (zext             ) [ 0000000000000000]
cos_lut_addr             (getelementptr    ) [ 0000000000000001]
tmp_24_i                 (zext             ) [ 0000000000000000]
cos_lut_addr_1           (getelementptr    ) [ 0000000000000001]
stg_204                  (specresourcelimit) [ 0000000000000000]
cos_out_V                (load             ) [ 0000000000000000]
p_Val2_32_cast_i         (zext             ) [ 0000000000000000]
sin_out_V_3              (load             ) [ 0000000000000000]
p_Val2_31_cast_i         (zext             ) [ 0000000000000000]
tmp_25_i                 (icmp             ) [ 0000000000000000]
tmp_26_i                 (icmp             ) [ 0000000000000000]
tmp_27_i                 (icmp             ) [ 0000000000000000]
sin_out_V                (sub              ) [ 0000000000000000]
sel_tmp_i                (sub              ) [ 0000000000000000]
sel_tmp3_demorgan_i      (or               ) [ 0000000000000000]
sel_tmp3_i               (xor              ) [ 0000000000000000]
sel_tmp4_i               (and              ) [ 0000000000000000]
sel_tmp6_i               (xor              ) [ 0000000000000000]
sel_tmp7_i               (and              ) [ 0000000000000000]
or_cond                  (or               ) [ 0000000000000000]
tmp_11                   (partselect       ) [ 0000000000000000]
tmp_12                   (zext             ) [ 0000000000000000]
tmp_27                   (partselect       ) [ 0000000000000000]
tmp_28                   (select           ) [ 0000000000000000]
t_ph_out_i_V             (select           ) [ 0000000000000000]
tmp_29                   (partselect       ) [ 0000000000000000]
tmp_30                   (zext             ) [ 0000000000000000]
tmp_31                   (partselect       ) [ 0000000000000000]
tmp_32                   (select           ) [ 0000000000000000]
tmp_33                   (select           ) [ 0000000000000000]
t_ph_out_q_V             (select           ) [ 0000000000000000]
stg_231                  (write            ) [ 0000000000000000]
stg_232                  (write            ) [ 0000000000000000]
stg_233                  (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_i_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_q_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_q_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_mix_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_mix_i_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout_mix_q_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_mix_q_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ph_in_i_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph_in_i_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ph_in_q_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph_in_q_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ph_out_i_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph_out_i_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ph_out_q_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph_out_q_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="loop_integ_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_integ_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="control_lf_p">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_lf_p"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_lf_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_lf_i"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_lf_out_gain">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_lf_out_gain"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="control_reg_clr">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_reg_clr"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="control_reg_init_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_reg_init_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="i_reg_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_reg_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="phase_angle_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase_angle_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cos_lut">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i16.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i5.i5.i2.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i28P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="ph_in_i_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ph_in_i_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="din_i_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_i_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ph_in_q_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="0"/>
<pin id="179" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ph_in_q_V_read/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="din_q_V_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_q_V_read/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_81_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="1"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_81/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="stg_92_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="4"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_92/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="control_lf_i_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_lf_i_read/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="control_lf_p_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_lf_p_read/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="control_reg_init_V_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="28" slack="0"/>
<pin id="216" dir="0" index="1" bw="28" slack="0"/>
<pin id="217" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_reg_init_V_read/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="control_reg_clr_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_reg_clr_read/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="control_lf_out_gain_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_lf_out_gain_read/12 "/>
</bind>
</comp>

<comp id="232" class="1004" name="stg_177_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="28" slack="0"/>
<pin id="235" dir="0" index="2" bw="28" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_177/12 "/>
</bind>
</comp>

<comp id="239" class="1004" name="stg_231_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="12" slack="0"/>
<pin id="242" dir="0" index="2" bw="12" slack="0"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_231/15 "/>
</bind>
</comp>

<comp id="246" class="1004" name="stg_232_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="12" slack="0"/>
<pin id="249" dir="0" index="2" bw="12" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_232/15 "/>
</bind>
</comp>

<comp id="253" class="1004" name="cos_lut_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="15" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_lut_addr/14 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="272" dir="0" index="3" bw="10" slack="0"/>
<pin id="273" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="263" dir="1" index="2" bw="15" slack="0"/>
<pin id="274" dir="1" index="5" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_out_V/14 sin_out_V_3/14 "/>
</bind>
</comp>

<comp id="265" class="1004" name="cos_lut_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="15" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="10" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_lut_addr_1/14 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/1 tmp_i_cast/2 p_Val2_2/3 tmp_4_i_cast/4 p_Val2_8/7 p_Val2_18/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="27" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="0" index="3" bw="6" slack="0"/>
<pin id="307" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 tmp_2/4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="2"/>
<pin id="314" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp tmp_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="27" slack="1"/>
<pin id="318" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast tmp_4_i_cast p_Val2_18 "/>
</bind>
</comp>

<comp id="320" class="1004" name="OP1_V_i_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i_cast/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="OP2_V_i_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_i_cast/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="OP2_V_1_i_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_i_cast/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_6_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="27" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="2"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Val2_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="27" slack="0"/>
<pin id="350" dir="0" index="1" bw="27" slack="1"/>
<pin id="351" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sd_out_i_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="27" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sd_out_i_V/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="isneg_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="27" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="newsignbit_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="27" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_Result_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="27" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_not_i1_i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not_i1_i/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="brmerge_i1_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i1_i/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_5_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5_i/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="overflow_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="newsignbit_0_not_i1_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_0_not_i1_i/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_not38_i1_i_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not38_i1_i/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="brmerge39_i1_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge39_i1_i/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="underflow_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="brmerge_i_i1_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="1"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i1_i/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="underflow_not_i_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not_i/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="brmerge8_i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge8_i/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="not_brmerge_i_i1_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_brmerge_i_i1_i/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="1" slack="1"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_3_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="27" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="2"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Val2_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="27" slack="0"/>
<pin id="485" dir="0" index="1" bw="27" slack="1"/>
<pin id="486" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sd_out_q_V_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="27" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="0" index="3" bw="6" slack="0"/>
<pin id="494" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sd_out_q_V/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="isneg_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="27" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="newsignbit_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="27" slack="0"/>
<pin id="510" dir="0" index="2" bw="6" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_1/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Result_1_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="27" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="0" index="3" bw="6" slack="0"/>
<pin id="520" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_not_i_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="1"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not_i_i/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="brmerge_i_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_7_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7_i/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="overflow_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="newsignbit_0_not_i_i_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_0_not_i_i/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_not38_i_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="1"/>
<pin id="553" dir="0" index="1" bw="2" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not38_i_i/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="brmerge39_i_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge39_i_i/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="underflow_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="1"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="brmerge_i_i_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="underflow_1_not_i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_1_not_i/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="brmerge9_i_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9_i/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_i2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="2"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i2/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_Result_s_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="2" slack="0"/>
<pin id="596" dir="0" index="3" bw="3" slack="0"/>
<pin id="597" dir="0" index="4" bw="4" slack="0"/>
<pin id="598" dir="1" index="5" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="not_brmerge_i_i_i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_brmerge_i_i_i/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="1"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_6_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="OP1_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="0"/>
<pin id="630" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="OP2_V_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="1"/>
<pin id="635" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_1_i3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="1"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i3/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_Result_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="2" slack="0"/>
<pin id="648" dir="0" index="3" bw="3" slack="0"/>
<pin id="649" dir="0" index="4" bw="4" slack="0"/>
<pin id="650" dir="1" index="5" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="isneg_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="21" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_2/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Val2_9_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="14" slack="0"/>
<pin id="666" dir="0" index="1" bw="21" slack="0"/>
<pin id="667" dir="0" index="2" bw="4" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="newsignbit_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="21" slack="0"/>
<pin id="677" dir="0" index="2" bw="6" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_2/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="p_Result_i8_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="0" index="1" bw="21" slack="0"/>
<pin id="685" dir="0" index="2" bw="6" slack="0"/>
<pin id="686" dir="0" index="3" bw="6" slack="0"/>
<pin id="687" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i8/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="OP1_V_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="OP2_V_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="4"/>
<pin id="699" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_not_i_i9_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="1"/>
<pin id="703" dir="0" index="1" bw="2" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not_i_i9/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="brmerge_i_i1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i1/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_8_i_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8_i/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="overflow_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="newsignbit_0_not_i_i1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_0_not_i_i1/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_not38_i_i1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="1"/>
<pin id="729" dir="0" index="1" bw="2" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not38_i_i1/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="brmerge39_i_i1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge39_i_i1/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="underflow_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="1"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="brmerge_i_i_i1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i1/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="underflow_not_i1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not_i1/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="brmerge_i_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_Val2_21_mux_i_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="14" slack="0"/>
<pin id="764" dir="0" index="2" bw="14" slack="1"/>
<pin id="765" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_21_mux_i/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_Val2_i1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="14" slack="0"/>
<pin id="771" dir="0" index="2" bw="14" slack="1"/>
<pin id="772" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_i1/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_9_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="14" slack="0"/>
<pin id="778" dir="0" index="2" bw="14" slack="0"/>
<pin id="779" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_1_i1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="19" slack="0"/>
<pin id="785" dir="0" index="1" bw="14" slack="1"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i1/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_10_cast_i_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="19" slack="0"/>
<pin id="792" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast_i/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_Val2_23_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="19" slack="0"/>
<pin id="796" dir="0" index="1" bw="21" slack="1"/>
<pin id="797" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_23/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="isneg_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="21" slack="0"/>
<pin id="803" dir="0" index="2" bw="6" slack="0"/>
<pin id="804" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_3/10 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_Val2_24_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="0"/>
<pin id="810" dir="0" index="1" bw="21" slack="0"/>
<pin id="811" dir="0" index="2" bw="4" slack="0"/>
<pin id="812" dir="0" index="3" bw="6" slack="0"/>
<pin id="813" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_24/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="newsignbit_3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="21" slack="0"/>
<pin id="821" dir="0" index="2" bw="6" slack="0"/>
<pin id="822" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_3/10 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_7_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="2" slack="0"/>
<pin id="828" dir="0" index="1" bw="21" slack="0"/>
<pin id="829" dir="0" index="2" bw="6" slack="0"/>
<pin id="830" dir="0" index="3" bw="6" slack="0"/>
<pin id="831" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_not_i_i_i_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="0"/>
<pin id="838" dir="0" index="1" bw="2" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not_i_i_i/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="brmerge_i_i4_i_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i4_i/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_3_i1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_3_i1/10 "/>
</bind>
</comp>

<comp id="854" class="1004" name="overflow_3_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="newsignbit_0_not_i_i_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_0_not_i_i_i/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="p_not38_i_i_i_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="2" slack="0"/>
<pin id="868" dir="0" index="1" bw="2" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not38_i_i_i/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="brmerge39_i_i_i_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge39_i_i_i/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="underflow_3_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="brmerge_i_i_i_i_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="0" index="1" bw="1" slack="1"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i_i/11 "/>
</bind>
</comp>

<comp id="888" class="1004" name="underflow_4_not_i_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_4_not_i/11 "/>
</bind>
</comp>

<comp id="893" class="1004" name="brmerge1_i_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1_i/11 "/>
</bind>
</comp>

<comp id="898" class="1004" name="ssdm_int_V_write_assign_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="14" slack="0"/>
<pin id="901" dir="0" index="2" bw="14" slack="1"/>
<pin id="902" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_assign/11 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_Val2_1_i_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="0" index="1" bw="14" slack="0"/>
<pin id="908" dir="0" index="2" bw="14" slack="1"/>
<pin id="909" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1_i/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_10_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="14" slack="0"/>
<pin id="914" dir="0" index="2" bw="14" slack="0"/>
<pin id="915" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_i1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="28" slack="0"/>
<pin id="921" dir="0" index="1" bw="14" slack="0"/>
<pin id="922" dir="0" index="2" bw="1" slack="0"/>
<pin id="923" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i1/11 "/>
</bind>
</comp>

<comp id="927" class="1004" name="isNeg_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="0" index="2" bw="4" slack="0"/>
<pin id="931" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_4_i_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sh_assign_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="8" slack="0"/>
<pin id="944" dir="0" index="2" bw="8" slack="0"/>
<pin id="945" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/11 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sh_assign_1_cast6_i_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_1_cast6_i/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sh_assign_1_cast_i_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_1_cast_i/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_5_i1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="28" slack="0"/>
<pin id="959" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_i1/11 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_6_i2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="28" slack="0"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6_i2/11 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_7_i1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="28" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="0"/>
<pin id="970" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_7_i1/11 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_16_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="0"/>
<pin id="975" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="977" class="1004" name="p_Val2_26_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="28" slack="0"/>
<pin id="980" dir="0" index="2" bw="28" slack="0"/>
<pin id="981" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_26/11 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_19_cast_i_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast_i/11 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sh_assign_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="0" index="1" bw="5" slack="0"/>
<pin id="992" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_1/11 "/>
</bind>
</comp>

<comp id="995" class="1004" name="isNeg_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="9" slack="0"/>
<pin id="998" dir="0" index="2" bw="5" slack="0"/>
<pin id="999" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/11 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_8_i1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="5" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_i1/11 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sh_assign_2_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="9" slack="0"/>
<pin id="1012" dir="0" index="2" bw="9" slack="0"/>
<pin id="1013" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_2/11 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sh_assign_3_cast5_i_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="9" slack="0"/>
<pin id="1019" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast5_i/11 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sh_assign_3_cast_i_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="9" slack="0"/>
<pin id="1023" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast_i/11 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_10_i_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="28" slack="0"/>
<pin id="1027" dir="0" index="1" bw="9" slack="0"/>
<pin id="1028" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10_i/11 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_11_i_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="28" slack="0"/>
<pin id="1033" dir="0" index="1" bw="9" slack="0"/>
<pin id="1034" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_11_i/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_18_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_Val2_4_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="28" slack="0"/>
<pin id="1044" dir="0" index="2" bw="28" slack="0"/>
<pin id="1045" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/11 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="p_Val2_25_load_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="28" slack="0"/>
<pin id="1051" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/12 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="p_Val2_5_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="28" slack="0"/>
<pin id="1055" dir="0" index="1" bw="28" slack="1"/>
<pin id="1056" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/12 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_12_i_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="28" slack="0"/>
<pin id="1060" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_i/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_13_i_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="28" slack="1"/>
<pin id="1064" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_i/12 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="p_Val2_27_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="28" slack="0"/>
<pin id="1067" dir="0" index="1" bw="28" slack="0"/>
<pin id="1068" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/12 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="isneg_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="29" slack="0"/>
<pin id="1074" dir="0" index="2" bw="6" slack="0"/>
<pin id="1075" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_4/12 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="p_Val2_29_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="29" slack="0"/>
<pin id="1081" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_29/12 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="newsignbit_4_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="29" slack="0"/>
<pin id="1086" dir="0" index="2" bw="6" slack="0"/>
<pin id="1087" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_4/12 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_15_i_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_15_i/12 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="underflow_4_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/12 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="brmerge_i_i_i2_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i2/12 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="isneg_not_i_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not_i/12 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="brmerge_i1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i1/12 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="p_Val2_28_mux_i_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="28" slack="0"/>
<pin id="1124" dir="0" index="2" bw="28" slack="0"/>
<pin id="1125" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_28_mux_i/12 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="p_Val2_i2_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="28" slack="0"/>
<pin id="1132" dir="0" index="2" bw="28" slack="0"/>
<pin id="1133" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_i2/12 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_16_i_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="28" slack="0"/>
<pin id="1140" dir="0" index="2" bw="28" slack="0"/>
<pin id="1141" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16_i/12 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="p_Val2_41_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="28" slack="0"/>
<pin id="1148" dir="0" index="2" bw="28" slack="0"/>
<pin id="1149" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_41/12 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="stg_173_store_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="28" slack="0"/>
<pin id="1156" dir="0" index="1" bw="28" slack="0"/>
<pin id="1157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_173/12 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="isNeg_2_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="8" slack="0"/>
<pin id="1163" dir="0" index="2" bw="4" slack="0"/>
<pin id="1164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/12 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_17_i_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="8" slack="0"/>
<pin id="1171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17_i/12 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="sh_assign_3_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="8" slack="0"/>
<pin id="1177" dir="0" index="2" bw="8" slack="0"/>
<pin id="1178" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/12 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sh_assign_5_cast3_i_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="1"/>
<pin id="1184" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_5_cast3_i/13 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="sh_assign_5_cast_i_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="1"/>
<pin id="1187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_5_cast_i/13 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_18_i_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="28" slack="1"/>
<pin id="1190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_i/13 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_19_i_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="28" slack="0"/>
<pin id="1193" dir="0" index="1" bw="8" slack="0"/>
<pin id="1194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_19_i/13 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_20_i_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="28" slack="1"/>
<pin id="1199" dir="0" index="1" bw="8" slack="0"/>
<pin id="1200" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_20_i/13 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_25_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/13 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="p_Val2_33_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="0" index="1" bw="28" slack="0"/>
<pin id="1209" dir="0" index="2" bw="28" slack="0"/>
<pin id="1210" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_33/13 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="p_Val2_32_load_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="16" slack="0"/>
<pin id="1215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_32/13 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_i2_15_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="27" slack="0"/>
<pin id="1219" dir="0" index="1" bw="16" slack="0"/>
<pin id="1220" dir="0" index="2" bw="1" slack="0"/>
<pin id="1221" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i2_15/13 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_35_cast_i_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="27" slack="0"/>
<pin id="1227" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast_i/13 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="tmp_21_i_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="28" slack="0"/>
<pin id="1231" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i/13 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="p_Val2_34_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="27" slack="0"/>
<pin id="1235" dir="0" index="1" bw="28" slack="0"/>
<pin id="1236" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_34/13 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="p_Val2_35_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="0"/>
<pin id="1241" dir="0" index="1" bw="29" slack="0"/>
<pin id="1242" dir="0" index="2" bw="5" slack="0"/>
<pin id="1243" dir="0" index="3" bw="6" slack="0"/>
<pin id="1244" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_35/13 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="stg_191_store_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="0"/>
<pin id="1251" dir="0" index="1" bw="16" slack="0"/>
<pin id="1252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_191/13 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="msb_V_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="2" slack="0"/>
<pin id="1257" dir="0" index="1" bw="29" slack="0"/>
<pin id="1258" dir="0" index="2" bw="6" slack="0"/>
<pin id="1259" dir="0" index="3" bw="6" slack="0"/>
<pin id="1260" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="msb_V/13 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_26_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="0"/>
<pin id="1267" dir="0" index="1" bw="29" slack="0"/>
<pin id="1268" dir="0" index="2" bw="6" slack="0"/>
<pin id="1269" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/13 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="sin_adr_V_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="10" slack="0"/>
<pin id="1275" dir="0" index="1" bw="29" slack="0"/>
<pin id="1276" dir="0" index="2" bw="5" slack="0"/>
<pin id="1277" dir="0" index="3" bw="6" slack="0"/>
<pin id="1278" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sin_adr_V/13 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="cos_adr_V_3_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="10" slack="1"/>
<pin id="1285" dir="0" index="1" bw="10" slack="0"/>
<pin id="1286" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="cos_adr_V_3/14 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="cos_adr_V_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="0" index="1" bw="10" slack="0"/>
<pin id="1291" dir="0" index="2" bw="10" slack="1"/>
<pin id="1292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_adr_V/14 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="sin_adr_V_1_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="1"/>
<pin id="1296" dir="0" index="1" bw="10" slack="1"/>
<pin id="1297" dir="0" index="2" bw="10" slack="0"/>
<pin id="1298" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_adr_V_1/14 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="tmp_23_i_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="10" slack="0"/>
<pin id="1302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i/14 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="tmp_24_i_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="10" slack="0"/>
<pin id="1307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_i/14 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="p_Val2_32_cast_i_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="15" slack="0"/>
<pin id="1312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_32_cast_i/15 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="p_Val2_31_cast_i_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="15" slack="0"/>
<pin id="1316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_31_cast_i/15 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="tmp_25_i_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="2" slack="2"/>
<pin id="1320" dir="0" index="1" bw="2" slack="0"/>
<pin id="1321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i/15 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="tmp_26_i_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="2" slack="2"/>
<pin id="1325" dir="0" index="1" bw="2" slack="0"/>
<pin id="1326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i/15 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="tmp_27_i_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="2" slack="2"/>
<pin id="1330" dir="0" index="1" bw="2" slack="0"/>
<pin id="1331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i/15 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="sin_out_V_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="0"/>
<pin id="1335" dir="0" index="1" bw="15" slack="0"/>
<pin id="1336" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sin_out_V/15 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="sel_tmp_i_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="0"/>
<pin id="1341" dir="0" index="1" bw="15" slack="0"/>
<pin id="1342" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sel_tmp_i/15 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="sel_tmp3_demorgan_i_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="0"/>
<pin id="1347" dir="0" index="1" bw="1" slack="0"/>
<pin id="1348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan_i/15 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="sel_tmp3_i_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="0"/>
<pin id="1353" dir="0" index="1" bw="1" slack="0"/>
<pin id="1354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3_i/15 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="sel_tmp4_i_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="0"/>
<pin id="1359" dir="0" index="1" bw="1" slack="0"/>
<pin id="1360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4_i/15 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="sel_tmp6_i_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="0"/>
<pin id="1365" dir="0" index="1" bw="1" slack="0"/>
<pin id="1366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6_i/15 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="sel_tmp7_i_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7_i/15 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="or_cond_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/15 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_11_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="11" slack="0"/>
<pin id="1383" dir="0" index="1" bw="15" slack="0"/>
<pin id="1384" dir="0" index="2" bw="4" slack="0"/>
<pin id="1385" dir="0" index="3" bw="5" slack="0"/>
<pin id="1386" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="tmp_12_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="11" slack="0"/>
<pin id="1393" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/15 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="tmp_27_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="12" slack="0"/>
<pin id="1397" dir="0" index="1" bw="16" slack="0"/>
<pin id="1398" dir="0" index="2" bw="4" slack="0"/>
<pin id="1399" dir="0" index="3" bw="5" slack="0"/>
<pin id="1400" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/15 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="tmp_28_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="0"/>
<pin id="1407" dir="0" index="1" bw="12" slack="0"/>
<pin id="1408" dir="0" index="2" bw="12" slack="0"/>
<pin id="1409" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/15 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="t_ph_out_i_V_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="0"/>
<pin id="1415" dir="0" index="1" bw="12" slack="0"/>
<pin id="1416" dir="0" index="2" bw="12" slack="0"/>
<pin id="1417" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_ph_out_i_V/15 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="tmp_29_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="11" slack="0"/>
<pin id="1424" dir="0" index="1" bw="15" slack="0"/>
<pin id="1425" dir="0" index="2" bw="4" slack="0"/>
<pin id="1426" dir="0" index="3" bw="5" slack="0"/>
<pin id="1427" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/15 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="tmp_30_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="11" slack="0"/>
<pin id="1434" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/15 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="tmp_31_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="12" slack="0"/>
<pin id="1438" dir="0" index="1" bw="16" slack="0"/>
<pin id="1439" dir="0" index="2" bw="4" slack="0"/>
<pin id="1440" dir="0" index="3" bw="5" slack="0"/>
<pin id="1441" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/15 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="tmp_32_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="0"/>
<pin id="1448" dir="0" index="1" bw="12" slack="0"/>
<pin id="1449" dir="0" index="2" bw="12" slack="0"/>
<pin id="1450" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/15 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="tmp_33_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="0"/>
<pin id="1456" dir="0" index="1" bw="12" slack="0"/>
<pin id="1457" dir="0" index="2" bw="12" slack="0"/>
<pin id="1458" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/15 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="t_ph_out_q_V_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="0"/>
<pin id="1464" dir="0" index="1" bw="12" slack="0"/>
<pin id="1465" dir="0" index="2" bw="12" slack="0"/>
<pin id="1466" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_ph_out_q_V/15 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="OP1_V_i_cast_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="27" slack="1"/>
<pin id="1473" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_i_cast "/>
</bind>
</comp>

<comp id="1476" class="1005" name="OP2_V_i_cast_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="27" slack="1"/>
<pin id="1478" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_i_cast "/>
</bind>
</comp>

<comp id="1481" class="1005" name="OP2_V_1_i_cast_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="27" slack="1"/>
<pin id="1483" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1_i_cast "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp_1_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="27" slack="1"/>
<pin id="1488" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="sd_out_i_V_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="16" slack="4"/>
<pin id="1493" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="sd_out_i_V "/>
</bind>
</comp>

<comp id="1497" class="1005" name="newsignbit_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="1"/>
<pin id="1499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1503" class="1005" name="overflow_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="1"/>
<pin id="1505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

<comp id="1509" class="1005" name="underflow_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="1"/>
<pin id="1511" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp_3_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="2"/>
<pin id="1518" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="sd_out_q_V_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="16" slack="1"/>
<pin id="1523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sd_out_q_V "/>
</bind>
</comp>

<comp id="1527" class="1005" name="isneg_1_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_1 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="newsignbit_1_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="1"/>
<pin id="1535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="p_Result_1_i_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="2" slack="1"/>
<pin id="1543" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_i "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_6_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="1"/>
<pin id="1549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="OP1_V_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="21" slack="1"/>
<pin id="1554" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="1557" class="1005" name="OP2_V_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="21" slack="1"/>
<pin id="1559" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="1562" class="1005" name="isneg_2_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="1" slack="1"/>
<pin id="1564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_2 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="p_Val2_9_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="14" slack="1"/>
<pin id="1570" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="newsignbit_2_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="1"/>
<pin id="1576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_2 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="p_Result_i8_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="2" slack="1"/>
<pin id="1582" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i8 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="OP1_V_1_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="21" slack="1"/>
<pin id="1588" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="OP2_V_1_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="21" slack="1"/>
<pin id="1593" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="tmp_9_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="14" slack="1"/>
<pin id="1598" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="p_Val2_24_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="14" slack="1"/>
<pin id="1603" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_24 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="overflow_3_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="1"/>
<pin id="1609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_3 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="underflow_3_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="1"/>
<pin id="1615" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_3 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="p_Val2_26_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="28" slack="1"/>
<pin id="1622" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="p_Val2_4_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="28" slack="1"/>
<pin id="1627" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="tmp_16_i_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="28" slack="1"/>
<pin id="1632" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="1636" class="1005" name="isNeg_2_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="1" slack="1"/>
<pin id="1638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_2 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="sh_assign_3_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="8" slack="1"/>
<pin id="1643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_3 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="msb_V_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="2" slack="2"/>
<pin id="1649" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="msb_V "/>
</bind>
</comp>

<comp id="1654" class="1005" name="tmp_26_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="1" slack="1"/>
<pin id="1656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="sin_adr_V_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="10" slack="1"/>
<pin id="1662" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sin_adr_V "/>
</bind>
</comp>

<comp id="1667" class="1005" name="cos_lut_addr_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="10" slack="1"/>
<pin id="1669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cos_lut_addr "/>
</bind>
</comp>

<comp id="1672" class="1005" name="cos_lut_addr_1_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="10" slack="1"/>
<pin id="1674" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cos_lut_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="72" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="96" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="116" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="118" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="96" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="130" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="162" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="162" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="142" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="142" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="3"/><net_sink comp="260" pin=3"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="276" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="315"><net_src comp="302" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="276" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="170" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="328"><net_src comp="164" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="333"><net_src comp="176" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="338"><net_src comp="182" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="312" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="316" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="348" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="348" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="348" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="372" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="364" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="58" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="396" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="372" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="58" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="380" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="414" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="364" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="438" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="58" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="472"><net_src comp="447" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="458" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="44" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="312" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="46" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="316" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="38" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="42" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="483" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="42" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="483" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="483" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="54" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="530" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="58" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="60" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="546" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="540" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="562" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="58" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="540" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="62" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="599"><net_src comp="64" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="585" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="602"><net_src comp="68" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="603"><net_src comp="70" pin="0"/><net_sink comp="592" pin=4"/></net>

<net id="608"><net_src comp="567" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="562" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="579" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="610" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="615" pin="2"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="592" pin="5"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="642"><net_src comp="62" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="58" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="651"><net_src comp="64" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="66" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="637" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="654"><net_src comp="68" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="655"><net_src comp="70" pin="0"/><net_sink comp="644" pin=4"/></net>

<net id="661"><net_src comp="74" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="276" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="76" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="670"><net_src comp="78" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="276" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="80" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="82" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="679"><net_src comp="74" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="276" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="82" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="688"><net_src comp="84" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="276" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="86" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="76" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="695"><net_src comp="644" pin="5"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="700"><net_src comp="697" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="705"><net_src comp="56" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="701" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="58" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="706" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="58" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="60" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="727" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="722" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="716" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="738" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="58" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="716" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="749" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="743" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="88" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="773"><net_src comp="738" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="90" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="755" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="761" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="768" pin="3"/><net_sink comp="775" pin=2"/></net>

<net id="788"><net_src comp="92" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="94" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="793"><net_src comp="783" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="316" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="74" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="76" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="814"><net_src comp="78" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="794" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="80" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="82" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="823"><net_src comp="74" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="794" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="82" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="832"><net_src comp="84" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="794" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="86" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="76" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="840"><net_src comp="826" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="56" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="818" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="800" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="58" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="842" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="848" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="818" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="58" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="826" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="60" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="860" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="872" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="800" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="892"><net_src comp="58" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="888" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="884" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="88" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="910"><net_src comp="90" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="893" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="898" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="905" pin="3"/><net_sink comp="911" pin=2"/></net>

<net id="924"><net_src comp="98" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="911" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="100" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="932"><net_src comp="102" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="208" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="104" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="939"><net_src comp="106" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="208" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="946"><net_src comp="927" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="208" pin="2"/><net_sink comp="941" pin=2"/></net>

<net id="952"><net_src comp="941" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="941" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="919" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="957" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="953" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="919" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="949" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="976"><net_src comp="961" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="982"><net_src comp="927" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="973" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="967" pin="2"/><net_sink comp="977" pin=2"/></net>

<net id="988"><net_src comp="202" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="108" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1000"><net_src comp="110" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="989" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="112" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1007"><net_src comp="114" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="985" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="995" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="989" pin="2"/><net_sink comp="1009" pin=2"/></net>

<net id="1020"><net_src comp="1009" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1009" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1029"><net_src comp="957" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="919" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1017" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="1025" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="995" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="1031" pin="2"/><net_sink comp="1041" pin=2"/></net>

<net id="1052"><net_src comp="28" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1069"><net_src comp="1058" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1076"><net_src comp="120" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="122" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1082"><net_src comp="1065" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1088"><net_src comp="120" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="1065" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="124" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1095"><net_src comp="1083" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="58" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1071" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1071" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1083" pin="3"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1071" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="58" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1083" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1126"><net_src comp="1103" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="126" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="1079" pin="1"/><net_sink comp="1121" pin=2"/></net>

<net id="1134"><net_src comp="1097" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1135"><net_src comp="128" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1136"><net_src comp="1079" pin="1"/><net_sink comp="1129" pin=2"/></net>

<net id="1142"><net_src comp="1115" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="1121" pin="3"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="1129" pin="3"/><net_sink comp="1137" pin=2"/></net>

<net id="1150"><net_src comp="220" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="214" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1152"><net_src comp="1053" pin="2"/><net_sink comp="1145" pin=2"/></net>

<net id="1153"><net_src comp="1145" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="1158"><net_src comp="1145" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="28" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1165"><net_src comp="102" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1166"><net_src comp="226" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1167"><net_src comp="104" pin="0"/><net_sink comp="1160" pin=2"/></net>

<net id="1172"><net_src comp="106" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="226" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1179"><net_src comp="1160" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="226" pin="2"/><net_sink comp="1174" pin=2"/></net>

<net id="1195"><net_src comp="1188" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1185" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="1182" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1205"><net_src comp="1191" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1211"><net_src comp="1202" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1212"><net_src comp="1197" pin="2"/><net_sink comp="1206" pin=2"/></net>

<net id="1216"><net_src comp="30" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1222"><net_src comp="44" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="1213" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="46" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1228"><net_src comp="1217" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="1206" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1237"><net_src comp="1225" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1229" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1245"><net_src comp="132" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1246"><net_src comp="1233" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1247"><net_src comp="40" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1248"><net_src comp="42" pin="0"/><net_sink comp="1239" pin=3"/></net>

<net id="1253"><net_src comp="1239" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="30" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1261"><net_src comp="134" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="1233" pin="2"/><net_sink comp="1255" pin=1"/></net>

<net id="1263"><net_src comp="54" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1264"><net_src comp="42" pin="0"/><net_sink comp="1255" pin=3"/></net>

<net id="1270"><net_src comp="120" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1271"><net_src comp="1233" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1272"><net_src comp="54" pin="0"/><net_sink comp="1265" pin=2"/></net>

<net id="1279"><net_src comp="136" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="1233" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1281"><net_src comp="138" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1282"><net_src comp="50" pin="0"/><net_sink comp="1273" pin=3"/></net>

<net id="1287"><net_src comp="140" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1293"><net_src comp="1283" pin="2"/><net_sink comp="1288" pin=1"/></net>

<net id="1299"><net_src comp="1283" pin="2"/><net_sink comp="1294" pin=2"/></net>

<net id="1303"><net_src comp="1288" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1308"><net_src comp="1294" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1313"><net_src comp="260" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="260" pin="5"/><net_sink comp="1314" pin=0"/></net>

<net id="1322"><net_src comp="152" pin="0"/><net_sink comp="1318" pin=1"/></net>

<net id="1327"><net_src comp="56" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1332"><net_src comp="60" pin="0"/><net_sink comp="1328" pin=1"/></net>

<net id="1337"><net_src comp="154" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1314" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1343"><net_src comp="154" pin="0"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="1310" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="1318" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="1323" pin="2"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="1345" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1356"><net_src comp="58" pin="0"/><net_sink comp="1351" pin=1"/></net>

<net id="1361"><net_src comp="1328" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1362"><net_src comp="1351" pin="2"/><net_sink comp="1357" pin=1"/></net>

<net id="1367"><net_src comp="1318" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="58" pin="0"/><net_sink comp="1363" pin=1"/></net>

<net id="1373"><net_src comp="1323" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="1363" pin="2"/><net_sink comp="1369" pin=1"/></net>

<net id="1379"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1357" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1387"><net_src comp="156" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="260" pin="2"/><net_sink comp="1381" pin=1"/></net>

<net id="1389"><net_src comp="70" pin="0"/><net_sink comp="1381" pin=2"/></net>

<net id="1390"><net_src comp="158" pin="0"/><net_sink comp="1381" pin=3"/></net>

<net id="1394"><net_src comp="1381" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1401"><net_src comp="160" pin="0"/><net_sink comp="1395" pin=0"/></net>

<net id="1402"><net_src comp="1339" pin="2"/><net_sink comp="1395" pin=1"/></net>

<net id="1403"><net_src comp="70" pin="0"/><net_sink comp="1395" pin=2"/></net>

<net id="1404"><net_src comp="138" pin="0"/><net_sink comp="1395" pin=3"/></net>

<net id="1410"><net_src comp="1357" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1411"><net_src comp="1391" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1412"><net_src comp="1395" pin="4"/><net_sink comp="1405" pin=2"/></net>

<net id="1418"><net_src comp="1369" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1419"><net_src comp="1391" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="1420"><net_src comp="1405" pin="3"/><net_sink comp="1413" pin=2"/></net>

<net id="1421"><net_src comp="1413" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="1428"><net_src comp="156" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1429"><net_src comp="260" pin="5"/><net_sink comp="1422" pin=1"/></net>

<net id="1430"><net_src comp="70" pin="0"/><net_sink comp="1422" pin=2"/></net>

<net id="1431"><net_src comp="158" pin="0"/><net_sink comp="1422" pin=3"/></net>

<net id="1435"><net_src comp="1422" pin="4"/><net_sink comp="1432" pin=0"/></net>

<net id="1442"><net_src comp="160" pin="0"/><net_sink comp="1436" pin=0"/></net>

<net id="1443"><net_src comp="1333" pin="2"/><net_sink comp="1436" pin=1"/></net>

<net id="1444"><net_src comp="70" pin="0"/><net_sink comp="1436" pin=2"/></net>

<net id="1445"><net_src comp="138" pin="0"/><net_sink comp="1436" pin=3"/></net>

<net id="1451"><net_src comp="1369" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1452"><net_src comp="1432" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="1453"><net_src comp="1436" pin="4"/><net_sink comp="1446" pin=2"/></net>

<net id="1459"><net_src comp="1318" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1460"><net_src comp="1432" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1461"><net_src comp="1436" pin="4"/><net_sink comp="1454" pin=2"/></net>

<net id="1467"><net_src comp="1375" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1468"><net_src comp="1446" pin="3"/><net_sink comp="1462" pin=1"/></net>

<net id="1469"><net_src comp="1454" pin="3"/><net_sink comp="1462" pin=2"/></net>

<net id="1470"><net_src comp="1462" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1474"><net_src comp="320" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1479"><net_src comp="325" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1484"><net_src comp="330" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1489"><net_src comp="335" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1494"><net_src comp="354" pin="4"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1500"><net_src comp="372" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1506"><net_src comp="408" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1512"><net_src comp="432" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1515"><net_src comp="1509" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1519"><net_src comp="467" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1524"><net_src comp="489" pin="4"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="1530"><net_src comp="499" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1532"><net_src comp="1527" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1536"><net_src comp="507" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1539"><net_src comp="1533" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1540"><net_src comp="1533" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1544"><net_src comp="515" pin="4"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1550"><net_src comp="620" pin="3"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1555"><net_src comp="628" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1560"><net_src comp="633" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1565"><net_src comp="656" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1571"><net_src comp="664" pin="4"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="1577"><net_src comp="674" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1583"><net_src comp="682" pin="4"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1589"><net_src comp="692" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1594"><net_src comp="697" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1599"><net_src comp="775" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1604"><net_src comp="808" pin="4"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="1610"><net_src comp="854" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1616"><net_src comp="878" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1618"><net_src comp="1613" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1619"><net_src comp="1613" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1623"><net_src comp="977" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1628"><net_src comp="1041" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1633"><net_src comp="1137" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1635"><net_src comp="1630" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1639"><net_src comp="1160" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1644"><net_src comp="1174" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1650"><net_src comp="1255" pin="4"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1653"><net_src comp="1647" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1657"><net_src comp="1265" pin="3"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1663"><net_src comp="1273" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="1288" pin=2"/></net>

<net id="1666"><net_src comp="1660" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1670"><net_src comp="253" pin="3"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1675"><net_src comp="265" pin="3"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="260" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_mix_i_V | {8 }
	Port: dout_mix_q_V | {7 }
	Port: ph_out_i_V | {15 }
	Port: ph_out_q_V | {15 }
	Port: loop_integ_V | {12 }
	Port: i_reg_V | {}
	Port: phase_angle_V | {}
	Port: cos_lut | {}
  - Chain level:
	State 1
		p_Val2_s : 1
	State 2
		tmp : 1
		tmp_i_cast : 1
	State 3
	State 4
		p_Val2_1 : 1
		sd_out_i_V : 2
		tmp_2 : 1
		isneg : 2
		newsignbit : 2
		p_Result_i : 2
		p_not_i1_i : 3
		brmerge_i1_i : 4
		tmp_5_i : 3
		overflow : 4
		newsignbit_0_not_i1_i : 3
		p_not38_i1_i : 3
		brmerge39_i1_i : 4
		underflow : 4
	State 5
	State 6
		p_Val2_3 : 1
		sd_out_q_V : 2
		isneg_1 : 2
		newsignbit_1 : 2
		p_Result_1_i : 2
	State 7
		brmerge_i_i : 1
		overflow_1 : 1
		brmerge39_i_i : 1
		underflow_1 : 1
		brmerge_i_i_i : 1
		underflow_1_not_i : 1
		brmerge9_i : 1
		p_Result_s : 1
		not_brmerge_i_i_i : 1
		tmp_4 : 1
		tmp_8 : 1
		tmp_6 : 1
		OP1_V : 2
		p_Val2_8 : 3
	State 8
		p_Result_2 : 1
		isneg_2 : 1
		p_Val2_9 : 1
		newsignbit_2 : 1
		p_Result_i8 : 1
		OP1_V_1 : 2
		p_Val2_18 : 3
	State 9
		brmerge_i_i1 : 1
		overflow_2 : 1
		brmerge39_i_i1 : 1
		underflow_2 : 1
		brmerge_i_i_i1 : 1
		underflow_not_i1 : 1
		brmerge_i : 1
		p_Val2_21_mux_i : 1
		p_Val2_i1 : 1
		tmp_9 : 1
	State 10
		tmp_10_cast_i : 1
		p_Val2_23 : 2
		isneg_3 : 3
		p_Val2_24 : 3
		newsignbit_3 : 3
		tmp_7 : 3
		p_not_i_i_i : 4
		brmerge_i_i4_i : 5
		tmp_3_i1 : 4
		overflow_3 : 5
		newsignbit_0_not_i_i_i : 4
		p_not38_i_i_i : 4
		brmerge39_i_i_i : 5
		underflow_3 : 5
	State 11
		tmp_i1 : 1
		sh_assign : 1
		sh_assign_1_cast6_i : 2
		sh_assign_1_cast_i : 2
		tmp_5_i1 : 2
		tmp_6_i2 : 3
		tmp_7_i1 : 2
		tmp_16 : 4
		p_Val2_26 : 5
		sh_assign_1 : 1
		isNeg_1 : 2
		tmp_8_i1 : 1
		sh_assign_2 : 3
		sh_assign_3_cast5_i : 4
		sh_assign_3_cast_i : 4
		tmp_10_i : 5
		tmp_11_i : 5
		tmp_18 : 6
		p_Val2_4 : 7
	State 12
		p_Val2_5 : 1
		tmp_12_i : 2
		p_Val2_27 : 3
		isneg_4 : 4
		p_Val2_29 : 4
		newsignbit_4 : 4
		tmp_15_i : 5
		underflow_4 : 5
		brmerge_i_i_i2 : 5
		isneg_not_i : 5
		brmerge_i1 : 5
		p_Val2_28_mux_i : 5
		p_Val2_i2 : 5
		tmp_16_i : 6
		p_Val2_41 : 2
		stg_173 : 3
		sh_assign_3 : 1
		stg_177 : 3
	State 13
		tmp_19_i : 1
		tmp_20_i : 1
		tmp_25 : 2
		p_Val2_33 : 3
		tmp_i2_15 : 1
		tmp_35_cast_i : 2
		tmp_21_i : 4
		p_Val2_34 : 5
		p_Val2_35 : 6
		stg_191 : 7
		msb_V : 6
		tmp_26 : 6
		sin_adr_V : 6
	State 14
		tmp_23_i : 1
		cos_lut_addr : 2
		cos_out_V : 3
		tmp_24_i : 1
		cos_lut_addr_1 : 2
		sin_out_V_3 : 3
	State 15
		p_Val2_32_cast_i : 1
		p_Val2_31_cast_i : 1
		sin_out_V : 2
		sel_tmp_i : 2
		sel_tmp3_demorgan_i : 1
		sel_tmp3_i : 1
		sel_tmp4_i : 1
		sel_tmp6_i : 1
		sel_tmp7_i : 1
		or_cond : 1
		tmp_11 : 1
		tmp_12 : 2
		tmp_27 : 3
		tmp_28 : 1
		t_ph_out_i_V : 2
		tmp_29 : 1
		tmp_30 : 2
		tmp_31 : 3
		tmp_32 : 4
		tmp_33 : 4
		t_ph_out_q_V : 1
		stg_231 : 3
		stg_232 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  DSP48A |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_3_fu_467             |    0    |    0    |    1    |
|          |             tmp_6_fu_620             |    0    |    0    |    1    |
|          |        p_Val2_21_mux_i_fu_761        |    0    |    0    |    14   |
|          |           p_Val2_i1_fu_768           |    0    |    0    |    14   |
|          |             tmp_9_fu_775             |    0    |    0    |    14   |
|          |    ssdm_int_V_write_assign_fu_898    |    0    |    0    |    14   |
|          |           p_Val2_1_i_fu_905          |    0    |    0    |    14   |
|          |             tmp_10_fu_911            |    0    |    0    |    14   |
|          |           sh_assign_fu_941           |    0    |    0    |    8    |
|          |           p_Val2_26_fu_977           |    0    |    0    |    28   |
|          |          sh_assign_2_fu_1009         |    0    |    0    |    9    |
|          |           p_Val2_4_fu_1041           |    0    |    0    |    28   |
|  select  |        p_Val2_28_mux_i_fu_1121       |    0    |    0    |    28   |
|          |           p_Val2_i2_fu_1129          |    0    |    0    |    28   |
|          |           tmp_16_i_fu_1137           |    0    |    0    |    28   |
|          |           p_Val2_41_fu_1145          |    0    |    0    |    28   |
|          |          sh_assign_3_fu_1174         |    0    |    0    |    8    |
|          |           p_Val2_33_fu_1206          |    0    |    0    |    28   |
|          |           cos_adr_V_fu_1288          |    0    |    0    |    10   |
|          |          sin_adr_V_1_fu_1294         |    0    |    0    |    10   |
|          |            tmp_28_fu_1405            |    0    |    0    |    12   |
|          |         t_ph_out_i_V_fu_1413         |    0    |    0    |    12   |
|          |            tmp_32_fu_1446            |    0    |    0    |    12   |
|          |            tmp_33_fu_1454            |    0    |    0    |    12   |
|          |         t_ph_out_q_V_fu_1462         |    0    |    0    |    12   |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_6_i2_fu_961           |    0    |    0    |    77   |
|    shl   |           tmp_10_i_fu_1025           |    0    |    0    |    77   |
|          |           tmp_19_i_fu_1191           |    0    |    0    |    77   |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_7_i1_fu_967           |    0    |    0    |    77   |
|   ashr   |           tmp_11_i_fu_1031           |    0    |    0    |    77   |
|          |           tmp_20_i_fu_1197           |    0    |    0    |    77   |
|----------|--------------------------------------|---------|---------|---------|
|          |            p_Val2_1_fu_348           |    0    |    0    |    27   |
|          |           p_Val2_23_fu_794           |    0    |    0    |    21   |
|          |            tmp_4_i_fu_935            |    0    |    0    |    8    |
|    sub   |           tmp_8_i1_fu_1003           |    0    |    0    |    8    |
|          |           tmp_17_i_fu_1168           |    0    |    0    |    8    |
|          |           p_Val2_34_fu_1233          |    0    |    0    |    28   |
|          |           sin_out_V_fu_1333          |    0    |    0    |    15   |
|          |           sel_tmp_i_fu_1339          |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|          |            p_Val2_3_fu_483           |    0    |    0    |    27   |
|    add   |          sh_assign_1_fu_989          |    0    |    0    |    8    |
|          |           p_Val2_5_fu_1053           |    0    |    0    |    28   |
|          |           p_Val2_27_fu_1065          |    0    |    0    |    28   |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_5_i_fu_402            |    0    |    0    |    1    |
|          |     newsignbit_0_not_i1_i_fu_414     |    0    |    0    |    1    |
|          |        underflow_not_i_fu_442        |    0    |    0    |    1    |
|          |       not_brmerge_i_i1_i_fu_452      |    0    |    0    |    1    |
|          |            tmp_7_i_fu_535            |    0    |    0    |    1    |
|          |      newsignbit_0_not_i_i_fu_546     |    0    |    0    |    1    |
|          |       underflow_1_not_i_fu_573       |    0    |    0    |    1    |
|          |       not_brmerge_i_i_i_fu_604       |    0    |    0    |    1    |
|          |            tmp_8_i_fu_711            |    0    |    0    |    1    |
|    xor   |     newsignbit_0_not_i_i1_fu_722     |    0    |    0    |    1    |
|          |        underflow_not_i1_fu_749       |    0    |    0    |    1    |
|          |            tmp_3_i1_fu_848           |    0    |    0    |    1    |
|          |     newsignbit_0_not_i_i_i_fu_860    |    0    |    0    |    1    |
|          |       underflow_4_not_i_fu_888       |    0    |    0    |    1    |
|          |           tmp_15_i_fu_1091           |    0    |    0    |    1    |
|          |        brmerge_i_i_i2_fu_1103        |    0    |    0    |    1    |
|          |          isneg_not_i_fu_1109         |    0    |    0    |    1    |
|          |          cos_adr_V_3_fu_1283         |    0    |    0    |    10   |
|          |          sel_tmp3_i_fu_1351          |    0    |    0    |    1    |
|          |          sel_tmp6_i_fu_1363          |    0    |    0    |    1    |
|----------|--------------------------------------|---------|---------|---------|
|          |           p_not_i1_i_fu_390          |    0    |    0    |    2    |
|          |          p_not38_i1_i_fu_420         |    0    |    0    |    2    |
|          |           p_not_i_i_fu_525           |    0    |    0    |    2    |
|          |          p_not38_i_i_fu_551          |    0    |    0    |    2    |
|          |           p_not_i_i9_fu_701          |    0    |    0    |    2    |
|   icmp   |          p_not38_i_i1_fu_727         |    0    |    0    |    2    |
|          |          p_not_i_i_i_fu_836          |    0    |    0    |    2    |
|          |         p_not38_i_i_i_fu_866         |    0    |    0    |    2    |
|          |           tmp_25_i_fu_1318           |    0    |    0    |    2    |
|          |           tmp_26_i_fu_1323           |    0    |    0    |    2    |
|          |           tmp_27_i_fu_1328           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |          brmerge_i1_i_fu_396         |    0    |    0    |    1    |
|          |         brmerge39_i1_i_fu_426        |    0    |    0    |    1    |
|          |         brmerge_i_i1_i_fu_438        |    0    |    0    |    1    |
|          |           brmerge8_i_fu_447          |    0    |    0    |    1    |
|          |             tmp_s_fu_463             |    0    |    0    |    1    |
|          |          brmerge_i_i_fu_530          |    0    |    0    |    1    |
|          |         brmerge39_i_i_fu_556         |    0    |    0    |    1    |
|          |         brmerge_i_i_i_fu_567         |    0    |    0    |    1    |
|          |           brmerge9_i_fu_579          |    0    |    0    |    1    |
|          |             tmp_8_fu_615             |    0    |    0    |    1    |
|    or    |          brmerge_i_i1_fu_706         |    0    |    0    |    1    |
|          |         brmerge39_i_i1_fu_732        |    0    |    0    |    1    |
|          |         brmerge_i_i_i1_fu_743        |    0    |    0    |    1    |
|          |           brmerge_i_fu_755           |    0    |    0    |    1    |
|          |         brmerge_i_i4_i_fu_842        |    0    |    0    |    1    |
|          |        brmerge39_i_i_i_fu_872        |    0    |    0    |    1    |
|          |        brmerge_i_i_i_i_fu_884        |    0    |    0    |    1    |
|          |           brmerge1_i_fu_893          |    0    |    0    |    1    |
|          |          brmerge_i1_fu_1115          |    0    |    0    |    1    |
|          |      sel_tmp3_demorgan_i_fu_1345     |    0    |    0    |    1    |
|          |            or_cond_fu_1375           |    0    |    0    |    1    |
|----------|--------------------------------------|---------|---------|---------|
|          |            overflow_fu_408           |    0    |    0    |    1    |
|          |           underflow_fu_432           |    0    |    0    |    1    |
|          |             tmp_5_fu_458             |    0    |    0    |    1    |
|          |           overflow_1_fu_540          |    0    |    0    |    1    |
|          |          underflow_1_fu_562          |    0    |    0    |    1    |
|          |             tmp_4_fu_610             |    0    |    0    |    1    |
|    and   |           overflow_2_fu_716          |    0    |    0    |    1    |
|          |          underflow_2_fu_738          |    0    |    0    |    1    |
|          |           overflow_3_fu_854          |    0    |    0    |    1    |
|          |          underflow_3_fu_878          |    0    |    0    |    1    |
|          |          underflow_4_fu_1097         |    0    |    0    |    1    |
|          |          sel_tmp4_i_fu_1357          |    0    |    0    |    1    |
|          |          sel_tmp7_i_fu_1369          |    0    |    0    |    1    |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |              grp_fu_276              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |      ph_in_i_V_read_read_fu_164      |    0    |    0    |    0    |
|          |       din_i_V_read_read_fu_170       |    0    |    0    |    0    |
|          |      ph_in_q_V_read_read_fu_176      |    0    |    0    |    0    |
|          |       din_q_V_read_read_fu_182       |    0    |    0    |    0    |
|   read   |     control_lf_i_read_read_fu_202    |    0    |    0    |    0    |
|          |     control_lf_p_read_read_fu_208    |    0    |    0    |    0    |
|          |  control_reg_init_V_read_read_fu_214 |    0    |    0    |    0    |
|          |   control_reg_clr_read_read_fu_220   |    0    |    0    |    0    |
|          | control_lf_out_gain_read_read_fu_226 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          stg_81_write_fu_188         |    0    |    0    |    0    |
|          |          stg_92_write_fu_195         |    0    |    0    |    0    |
|   write  |         stg_177_write_fu_232         |    0    |    0    |    0    |
|          |         stg_231_write_fu_239         |    0    |    0    |    0    |
|          |         stg_232_write_fu_246         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_302              |    0    |    0    |    0    |
|          |           sd_out_i_V_fu_354          |    0    |    0    |    0    |
|          |           p_Result_i_fu_380          |    0    |    0    |    0    |
|          |           sd_out_q_V_fu_489          |    0    |    0    |    0    |
|          |          p_Result_1_i_fu_515         |    0    |    0    |    0    |
|          |            p_Val2_9_fu_664           |    0    |    0    |    0    |
|          |          p_Result_i8_fu_682          |    0    |    0    |    0    |
|partselect|           p_Val2_24_fu_808           |    0    |    0    |    0    |
|          |             tmp_7_fu_826             |    0    |    0    |    0    |
|          |           p_Val2_35_fu_1239          |    0    |    0    |    0    |
|          |             msb_V_fu_1255            |    0    |    0    |    0    |
|          |           sin_adr_V_fu_1273          |    0    |    0    |    0    |
|          |            tmp_11_fu_1381            |    0    |    0    |    0    |
|          |            tmp_27_fu_1395            |    0    |    0    |    0    |
|          |            tmp_29_fu_1422            |    0    |    0    |    0    |
|          |            tmp_31_fu_1436            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          OP1_V_i_cast_fu_320         |    0    |    0    |    0    |
|          |          OP2_V_i_cast_fu_325         |    0    |    0    |    0    |
|          |         OP2_V_1_i_cast_fu_330        |    0    |    0    |    0    |
|          |             tmp_1_fu_335             |    0    |    0    |    0    |
|          |             OP1_V_fu_628             |    0    |    0    |    0    |
|          |             OP2_V_fu_633             |    0    |    0    |    0    |
|          |            OP1_V_1_fu_692            |    0    |    0    |    0    |
|          |            OP2_V_1_fu_697            |    0    |    0    |    0    |
|   sext   |         tmp_10_cast_i_fu_790         |    0    |    0    |    0    |
|          |            tmp_5_i1_fu_957           |    0    |    0    |    0    |
|          |         tmp_19_cast_i_fu_985         |    0    |    0    |    0    |
|          |      sh_assign_3_cast5_i_fu_1017     |    0    |    0    |    0    |
|          |      sh_assign_3_cast_i_fu_1021      |    0    |    0    |    0    |
|          |           tmp_12_i_fu_1058           |    0    |    0    |    0    |
|          |           tmp_13_i_fu_1062           |    0    |    0    |    0    |
|          |           tmp_18_i_fu_1188           |    0    |    0    |    0    |
|          |         tmp_35_cast_i_fu_1225        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_6_i_fu_340            |    0    |    0    |    0    |
|          |            tmp_3_i_fu_475            |    0    |    0    |    0    |
|          |             tmp_i2_fu_585            |    0    |    0    |    0    |
|bitconcatenate|            tmp_1_i3_fu_637           |    0    |    0    |    0    |
|          |            tmp_1_i1_fu_783           |    0    |    0    |    0    |
|          |             tmp_i1_fu_919            |    0    |    0    |    0    |
|          |           tmp_i2_15_fu_1217          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             isneg_fu_364             |    0    |    0    |    0    |
|          |           newsignbit_fu_372          |    0    |    0    |    0    |
|          |            isneg_1_fu_499            |    0    |    0    |    0    |
|          |          newsignbit_1_fu_507         |    0    |    0    |    0    |
|          |            isneg_2_fu_656            |    0    |    0    |    0    |
|          |          newsignbit_2_fu_674         |    0    |    0    |    0    |
| bitselect|            isneg_3_fu_800            |    0    |    0    |    0    |
|          |          newsignbit_3_fu_818         |    0    |    0    |    0    |
|          |             isNeg_fu_927             |    0    |    0    |    0    |
|          |            isNeg_1_fu_995            |    0    |    0    |    0    |
|          |            isneg_4_fu_1071           |    0    |    0    |    0    |
|          |         newsignbit_4_fu_1083         |    0    |    0    |    0    |
|          |            isNeg_2_fu_1160           |    0    |    0    |    0    |
|          |            tmp_26_fu_1265            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  partset |           p_Result_s_fu_592          |    0    |    0    |    0    |
|          |           p_Result_2_fu_644          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |      sh_assign_1_cast6_i_fu_949      |    0    |    0    |    0    |
|          |       sh_assign_1_cast_i_fu_953      |    0    |    0    |    0    |
|          |      sh_assign_5_cast3_i_fu_1182     |    0    |    0    |    0    |
|          |      sh_assign_5_cast_i_fu_1185      |    0    |    0    |    0    |
|          |           tmp_21_i_fu_1229           |    0    |    0    |    0    |
|   zext   |           tmp_23_i_fu_1300           |    0    |    0    |    0    |
|          |           tmp_24_i_fu_1305           |    0    |    0    |    0    |
|          |       p_Val2_32_cast_i_fu_1310       |    0    |    0    |    0    |
|          |       p_Val2_31_cast_i_fu_1314       |    0    |    0    |    0    |
|          |            tmp_12_fu_1391            |    0    |    0    |    0    |
|          |            tmp_30_fu_1432            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_16_fu_973            |    0    |    0    |    0    |
|   trunc  |            tmp_18_fu_1037            |    0    |    0    |    0    |
|          |           p_Val2_29_fu_1079          |    0    |    0    |    0    |
|          |            tmp_25_fu_1202            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    1    |    0    |   1155  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    OP1_V_1_reg_1586   |   21   |
| OP1_V_i_cast_reg_1471 |   27   |
|     OP1_V_reg_1552    |   21   |
|OP2_V_1_i_cast_reg_1481|   27   |
|    OP2_V_1_reg_1591   |   21   |
| OP2_V_i_cast_reg_1476 |   27   |
|     OP2_V_reg_1557    |   21   |
|cos_lut_addr_1_reg_1672|   10   |
| cos_lut_addr_reg_1667 |   10   |
|    isNeg_2_reg_1636   |    1   |
|    isneg_1_reg_1527   |    1   |
|    isneg_2_reg_1562   |    1   |
|     msb_V_reg_1647    |    2   |
| newsignbit_1_reg_1533 |    1   |
| newsignbit_2_reg_1574 |    1   |
|  newsignbit_reg_1497  |    1   |
|  overflow_3_reg_1607  |    1   |
|   overflow_reg_1503   |    1   |
| p_Result_1_i_reg_1541 |    2   |
|  p_Result_i8_reg_1580 |    2   |
|   p_Val2_24_reg_1601  |   14   |
|   p_Val2_26_reg_1620  |   28   |
|   p_Val2_4_reg_1625   |   28   |
|   p_Val2_9_reg_1568   |   14   |
|        reg_312        |   16   |
|        reg_316        |   27   |
|  sd_out_i_V_reg_1491  |   16   |
|  sd_out_q_V_reg_1521  |   16   |
|  sh_assign_3_reg_1641 |    8   |
|   sin_adr_V_reg_1660  |   10   |
|   tmp_16_i_reg_1630   |   28   |
|     tmp_1_reg_1486    |   27   |
|    tmp_26_reg_1654    |    1   |
|     tmp_3_reg_1516    |    1   |
|     tmp_6_reg_1547    |    1   |
|     tmp_9_reg_1596    |   14   |
|  underflow_3_reg_1613 |    1   |
|   underflow_reg_1509  |    1   |
+-----------------------+--------+
|         Total         |   450  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_260 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_260 |  p3  |   2  |  10  |   20   ||    10   |
|     grp_fu_276    |  p0  |   8  |  16  |   128  ||    32   |
|     grp_fu_276    |  p1  |   8  |  12  |   96   ||    24   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  ||  6.436  ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48A |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  1155  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   76   |
|  Register |    -   |    -   |   450  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   450  |  1231  |
+-----------+--------+--------+--------+--------+
