Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Feb 25 19:30:43 2022
| Host         : yoshi-desktop running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.741        0.000                      0                  244        0.146        0.000                      0                  244        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.741        0.000                      0                  145        0.146        0.000                      0                  145        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.726        0.000                      0                   99        0.251        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.333ns (44.346%)  route 2.928ns (55.654%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 r  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 f  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.645     9.066    pxclk/pulse25
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.118     9.184 r  pxclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.184    pxclk/count[0]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.667 r  pxclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    pxclk/count_reg[0]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    pxclk/count_reg[4]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    pxclk/count_reg[8]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    pxclk/count_reg[12]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.123 r  pxclk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.123    pxclk/count_reg[16]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  pxclk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    pxclk/count_reg[20]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.571 r  pxclk/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.571    pxclk/count_reg[24]_i_1_n_6
    SLICE_X5Y106         FDCE                                         r  pxclk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.587    15.009    pxclk/clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  pxclk/count_reg[25]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.062    15.312    pxclk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.238ns (43.323%)  route 2.928ns (56.677%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 r  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 f  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.645     9.066    pxclk/pulse25
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.118     9.184 r  pxclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.184    pxclk/count[0]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.667 r  pxclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    pxclk/count_reg[0]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    pxclk/count_reg[4]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    pxclk/count_reg[8]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    pxclk/count_reg[12]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.123 r  pxclk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.123    pxclk/count_reg[16]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  pxclk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    pxclk/count_reg[20]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.476 r  pxclk/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.476    pxclk/count_reg[24]_i_1_n_5
    SLICE_X5Y106         FDCE                                         r  pxclk/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.587    15.009    pxclk/clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  pxclk/count_reg[26]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.062    15.312    pxclk/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 2.222ns (43.147%)  route 2.928ns (56.853%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 r  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 f  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.645     9.066    pxclk/pulse25
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.118     9.184 r  pxclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.184    pxclk/count[0]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.667 r  pxclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    pxclk/count_reg[0]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    pxclk/count_reg[4]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    pxclk/count_reg[8]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    pxclk/count_reg[12]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.123 r  pxclk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.123    pxclk/count_reg[16]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  pxclk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.237    pxclk/count_reg[20]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.460 r  pxclk/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.460    pxclk/count_reg[24]_i_1_n_7
    SLICE_X5Y106         FDCE                                         r  pxclk/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.587    15.009    pxclk/clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  pxclk/count_reg[24]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDCE (Setup_fdce_C_D)        0.062    15.312    pxclk/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.980ns (21.303%)  route 3.620ns (78.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 f  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 f  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 r  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.733     9.154    vga/pulse25
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.152     9.306 r  vga/VS_i_1/O
                         net (fo=12, routed)          0.605     9.911    vga/VS_i_1_n_0
    SLICE_X8Y101         FDCE                                         r  vga/vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.509    14.931    vga/clk_IBUF_BUFG
    SLICE_X8Y101         FDCE                                         r  vga/vcnt_reg[6]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         FDCE (Setup_fdce_C_CE)      -0.371    14.784    vga/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.980ns (21.303%)  route 3.620ns (78.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 f  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 f  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 r  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.733     9.154    vga/pulse25
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.152     9.306 r  vga/VS_i_1/O
                         net (fo=12, routed)          0.605     9.911    vga/VS_i_1_n_0
    SLICE_X8Y101         FDCE                                         r  vga/vcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.509    14.931    vga/clk_IBUF_BUFG
    SLICE_X8Y101         FDCE                                         r  vga/vcnt_reg[7]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         FDCE (Setup_fdce_C_CE)      -0.371    14.784    vga/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 2.219ns (43.114%)  route 2.928ns (56.886%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 r  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 f  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.645     9.066    pxclk/pulse25
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.118     9.184 r  pxclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.184    pxclk/count[0]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.667 r  pxclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    pxclk/count_reg[0]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    pxclk/count_reg[4]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    pxclk/count_reg[8]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    pxclk/count_reg[12]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.123 r  pxclk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.123    pxclk/count_reg[16]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.457 r  pxclk/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.457    pxclk/count_reg[20]_i_1_n_6
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.587    15.009    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)        0.062    15.337    pxclk/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.198ns (42.880%)  route 2.928ns (57.119%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 r  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 f  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.645     9.066    pxclk/pulse25
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.118     9.184 r  pxclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.184    pxclk/count[0]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.667 r  pxclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    pxclk/count_reg[0]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    pxclk/count_reg[4]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    pxclk/count_reg[8]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    pxclk/count_reg[12]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.123 r  pxclk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.123    pxclk/count_reg[16]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.436 r  pxclk/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.436    pxclk/count_reg[20]_i_1_n_4
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.587    15.009    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[23]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)        0.062    15.337    pxclk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 2.105ns (41.825%)  route 2.928ns (58.175%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 r  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 f  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.645     9.066    pxclk/pulse25
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.118     9.184 r  pxclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.184    pxclk/count[0]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.667 r  pxclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    pxclk/count_reg[0]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    pxclk/count_reg[4]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    pxclk/count_reg[8]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    pxclk/count_reg[12]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.343 r  pxclk/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.343    pxclk/count_reg[16]_i_1_n_6
    SLICE_X5Y104         FDCE                                         r  pxclk/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.587    15.009    pxclk/clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  pxclk/count_reg[17]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDCE (Setup_fdce_C_D)        0.062    15.312    pxclk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.124ns (42.044%)  route 2.928ns (57.956%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 r  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 f  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.645     9.066    pxclk/pulse25
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.118     9.184 r  pxclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.184    pxclk/count[0]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.667 r  pxclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    pxclk/count_reg[0]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    pxclk/count_reg[4]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    pxclk/count_reg[8]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    pxclk/count_reg[12]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.123 r  pxclk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.123    pxclk/count_reg[16]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.362 r  pxclk/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.362    pxclk/count_reg[20]_i_1_n_5
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.587    15.009    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[22]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)        0.062    15.337    pxclk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 pxclk/count_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.084ns (41.581%)  route 2.928ns (58.419%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X5Y105         FDCE                                         r  pxclk/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  pxclk/count_reg[21]/Q
                         net (fo=2, routed)           0.868     6.634    pxclk/count_reg[21]
    SLICE_X4Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  pxclk/RED[1]_i_9/O
                         net (fo=1, routed)           0.797     7.555    pxclk/RED[1]_i_9_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.679 r  pxclk/RED[1]_i_3/O
                         net (fo=2, routed)           0.618     8.297    pxclk/RED[1]_i_3_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.124     8.421 f  pxclk/RED[1]_i_1/O
                         net (fo=16, routed)          0.645     9.066    pxclk/pulse25
    SLICE_X5Y100         LUT1 (Prop_lut1_I0_O)        0.118     9.184 r  pxclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     9.184    pxclk/count[0]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.667 r  pxclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.667    pxclk/count_reg[0]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    pxclk/count_reg[4]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.895    pxclk/count_reg[8]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.009    pxclk/count_reg[12]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.322 r  pxclk/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.322    pxclk/count_reg[16]_i_1_n_4
    SLICE_X5Y104         FDCE                                         r  pxclk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.587    15.009    pxclk/clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  pxclk/count_reg[19]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDCE (Setup_fdce_C_D)        0.062    15.312    pxclk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.746%)  route 0.285ns (55.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    vga/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  vga/hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  vga/hcnt_reg[2]/Q
                         net (fo=5, routed)           0.163     1.823    vga/hcnt_reg[2]
    SLICE_X3Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.868 r  vga/hcnt[9]_i_2/O
                         net (fo=5, routed)           0.122     1.990    vga/hcnt[9]_i_2_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.035 r  vga/hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.035    vga/p_0_in[7]
    SLICE_X3Y99          FDCE                                         r  vga/hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  vga/hcnt_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.091     1.888    vga/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.598     1.517    vga/clk_IBUF_BUFG
    SLICE_X7Y101         FDCE                                         r  vga/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga/vcnt_reg[8]/Q
                         net (fo=5, routed)           0.125     1.784    vga/vcnt_reg[8]
    SLICE_X6Y101         LUT5 (Prop_lut5_I2_O)        0.045     1.829 r  vga/vcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga/p_0_in__0[9]
    SLICE_X6Y101         FDCE                                         r  vga/vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.868     2.034    vga/clk_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  vga/vcnt_reg[9]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X6Y101         FDCE (Hold_fdce_C_D)         0.121     1.651    vga/vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/color_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/GRN_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.209ns (36.833%)  route 0.358ns (63.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    vga/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  vga/color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  vga/color_reg[6]/Q
                         net (fo=3, routed)           0.358     2.047    vga/color_reg_n_0_[6]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     2.092 r  vga/GRN[2]_i_1/O
                         net (fo=3, routed)           0.000     2.092    vga/GRN[2]_i_1_n_0
    SLICE_X4Y100         FDCE                                         r  vga/GRN_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.868     2.034    vga/clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  vga/GRN_reg[2]_lopt_replica/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092     1.880    vga/GRN_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    vga/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  vga/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.128     1.646 r  vga/hcnt_reg[3]/Q
                         net (fo=4, routed)           0.084     1.730    vga/hcnt_reg[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.099     1.829 r  vga/hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga/p_0_in[4]
    SLICE_X3Y101         FDCE                                         r  vga/hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.872     2.037    vga/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  vga/hcnt_reg[4]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092     1.610    vga/hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.185ns (31.100%)  route 0.410ns (68.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    vga/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  vga/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  vga/hcnt_reg[1]/Q
                         net (fo=6, routed)           0.410     2.075    vga/hcnt_reg[1]
    SLICE_X3Y101         LUT5 (Prop_lut5_I1_O)        0.044     2.119 r  vga/hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.119    vga/p_0_in[3]
    SLICE_X3Y101         FDCE                                         r  vga/hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.872     2.037    vga/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  vga/hcnt_reg[3]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.107     1.898    vga/hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/RED_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.969%)  route 0.362ns (66.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.604     1.523    vga/clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  vga/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga/hcnt_reg[9]/Q
                         net (fo=16, routed)          0.199     1.864    vga/hcnt_reg[9]
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.045     1.909 r  vga/RED[0]_i_1/O
                         net (fo=3, routed)           0.162     2.071    vga/RED1
    SLICE_X6Y102         FDCE                                         r  vga/RED_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.868     2.034    vga/clk_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  vga/RED_reg[0]_lopt_replica_2/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y102         FDCE (Hold_fdce_C_D)         0.059     1.847    vga/RED_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/px_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/px_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.604     1.523    vga/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  vga/px_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vga/px_reg[3]/Q
                         net (fo=3, routed)           0.091     1.742    vga/px_reg[3]
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.099     1.841 r  vga/px[4]_i_2/O
                         net (fo=1, routed)           0.000     1.841    vga/p_0_in__1[4]
    SLICE_X4Y98          FDCE                                         r  vga/px_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.875     2.040    vga/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  vga/px_reg[4]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.092     1.615    vga/px_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.216%)  route 0.410ns (68.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    vga/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  vga/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  vga/hcnt_reg[1]/Q
                         net (fo=6, routed)           0.410     2.075    vga/hcnt_reg[1]
    SLICE_X3Y101         LUT4 (Prop_lut4_I0_O)        0.045     2.120 r  vga/hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.120    vga/p_0_in[2]
    SLICE_X3Y101         FDCE                                         r  vga/hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.872     2.037    vga/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  vga/hcnt_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.091     1.882    vga/hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 seg7/pulse/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  seg7/pulse/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  seg7/pulse/count_reg[0]/Q
                         net (fo=4, routed)           0.079     1.762    seg7/pulse/count_reg[0]
    SLICE_X2Y101         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.891 r  seg7/pulse/count_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.891    seg7/pulse/count_reg[0]_i_1__0_n_6
    SLICE_X2Y101         FDCE                                         r  seg7/pulse/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.872     2.037    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  seg7/pulse/count_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.134     1.652    seg7/pulse/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/color_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.079%)  route 0.454ns (70.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  reset_reg/Q
                         net (fo=103, routed)         0.454     2.113    vga/reset
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.158 r  vga/color[6]_i_1/O
                         net (fo=1, routed)           0.000     2.158    vga/color[6]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  vga/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  vga/color_reg[6]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     1.918    vga/color_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    reset_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    pxclk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    pxclk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    pxclk/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    pxclk/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    pxclk/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    pxclk/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    pxclk/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y104    pxclk/count_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    pxclk/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    pxclk/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    pxclk/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    pxclk/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    pxclk/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    pxclk/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    pxclk/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    pxclk/count_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    pxclk/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    pxclk/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    pxclk/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    pxclk/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    pxclk/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    pxclk/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    pxclk/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    pxclk/count_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.456ns (15.760%)  route 2.437ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.437     8.206    seg7/pulse/reset
    SLICE_X2Y104         FDCE                                         f  seg7/pulse/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.589    15.011    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  seg7/pulse/count_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDCE (Recov_fdce_C_CLR)     -0.319    14.932    seg7/pulse/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.456ns (15.760%)  route 2.437ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.437     8.206    seg7/pulse/reset
    SLICE_X2Y104         FDCE                                         f  seg7/pulse/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.589    15.011    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  seg7/pulse/count_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDCE (Recov_fdce_C_CLR)     -0.319    14.932    seg7/pulse/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.456ns (15.760%)  route 2.437ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.437     8.206    seg7/pulse/reset
    SLICE_X2Y104         FDCE                                         f  seg7/pulse/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.589    15.011    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  seg7/pulse/count_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDCE (Recov_fdce_C_CLR)     -0.319    14.932    seg7/pulse/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.456ns (15.760%)  route 2.437ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.437     8.206    seg7/pulse/reset
    SLICE_X2Y104         FDCE                                         f  seg7/pulse/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.589    15.011    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  seg7/pulse/count_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDCE (Recov_fdce_C_CLR)     -0.319    14.932    seg7/pulse/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.456ns (16.738%)  route 2.268ns (83.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.268     8.037    seg7/pulse/reset
    SLICE_X2Y107         FDCE                                         f  seg7/pulse/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.588    15.010    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  seg7/pulse/count_reg[24]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319    14.931    seg7/pulse/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.456ns (16.738%)  route 2.268ns (83.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.268     8.037    seg7/pulse/reset
    SLICE_X2Y107         FDCE                                         f  seg7/pulse/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.588    15.010    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  seg7/pulse/count_reg[25]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319    14.931    seg7/pulse/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.456ns (16.738%)  route 2.268ns (83.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.268     8.037    seg7/pulse/reset
    SLICE_X2Y107         FDCE                                         f  seg7/pulse/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.588    15.010    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  seg7/pulse/count_reg[26]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319    14.931    seg7/pulse/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.456ns (17.445%)  route 2.158ns (82.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.158     7.926    seg7/pulse/reset
    SLICE_X2Y105         FDCE                                         f  seg7/pulse/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.589    15.011    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  seg7/pulse/count_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.319    14.932    seg7/pulse/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.456ns (17.445%)  route 2.158ns (82.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.158     7.926    seg7/pulse/reset
    SLICE_X2Y105         FDCE                                         f  seg7/pulse/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.589    15.011    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  seg7/pulse/count_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.319    14.932    seg7/pulse/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.456ns (17.445%)  route 2.158ns (82.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=103, routed)         2.158     7.926    seg7/pulse/reset
    SLICE_X2Y105         FDCE                                         f  seg7/pulse/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.589    15.011    seg7/pulse/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  seg7/pulse/count_reg[18]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDCE (Recov_fdce_C_CLR)     -0.319    14.932    seg7/pulse/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  7.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.480%)  route 0.322ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.322     1.981    seg7/reset
    SLICE_X2Y99          FDCE                                         f  seg7/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Remov_fdce_C_CLR)     -0.067     1.730    seg7/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.480%)  route 0.322ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.322     1.981    seg7/reset
    SLICE_X2Y99          FDCE                                         f  seg7/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Remov_fdce_C_CLR)     -0.067     1.730    seg7/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.480%)  route 0.322ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.322     1.981    seg7/reset
    SLICE_X2Y99          FDCE                                         f  seg7/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Remov_fdce_C_CLR)     -0.067     1.730    seg7/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.480%)  route 0.322ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.322     1.981    vga/reset
    SLICE_X3Y99          FDCE                                         f  vga/hcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  vga/hcnt_reg[0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.092     1.705    vga/hcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.480%)  route 0.322ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.322     1.981    vga/reset
    SLICE_X3Y99          FDCE                                         f  vga/hcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  vga/hcnt_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.092     1.705    vga/hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.480%)  route 0.322ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.322     1.981    vga/reset
    SLICE_X3Y99          FDCE                                         f  vga/hcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  vga/hcnt_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDCE (Remov_fdce_C_CLR)     -0.092     1.705    vga/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/py_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.731%)  route 0.386ns (73.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.386     2.046    vga/reset
    SLICE_X1Y97          FDCE                                         f  vga/py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  vga/py_reg[4]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.705    vga/py_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/py_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.513%)  route 0.391ns (73.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.391     2.050    vga/reset
    SLICE_X0Y97          FDCE                                         f  vga/py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  vga/py_reg[0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.705    vga/py_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/py_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.513%)  route 0.391ns (73.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.391     2.050    vga/reset
    SLICE_X0Y97          FDCE                                         f  vga/py_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  vga/py_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.705    vga/py_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/py_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.513%)  route 0.391ns (73.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=103, routed)         0.391     2.050    vga/reset
    SLICE_X0Y97          FDCE                                         f  vga/py_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.043    vga/clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  vga/py_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.705    vga/py_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.345    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/GRN_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 3.994ns (42.188%)  route 5.473ns (57.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.709     5.311    vga/clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  vga/GRN_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  vga/GRN_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           5.473    11.241    lopt_6
    C6                   OBUF (Prop_obuf_I_O)         3.538    14.779 r  GRN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.779    GRN[0]
    C6                                                                r  GRN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 4.160ns (44.351%)  route 5.219ns (55.649%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.726     5.329    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.892     6.738    seg7/counter[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I2_O)        0.124     6.862 r  seg7/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.328    11.190    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.707 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.707    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/GRN_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 4.002ns (42.857%)  route 5.336ns (57.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.709     5.311    vga/clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  vga/GRN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  vga/GRN_reg[2]/Q
                         net (fo=1, routed)           5.336    11.104    GRN_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.650 r  GRN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.650    GRN[2]
    B6                                                                r  GRN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/GRN_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 4.001ns (42.880%)  route 5.329ns (57.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.709     5.311    vga/clk_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  vga/GRN_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  vga/GRN_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           5.329    11.096    lopt_7
    A5                   OBUF (Prop_obuf_I_O)         3.545    14.641 r  GRN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.641    GRN[1]
    A5                                                                r  GRN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.158ns  (logic 4.069ns (44.436%)  route 5.088ns (55.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.709     5.311    vga/clk_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  vga/RED_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  vga/RED_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           5.088    10.918    lopt_3
    C7                   OBUF (Prop_obuf_I_O)         3.551    14.469 r  BLU_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.469    BLU[1]
    C7                                                                r  BLU[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.156ns  (logic 4.070ns (44.446%)  route 5.087ns (55.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.709     5.311    vga/clk_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  vga/RED_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  vga/RED_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           5.087    10.916    lopt_1
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.467 r  BLU_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.467    BLU[3]
    D8                                                                r  BLU[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.144ns  (logic 4.003ns (43.779%)  route 5.141ns (56.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.709     5.311    vga/clk_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  vga/RED_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  vga/RED_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.141    10.908    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547    14.455 r  BLU_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.455    BLU[0]
    B7                                                                r  BLU[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 4.010ns (44.436%)  route 5.014ns (55.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.709     5.311    vga/clk_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  vga/RED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  vga/RED_reg[0]/Q
                         net (fo=1, routed)           5.014    10.781    BLU_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    14.335 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.335    RED[0]
    A3                                                                r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.066ns (45.413%)  route 4.888ns (54.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.709     5.311    vga/clk_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  vga/RED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  vga/RED_reg[1]/Q
                         net (fo=1, routed)           4.888    10.717    BLU_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    14.265 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.265    RED[1]
    B4                                                                r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 4.334ns (49.563%)  route 4.411ns (50.437%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.726     5.329    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.478     5.807 f  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          1.046     6.853    seg7/counter[2]
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.301     7.154 r  seg7/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.365    10.519    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.074 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.074    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.445ns (71.092%)  route 0.588ns (28.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.235     1.923    seg7/counter[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.968 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.321    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.558 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.558    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.441ns (70.493%)  route 0.603ns (29.507%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.148     1.672 f  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          0.257     1.930    seg7/counter[2]
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.099     2.029 r  seg7/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.375    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.569 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.569    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.508ns (71.592%)  route 0.599ns (28.408%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.235     1.923    seg7/counter[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.046     1.969 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.333    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.631 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.631    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VS_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.407ns (63.650%)  route 0.803ns (36.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.598     1.517    vga/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  vga/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga/VS_reg/Q
                         net (fo=1, routed)           0.803     2.462    VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.728 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.728    VS
    B12                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.460ns (65.341%)  route 0.774ns (34.659%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.245     1.933    seg7/counter[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.045     1.978 r  seg7/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.508    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.758 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.758    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.521ns (65.336%)  route 0.807ns (34.664%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.256     1.944    seg7/counter[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.042     1.986 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.551     2.537    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.852 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.852    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.525ns (64.429%)  route 0.842ns (35.571%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.252     1.941    seg7/counter[1]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.043     1.984 r  seg7/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.573    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.891 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.891    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/HS_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.446ns (60.539%)  route 0.943ns (39.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.599     1.518    vga/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  vga/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.128     1.646 r  vga/HS_reg/Q
                         net (fo=1, routed)           0.943     2.589    HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.318     3.907 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    HS
    B11                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.526ns (59.779%)  route 1.027ns (40.221%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.245     1.933    seg7/counter[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.043     1.976 r  seg7/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.782     2.758    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     4.078 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.078    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.528ns (58.664%)  route 1.077ns (41.336%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.605     1.524    seg7/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.311     1.999    seg7/counter[1]
    SLICE_X0Y98          LUT3 (Prop_lut3_I2_O)        0.045     2.044 r  seg7/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.766     2.810    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     4.129 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.129    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_SW
                            (input port)
  Destination:            reset_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.478ns (62.145%)  route 0.900ns (37.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET_SW (IN)
                         net (fo=0)                   0.000     0.000    RESET_SW
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_SW_IBUF_inst/O
                         net (fo=1, routed)           0.900     2.378    RESET_SW_IBUF
    SLICE_X0Y101         FDPE                                         f  reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.590     5.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_SW
                            (input port)
  Destination:            reset_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.245ns (41.217%)  route 0.350ns (58.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET_SW (IN)
                         net (fo=0)                   0.000     0.000    RESET_SW
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_SW_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.595    RESET_SW_IBUF
    SLICE_X0Y101         FDPE                                         f  reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C





