`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/01/28 22:17:08
// Design Name: 
// Module Name: delay_reg
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module delay_reg(
    input wire clk, 
    input wire rst, 
    input wire jump_in, 
    input wire branch_e_in, 
    input wire branch_ne_in, 
    input wire regdest_in, 
    input wire memread_in, 
    input wire memwrite_in, 
    input wire memtoreg_in, 
    input wire alusrc_in, 
    input wire regwrite_in, 
    input wire [3:0] aluop_in, 
    input wire is_sign_in, 
    input wire zero_extern_in, 
    input wire use_sa_in, 
    input wire alu_sign_reset_in, 
    output reg jump_out = 0, 
    output reg branch_e_out = 0,
    output reg branch_ne_out = 0,  
    output reg regdest_out = 0, 
    output reg memread_out = 0, 
    output reg memwrite_out = 0, 
    output reg memtoreg_out = 0, 
    output reg alusrc_out = 0, 
    output reg regwrite_out = 0, 
    output reg [3:0] aluop_out = 4'b0000, 
    output reg is_sign_out = 1, 
    output reg zero_extern_out = 0, 
    output reg use_sa_out = 0, 
    output reg alu_sign_reset_out = 1
    );

    always @(posedge clk) begin
        if(rst) begin
            jump_out <= 0;// ä¸è·³è½?
            branch_e_out <= 0;// ä¸æ˜¯beq
            branch_ne_out <= 0;// ä¸æ˜¯bne
            regdest_out <= 0;// æŽ§åˆ¶è¦å†™çš„ç›®æ ‡å¯„å­˜å™¨ æˆ–è?? è¦ä¸è¦è¯»rtå¯„å­˜å™¨ï¼› è¿™é‡Œæ˜¯è¦å†™çš„å¯„å­˜å™¨æ˜¯rtæˆ–è?…ä¸è¯»rtå¯„å­˜å™?
            memread_out <= 0;// ä¸è¯»å†…å­˜
            memtoreg_out <= 0;// ä¸åŠ è½½å†…å­˜åˆ°å¯„å­˜å™?
            memwrite_out <= 0;// ä¸å†™å†…å­˜
            alusrc_out <= 0;// aluç¬¬äºŒä¸ªæ“ä½œæ•°æ¥æºä¸ºå¯„å­˜å™¨
            regwrite_out <= 0;// ä¸å†™å¯„å­˜å™?
            aluop_out <= 4'b0000;// åŠ?
            is_sign_out <= 1;// æœ‰ç¬¦å?
            zero_extern_out <= 0;// ä¸ç”¨0æ‹“å±•ç«‹å³æ•?
            use_sa_out <= 0;// ä¸ä½¿ç”¨shift amount
            alu_sign_reset_out <= 1;// æ¸…é›¶æ—¶å°†aluçš„æ ‡å¿—ä½æ¸…é›¶
        end
        else begin
            jump_out <= jump_in;
            branch_e_out <= branch_e_in;
            branch_ne_out <= branch_ne_in;
            regdest_out <= regdest_in;
            memread_out <= memread_in;
            memtoreg_out <= memtoreg_in;
            memwrite_out <= memwrite_in;
            alusrc_out <= alusrc_in;
            regwrite_out <= regwrite_in;
            aluop_out <= aluop_in;
            is_sign_out <= is_sign_in;
            zero_extern_out <= zero_extern_in;
            use_sa_out <= use_sa_in;
            alu_sign_reset_out <= alu_sign_reset_in;
        end
    end
endmodule
