<p> </p><p><u>Executive Summary</u></p><p>Ncore Performance Modeling team working to enable Ncore2.5 release candidate by 2/9.  This requires improved stimulus, debug-ability and expanding the configuration space.  Symphony micro-architecture reviews wrapping up and coding continues with switch coding in progress.  Significant progress on parameters and Golden Parameter source tool and flow.   Maestro user flow discussions with CAE for Ncore3.0 continue with current focus on topology editor.  Maestro Arch Spec 0.7 coming together with contribution from across the team.  Symphony HW Arch Spec 0.9 should be ready for review this week.  We completed our first timebox for Ncore3, Presto and CodaCache and reviewed results, key learnings and improvements for February timebox. </p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p> </p><p><u>Highlights</u></p><ul><li> </li></ul><p><u>Lowlights</u></p><ul><li>DFT related reset issue sourced by NXP, effects only resilient configurations.  Delivering fixed RTL 2/06.</li></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Completed updates to Perf mon/debug and Trace Chapters in Symphony ArchDef Spec.</li><li>Held discussions on VC support options for Legato.</li><li>Held reviews of ATU initiator.</li><li>Finalizing transport/SMI error signaling and resiliency architectures.</li><li>Meeting planned next week to discuss schedule with respect to non-interleaving support in Legato.</li></ul><li>Ncore</li></ul></ul><ul><li>Advancing Ncore / Concerto RevC (CHI + ACE)</li></ul><ul><ul><ul><li>Oski Formal Verification:</li><ul><li>Waiting to hear back from Oski on status of final long-runs to fully complete Formal Verification of Ncore3 / Concerto RevC last week.</li></ul><li>NSPS at 0.9</li><ul><li>Incorporated CAE feedback into the document.</li><li>Dialog continuing among HW and SW teams about parameter specification and management continuing.</li></ul><li>Concerto C message formats closer to 0.9: Updated AttrV fields to explicitly refer to attribute bits so they can be easier to access. Added a Completion Response transaction. Updated SMI port maps for units.</li><li>Drew up DVM flows for Ncore 3.0.</li><li>Error architecture updates added to CSAS. Still in progress. Concerto C will detect and report coherency loss cases where possible – should help software running in the system.</li></ul></ul><li>Software</li><ul><li>Conductor (Ncore 2.x support)</li><ul><li>SLES 11.4 Support:</li><ul><li>Figured out min needed compatibility libraries for SLES.</li><li>Verified that Ncore 2.5 with those libraries works on a fresh SLES installation.</li></ul><li>Still working out how to rebuild on SLES</li><ul><li>Document required packages for build machine.</li><li>Recompiled 259 external packages for xorg - should be able to prune some based on libs needed.</li><li>Modified / patched only one (lib/libExt).</li><li>Working on automating above with Gitlab CI (Bamboo doesn't have a SLES agent).</li></ul><li>Sanity test on FlexNoC 3.5.4 RC - works ok, but brings back  COND-901.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Created regression flow to check model healthiness  and to debug model</li><li>Created test stimulus files by multiple agents thru agent synchronization and size variations</li><li>Debugged 5 failures from a first set of newly generated stl files</li><li>Continued debug of AIU and system level issues. Resolving issues with SNPS as and when they arrive.</li><li>Using the C++ checker code from DV for testing</li></ul><li>SW Architecture</li><ul><li>Multiple discussions across design, verification, architecture and SW about data organization and access.</li><li>Continued engagement plan with Magillem® R&amp;D</li><li>Working with SW team members that wrote parts of the 0.7 spec on the refinement of their contributions.</li><li>Driving the Angelo project. Put a plan with the team for an Ncore2.5 RC next week.</li><li>Advancing the plans for physical awareness and the prototype for Ncore3 timing closure.</li><li>Holding discussions with CAE on use flow of Maestro®</li><li>Suggested Maestro ® obfuscation methodology as well as a technique to detect fraudulent use of our SW/technology</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Maestro user flow sketches for NCore 3.0</li><li>Continue user flow sketches (Address mapping, module hierarchy, topology)</li><li>Work on Maestro 0.7 spec GUI chapter.</li><li>Packaging of application</li></ul><li>Maestro Kernel</li><ul><li>Updated new infrastructure to support constraints.</li><li>Investigated and tested advanced usage of expression parser.</li><li>Separated interface and internal architecture for parameter/constraint specification.</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Engaged with Magillem® on IP-XACT generation using their tool suite in the Back-end (server) – Half a day training for all server team.</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Topology Synthesis</li><ul><li>Working on specification for flow.  Reviewed current status of the POC timing closure flow.</li></ul><li>Infrastructure</li><ul><li>CSR design inside Golden Parameter Builder aka “Bob the Builder” (BtB); Released BtB 1.0 and updated documentation.</li><li>CSR Issue resolved for Ncore 2.5. Codegen version not updated. Waiting for the debugging to complete.</li><li>Sample data for IP-XACT using TACHL metadata is generated for CodaCache.</li><li>Decide a CSR format to be generated by BtB which can be used in IP-XACT</li></ul></ul></ul><ul><li>Piano / Physical Optimization</li><ul><li>Solutions Architecture</li><ul><li>Continued learning TACHL</li><li>Circulated proposal how primary object types should be named in Maestro and be exposed to the user</li><li>Participated in Nvidia customer visit</li><li>Kept refining timing modeling and analysis spec</li><li>Wrote a piece for technical publication related to pushing performance limits</li><li>Reviewed data exchange formats from Federico with the purpose of defining our own format</li></ul><li>iNoCs based pipeline insertion flow</li></ul></ul><ul><li>Reviewed current state of the prototype and contrasted with Xavier’s manual topology design and timing closure flow of EyeQ5.</li></ul><ul><ul><li>Continue to interview for Physical Design position.</li></ul></ul><p> </p><ul><li>Documentation</li><ul><ul><li>Ncore</li><ul><li>1.6.3 – Adding CSR feedback for Toshiba Errata</li><li>2.5 – awaiting input for Getting Started Guide, user guide, integration guide, reference manual (Read allocation policy &amp; Performance modeling)</li><li>3.0 – Discussed reference manual content and documentation expectations with Architecture. Need arch to provide some detailed mark-ups in the current Reference manual.</li><li>Met with SW to go over the initial GUI design and work flow for Ncore 3.0</li><li>All customer documentation is under review for Ncore 3.0</li><li>Started migrating new documents to the new structured template for Ncore 3.0.</li></ul><li>Symphony/Presto</li><ul><li>Discussed some topics for Legato with team</li><li>Went over the topics for the Transport section and discussed with Ty</li></ul><li>PIANO 2.5 (No update)</li><ul><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Technical Publication Process</li><ul><li>Began migrating existing content from Ncore 2.2  to the new templates</li><li>Looking at JAMA for all internal documentation for easy traceability</li><li>Working on XML input for customer documentation</li></ul></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.3</li><ul><li>Provided feedback on CSR questions from Toshiba.  Integrating it into the Toshiba Errata.</li></ul><li>Ncore v2.2.1 (<em>will only release if Intel needs this before Ncore2.5 availability</em>)</li><ul><li>Maintenance release with identified installation improvements including support for CentOS 6/7 and SuSE 11/12 (Intel).</li><li>DFT related reset issue sourced by NXP, effects only resilient configurations.  Working on Errata and Fix.  NXP does not want patch release.</li></ul></ul><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2</li><ul><li>RTL in freeze mode.  Will include fix for DFT issue.</li></ul></ul><ul><ul><li>Breker Eval: 2 out of 4 eval items complete. Working on the remaining 2 items.</li><li>Carbon: Checker traces dumping under debug. Looks like there is come code that generates the trace file that is going into a null pointer exception.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: All regressions looking good. Will selectively debug and fix remaining few failures (not Read Allocate related) over time.</li></ul><li>Easter Eggs now on Glissando.</li><li>Customer TB: Working to add fixes to IP-Xact xml so that new test cases pass.</li></ul></ul><ul><ul><li>Regression Results Ncore 2.x</li></ul></ul><div align="center"><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">28-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">94</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">29-Jan</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">30-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">31-Jan</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">1-Feb</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">95</p></td><td class="confluenceTd"><p align="right">98</p></td></tr></tbody></table></div><p> </p></div><p> </p><ul><li>Ncore v3.0</li><ul><li>Documentation</li><ul><li>Created documentation timeline, will add to architecture time box for documentation deliverables</li><li>All customer documentation is under review</li><li>Working on documentation input for JAMA: cross-referencing maybe an issue from JAMA to Word/FrameMaker</li></ul><li>Design</li></ul></ul><ul><ul><ul><li>Created 3.0 sprints with initial tasks for January time box  (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li></ul></ul></ul><ul><ul><ul><li>DII à Continued working on write path</li><li>IO-AIU à Continued working on 3.0 changes for AXI</li><li>CHI-AIU à initial phase RTL coding in progress</li><li>DMI à uArch initial reviews done and continued working on initial phase coding.</li><li>DCE à Made some progress on uArch</li><li>CCP à Nothing to report</li></ul><li>Verification</li></ul></ul><ul><ul><ul><li>SMI agent: Absorbed new changes in the agent. Some more changes up-coming based on spec changes.</li><li>System BFM for AIU/NCB: In progress</li><li>DMI BFM and scoreboard: Port to SMI on-going</li><li>DII scoreboard: DII scoreboard code complete for bring up.</li><li>DII env: Being brought up. Separating from DII and re-using a lot of DMI code. This TB will be handled separately, however.</li><li>NCB: Test plan for initial review complete. Will do review offline with RTL team. Scoreboard in progress.</li><li>CHI: Made a lot of progress on compiling env.</li><li>Address manager: Address manager changes complete. Unit testing also complete and changes look good.</li><li>Simple system configuration: Made additional changes to the configuration based on latest information. This is still in some flux.</li><li>CCP + Formal: Scratchpad test plan complete. Implementation work started.</li></ul></ul></ul><p> </p><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Coda Cache Sprints: (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34</a>)</li><li>Initial RTL in bring up phase with read and write no allocate.</li><li>Working on read allocate logic.</li></ul><li>Verification</li><ul><li>RTL changes checked in. Bring up for no-allocate cases in progress.</li><li>Worked on bring up scoreboard fixes.</li><li>JIRA access now working.</li><li>Consuming new Codacache uarch document to make changes in the scoreboard.</li></ul><li>SW</li><ul><li>Sample data for IP-XACT using TACHL metadata is generated for CodaCache.</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul></ul><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>uArch: reviewed iATU</li><li>uArch: Working on clock domain adapter</li><li>Coding: Added P1 Legato features to Packetizer and Depacketizer.</li><li>Coding: Working on Switch</li><li>TACHL: Added functionality to return parameters and ports to instantiate an arbiter</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Added different address scheme to the initiators.</li><li>Added new priority arbiter scheme</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Formal: Developing formal properties to verify arb_rr*; arb_wrr_rr* and pri_rr*</li><li>Switch TB: Working on egress port mapping function</li><li>Packetizer/Depacketizer TB: Working on integrating packetizer and depacketizer.</li><li>Working on iATU and tATU test plans</li><li>TACHL: working on streaming flow using TACHL in verification infrastructure.</li></ul><li>Key Deliverables</li><ul><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24.  Support for Ncore3 will push full uArch to 1/31.</li></ul><li>Top Issues</li><ul><li>Need Intern to provide scripting support as there is significant effort to enable ramp of Symphony development environment.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW Architect – one candidate in the pipeline</li><li>SW EDA Developer (2) – 3 candidates in the pipeline scheduled for on-site interviews</li><li>Performance Modeling – one on-site interview candidate this week, one additional next week.</li><li>Presto HW RTL Designer – one candidate for on-site.</li><li>Physical Design – one candidate for on-site.</li><li>Austin Intern – reviewing resumes</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Ramped Kurt and Ankit on Jama to start Ncore3.0 MRD.</li><li>Presented Scheduling Methodology to Arch / Design Review with Atiq.</li><li>Held Safety Planning meeting with CAE and aligned on how to capture Safety related activities in project plan.</li><li>Participated in Ncore3 Customer documentation terminology discussion led by Ty.</li><li>Decision – Ty to own and drive External Customer documentation for Ncore3, Presto and CodaCache.</li><li>Reviewed Performance Modeling plan to provide Release Candidate of Ncore2.5 by 2/09/2018.</li><li>Participated in discussions on how to meet latest architecture requirements for MobileEye EyeQ6.</li><li>Held review of January Timebox progress at Extended Engineering staff.</li><li>Finalized Engineering budget for 2018.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p>Japan visit with SocioNext, Canon and Toshiba – 2/06 – 2/10.</p><p>Austin Feb visit 2/20 – 2/22.</p><p> </p><p> </p>