 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 19:11:00 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (File: /home/IC/LP_Multi_Clk_Digital_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db)

Number of ports:                          829
Number of nets:                          2695
Number of cells:                         1834
Number of combinational cells:           1425
Number of sequential cells:               366
Number of macros/black boxes:               0
Number of buf/inv:                        280
Number of references:                      16

Combinational area:              13288.473330
Buf/Inv area:                     1077.857222
Noncombinational area:            8551.078766
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 21839.552095
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------------------------
SYS_TOP                           21839.5521    100.0     29.4175     0.0000  0.0000  SYS_TOP
U0_ALU                             5532.8434     25.3   1001.3717   440.0858  0.0000  ALU_DATA_WIDTH8
U0_ALU/add_34                       231.8099      1.1    231.8099     0.0000  0.0000  ALU_DATA_WIDTH8_DW01_add_0
U0_ALU/div_37                      1437.9274      6.6   1437.9274     0.0000  0.0000  ALU_DATA_WIDTH8_DW_div_uns_0
U0_ALU/mult_36                     2155.7144      9.9   1914.4909     0.0000  0.0000  ALU_DATA_WIDTH8_DW02_mult_0
U0_ALU/mult_36/FS_1                 241.2235      1.1    241.2235     0.0000  0.0000  ALU_DATA_WIDTH8_DW01_add_1
U0_ALU/sub_35                       265.9342      1.2    265.9342     0.0000  0.0000  ALU_DATA_WIDTH8_DW01_sub_0
U10_TX_CLK_DIV                      848.4007      3.9    438.9091   207.0992  0.0000  CLK_DIV_DIV_RATIO_WIDTH8_1
U10_TX_CLK_DIV/add_27               110.6098      0.5    110.6098     0.0000  0.0000  CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_1
U10_TX_CLK_DIV/add_32                91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0
U11_Prescale_to_DivRatio_Conv        90.6059      0.4     90.6059     0.0000  0.0000  Prescale_to_DivRatio
U1_REG_FILE                        5991.7564     27.4   2558.1459  3433.6105  0.0000  Register_File_REG_WIDTH8_ADDR_WIDTH4
U2_CONTROLLER                      1557.9508      7.1    897.8221   660.1287  0.0000  SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4
U3_UART_INTERFACE                  2717.0003     12.4      7.0602     0.0000  0.0000  UART_DATA_WIDTH8
U3_UART_INTERFACE/U0_TX             820.1599      3.8      0.0000     0.0000  0.0000  UART_TX
U3_UART_INTERFACE/U0_TX/U0_FSM      164.7380      0.8     83.5457    81.1923  0.0000  TX_FSM
U3_UART_INTERFACE/U0_TX/U0_OUTPUT    65.8952      0.3     30.5942    35.3010  0.0000  TX_OUTPUT
U3_UART_INTERFACE/U0_TX/U0_PAR_CALC
                                    125.9069      0.6     98.8428    27.0641  0.0000  TX_PARITY_CALC
U3_UART_INTERFACE/U0_TX/U0_SER      463.6198      2.1    165.9147   297.7051  0.0000  TX_SERIALIZER
U3_UART_INTERFACE/U1_RX            1889.7802      8.7      7.0602     0.0000  0.0000  UART_RX
U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP
                                    553.0490      2.5    449.4994   103.5496  0.0000  RX_DATA_SAMPLING
U3_UART_INTERFACE/U1_RX/U0_DESER    298.8818      1.4     91.7826   207.0992  0.0000  RX_DESERIALIZER
U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER
                                    529.5150      2.4    322.4158   207.0992  0.0000  RX_EDGE_BIT_COUNTER
U3_UART_INTERFACE/U1_RX/U0_PAR_CHK
                                    177.6817      0.8    125.9069    51.7748  0.0000  RX_PARITY_CHECK
U3_UART_INTERFACE/U1_RX/U0_STP_CHK
                                     54.1282      0.2     28.2408    25.8874  0.0000  RX_STOP_CHECK
U3_UART_INTERFACE/U1_RX/U0_STRT_CKH
                                     31.7709      0.1      5.8835    25.8874  0.0000  RX_START_CHECK
U3_UART_INTERFACE/U1_RX/U1_FSM      237.6934      1.1    160.0312    77.6622  0.0000  RX_FSM
U4_ASYNCHRONOUS_FIFO               3651.3001     16.7      5.8835     0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8
U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK
                                    341.2430      1.6    237.6934   103.5496  0.0000  ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3
U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK
                                    329.4760      1.5    221.2196   108.2564  0.0000  ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3
U4_ASYNCHRONOUS_FIFO/U2_MEMORY     2560.4992     11.7   1204.9408  1355.5583  0.0000  ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8
U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC
                                    207.0992      0.9      0.0000   207.0992  0.0000  ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0
U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC
                                    207.0992      0.9      0.0000   207.0992  0.0000  ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1
U5_RD_INC_PULSE_GEN                  32.9476      0.2      5.8835    27.0641  0.0000  PULSE_GEN
U6_RX_to_SYS_CTRL_DATA_SYNC         395.3712      1.8      0.0000     0.0000  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
U6_RX_to_SYS_CTRL_DATA_SYNC/U0_EN_SYNC
                                     51.7748      0.2      0.0000    51.7748  0.0000  DATA_SYNC_EN_SYNC_NUM_STAGES2
U6_RX_to_SYS_CTRL_DATA_SYNC/U1_PULSE_GEN
                                     31.7709      0.1      5.8835    25.8874  0.0000  DATA_SYNC_PULSE_GEN
U6_RX_to_SYS_CTRL_DATA_SYNC/U2_DATA_SYNC_OP
                                    311.8255      1.4     78.8389   232.9866  0.0000  DATA_SYNC_OP
U7_REF_RST_SYNC                      51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
U8_UART_RST_SYNC                     51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
U9_RX_CLK_DIV                       848.4007      3.9    438.9091   207.0992  0.0000  CLK_DIV_DIV_RATIO_WIDTH8_0
U9_RX_CLK_DIV/add_27                110.6098      0.5    110.6098     0.0000  0.0000  CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_1
U9_RX_CLK_DIV/add_32                 91.7826      0.4     91.7826     0.0000  0.0000  CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0
U_12_CLK_GATE                        40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATING
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------------------------
Total                                                  13288.4733  8551.0788  0.0000

1
