
../repos/coreutils/src/sync:     file format elf32-littlearm


Disassembly of section .init:

00010d08 <.init>:
   10d08:	push	{r3, lr}
   10d0c:	bl	10fa4 <close@plt+0x48>
   10d10:	pop	{r3, pc}

Disassembly of section .plt:

00010d14 <calloc@plt-0x14>:
   10d14:	push	{lr}		; (str lr, [sp, #-4]!)
   10d18:	ldr	lr, [pc, #4]	; 10d24 <calloc@plt-0x4>
   10d1c:	add	lr, pc, lr
   10d20:	ldr	pc, [lr, #8]!
   10d24:	ldrdeq	r5, [r1], -ip

00010d28 <calloc@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #86016	; 0x15000
   10d30:	ldr	pc, [ip, #732]!	; 0x2dc

00010d34 <fputs_unlocked@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #86016	; 0x15000
   10d3c:	ldr	pc, [ip, #724]!	; 0x2d4

00010d40 <fsync@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #86016	; 0x15000
   10d48:	ldr	pc, [ip, #716]!	; 0x2cc

00010d4c <strcmp@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #86016	; 0x15000
   10d54:	ldr	pc, [ip, #708]!	; 0x2c4

00010d58 <fflush@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #86016	; 0x15000
   10d60:	ldr	pc, [ip, #700]!	; 0x2bc

00010d64 <free@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #86016	; 0x15000
   10d6c:	ldr	pc, [ip, #692]!	; 0x2b4

00010d70 <_exit@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #86016	; 0x15000
   10d78:	ldr	pc, [ip, #684]!	; 0x2ac

00010d7c <memcpy@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #86016	; 0x15000
   10d84:	ldr	pc, [ip, #676]!	; 0x2a4

00010d88 <mbsinit@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #86016	; 0x15000
   10d90:	ldr	pc, [ip, #668]!	; 0x29c

00010d94 <dcgettext@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #86016	; 0x15000
   10d9c:	ldr	pc, [ip, #660]!	; 0x294

00010da0 <syncfs@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #86016	; 0x15000
   10da8:	ldr	pc, [ip, #652]!	; 0x28c

00010dac <realloc@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #86016	; 0x15000
   10db4:	ldr	pc, [ip, #644]!	; 0x284

00010db8 <textdomain@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #86016	; 0x15000
   10dc0:	ldr	pc, [ip, #636]!	; 0x27c

00010dc4 <iswprint@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #86016	; 0x15000
   10dcc:	ldr	pc, [ip, #628]!	; 0x274

00010dd0 <fwrite@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #86016	; 0x15000
   10dd8:	ldr	pc, [ip, #620]!	; 0x26c

00010ddc <lseek64@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #86016	; 0x15000
   10de4:	ldr	pc, [ip, #612]!	; 0x264

00010de8 <__ctype_get_mb_cur_max@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #86016	; 0x15000
   10df0:	ldr	pc, [ip, #604]!	; 0x25c

00010df4 <__fpending@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #86016	; 0x15000
   10dfc:	ldr	pc, [ip, #596]!	; 0x254

00010e00 <mbrtowc@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #86016	; 0x15000
   10e08:	ldr	pc, [ip, #588]!	; 0x24c

00010e0c <error@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #86016	; 0x15000
   10e14:	ldr	pc, [ip, #580]!	; 0x244

00010e18 <open64@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #86016	; 0x15000
   10e20:	ldr	pc, [ip, #572]!	; 0x23c

00010e24 <malloc@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #86016	; 0x15000
   10e2c:	ldr	pc, [ip, #564]!	; 0x234

00010e30 <__libc_start_main@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #86016	; 0x15000
   10e38:	ldr	pc, [ip, #556]!	; 0x22c

00010e3c <__freading@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #86016	; 0x15000
   10e44:	ldr	pc, [ip, #548]!	; 0x224

00010e48 <__gmon_start__@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #86016	; 0x15000
   10e50:	ldr	pc, [ip, #540]!	; 0x21c

00010e54 <getopt_long@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #86016	; 0x15000
   10e5c:	ldr	pc, [ip, #532]!	; 0x214

00010e60 <__ctype_b_loc@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #86016	; 0x15000
   10e68:	ldr	pc, [ip, #524]!	; 0x20c

00010e6c <exit@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #86016	; 0x15000
   10e74:	ldr	pc, [ip, #516]!	; 0x204

00010e78 <bcmp@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #86016	; 0x15000
   10e80:	ldr	pc, [ip, #508]!	; 0x1fc

00010e84 <strlen@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #86016	; 0x15000
   10e8c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e90 <__errno_location@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #86016	; 0x15000
   10e98:	ldr	pc, [ip, #492]!	; 0x1ec

00010e9c <__cxa_atexit@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #86016	; 0x15000
   10ea4:	ldr	pc, [ip, #484]!	; 0x1e4

00010ea8 <memset@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #86016	; 0x15000
   10eb0:	ldr	pc, [ip, #476]!	; 0x1dc

00010eb4 <__printf_chk@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #86016	; 0x15000
   10ebc:	ldr	pc, [ip, #468]!	; 0x1d4

00010ec0 <fileno@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #86016	; 0x15000
   10ec8:	ldr	pc, [ip, #460]!	; 0x1cc

00010ecc <__fprintf_chk@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #86016	; 0x15000
   10ed4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ed8 <fclose@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #86016	; 0x15000
   10ee0:	ldr	pc, [ip, #444]!	; 0x1bc

00010ee4 <fseeko64@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #86016	; 0x15000
   10eec:	ldr	pc, [ip, #436]!	; 0x1b4

00010ef0 <fcntl64@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #86016	; 0x15000
   10ef8:	ldr	pc, [ip, #428]!	; 0x1ac

00010efc <setlocale@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #86016	; 0x15000
   10f04:	ldr	pc, [ip, #420]!	; 0x1a4

00010f08 <strrchr@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #86016	; 0x15000
   10f10:	ldr	pc, [ip, #412]!	; 0x19c

00010f14 <nl_langinfo@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #86016	; 0x15000
   10f1c:	ldr	pc, [ip, #404]!	; 0x194

00010f20 <bindtextdomain@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #86016	; 0x15000
   10f28:	ldr	pc, [ip, #396]!	; 0x18c

00010f2c <sync@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #86016	; 0x15000
   10f34:	ldr	pc, [ip, #388]!	; 0x184

00010f38 <strncmp@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #86016	; 0x15000
   10f40:	ldr	pc, [ip, #380]!	; 0x17c

00010f44 <fdatasync@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #86016	; 0x15000
   10f4c:	ldr	pc, [ip, #372]!	; 0x174

00010f50 <abort@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #86016	; 0x15000
   10f58:	ldr	pc, [ip, #364]!	; 0x16c

00010f5c <close@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #86016	; 0x15000
   10f64:	ldr	pc, [ip, #356]!	; 0x164

Disassembly of section .text:

00010f68 <.text>:
   10f68:	mov	fp, #0
   10f6c:	mov	lr, #0
   10f70:	pop	{r1}		; (ldr r1, [sp], #4)
   10f74:	mov	r2, sp
   10f78:	push	{r2}		; (str r2, [sp, #-4]!)
   10f7c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f80:	ldr	ip, [pc, #16]	; 10f98 <close@plt+0x3c>
   10f84:	push	{ip}		; (str ip, [sp, #-4]!)
   10f88:	ldr	r0, [pc, #12]	; 10f9c <close@plt+0x40>
   10f8c:	ldr	r3, [pc, #12]	; 10fa0 <close@plt+0x44>
   10f90:	bl	10e30 <__libc_start_main@plt>
   10f94:	bl	10f50 <abort@plt>
   10f98:	andeq	r4, r1, r4, asr #21
   10f9c:	ldrdeq	r1, [r1], -r4
   10fa0:	andeq	r4, r1, r4, ror #20
   10fa4:	ldr	r3, [pc, #20]	; 10fc0 <close@plt+0x64>
   10fa8:	ldr	r2, [pc, #20]	; 10fc4 <close@plt+0x68>
   10fac:	add	r3, pc, r3
   10fb0:	ldr	r2, [r3, r2]
   10fb4:	cmp	r2, #0
   10fb8:	bxeq	lr
   10fbc:	b	10e48 <__gmon_start__@plt>
   10fc0:	andeq	r5, r1, ip, asr #32
   10fc4:	andeq	r0, r0, ip, asr #1
   10fc8:	ldr	r0, [pc, #24]	; 10fe8 <close@plt+0x8c>
   10fcc:	ldr	r3, [pc, #24]	; 10fec <close@plt+0x90>
   10fd0:	cmp	r3, r0
   10fd4:	bxeq	lr
   10fd8:	ldr	r3, [pc, #16]	; 10ff0 <close@plt+0x94>
   10fdc:	cmp	r3, #0
   10fe0:	bxeq	lr
   10fe4:	bx	r3
   10fe8:	andeq	r6, r2, r0, lsr #2
   10fec:	andeq	r6, r2, r0, lsr #2
   10ff0:	andeq	r0, r0, r0
   10ff4:	ldr	r0, [pc, #36]	; 11020 <close@plt+0xc4>
   10ff8:	ldr	r1, [pc, #36]	; 11024 <close@plt+0xc8>
   10ffc:	sub	r1, r1, r0
   11000:	asr	r1, r1, #2
   11004:	add	r1, r1, r1, lsr #31
   11008:	asrs	r1, r1, #1
   1100c:	bxeq	lr
   11010:	ldr	r3, [pc, #16]	; 11028 <close@plt+0xcc>
   11014:	cmp	r3, #0
   11018:	bxeq	lr
   1101c:	bx	r3
   11020:	andeq	r6, r2, r0, lsr #2
   11024:	andeq	r6, r2, r0, lsr #2
   11028:	andeq	r0, r0, r0
   1102c:	push	{r4, lr}
   11030:	ldr	r4, [pc, #24]	; 11050 <close@plt+0xf4>
   11034:	ldrb	r3, [r4]
   11038:	cmp	r3, #0
   1103c:	popne	{r4, pc}
   11040:	bl	10fc8 <close@plt+0x6c>
   11044:	mov	r3, #1
   11048:	strb	r3, [r4]
   1104c:	pop	{r4, pc}
   11050:	andeq	r6, r2, r8, lsr r1
   11054:	b	10ff4 <close@plt+0x98>
   11058:	push	{fp, lr}
   1105c:	mov	fp, sp
   11060:	sub	sp, sp, #56	; 0x38
   11064:	mov	r4, r0
   11068:	cmp	r0, #0
   1106c:	bne	11290 <close@plt+0x334>
   11070:	movw	r1, #19219	; 0x4b13
   11074:	mov	r0, #0
   11078:	mov	r2, #5
   1107c:	movt	r1, #1
   11080:	bl	10d94 <dcgettext@plt>
   11084:	mov	r1, r0
   11088:	movw	r0, #24904	; 0x6148
   1108c:	movt	r0, #2
   11090:	ldr	r2, [r0]
   11094:	mov	r0, #1
   11098:	bl	10eb4 <__printf_chk@plt>
   1109c:	movw	r1, #19249	; 0x4b31
   110a0:	mov	r0, #0
   110a4:	mov	r2, #5
   110a8:	movt	r1, #1
   110ac:	bl	10d94 <dcgettext@plt>
   110b0:	movw	r7, #24884	; 0x6134
   110b4:	movt	r7, #2
   110b8:	ldr	r1, [r7]
   110bc:	bl	10d34 <fputs_unlocked@plt>
   110c0:	movw	r1, #19386	; 0x4bba
   110c4:	mov	r0, #0
   110c8:	mov	r2, #5
   110cc:	movt	r1, #1
   110d0:	bl	10d94 <dcgettext@plt>
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d34 <fputs_unlocked@plt>
   110dc:	movw	r1, #19454	; 0x4bfe
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10d94 <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d34 <fputs_unlocked@plt>
   110f8:	movw	r1, #19525	; 0x4c45
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10d94 <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d34 <fputs_unlocked@plt>
   11114:	movw	r1, #19570	; 0x4c72
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10d94 <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d34 <fputs_unlocked@plt>
   11130:	movw	r0, #20280	; 0x4f38
   11134:	mov	r2, #48	; 0x30
   11138:	mov	r6, sp
   1113c:	movw	r5, #19624	; 0x4ca8
   11140:	movt	r0, #1
   11144:	movt	r5, #1
   11148:	add	r1, r0, #32
   1114c:	add	r3, r0, #16
   11150:	vld1.64	{d18-d19}, [r0], r2
   11154:	vld1.64	{d16-d17}, [r1]
   11158:	vld1.64	{d20-d21}, [r3]
   1115c:	vldr	d22, [r0]
   11160:	add	r1, r6, #32
   11164:	add	r0, r6, #16
   11168:	vst1.64	{d16-d17}, [r1]
   1116c:	movw	r1, #19781	; 0x4d45
   11170:	vst1.64	{d20-d21}, [r0]
   11174:	mov	r0, r6
   11178:	movt	r1, #1
   1117c:	vst1.64	{d18-d19}, [r0], r2
   11180:	vstr	d22, [r0]
   11184:	mov	r0, r5
   11188:	bl	10d4c <strcmp@plt>
   1118c:	cmp	r0, #0
   11190:	ldrne	r1, [r6, #8]!
   11194:	cmpne	r1, #0
   11198:	bne	11184 <close@plt+0x228>
   1119c:	movw	r1, #19876	; 0x4da4
   111a0:	ldr	r6, [r6, #4]
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10d94 <dcgettext@plt>
   111b4:	movw	r2, #19656	; 0x4cc8
   111b8:	movw	r3, #19899	; 0x4dbb
   111bc:	mov	r1, r0
   111c0:	mov	r0, #1
   111c4:	movt	r2, #1
   111c8:	movt	r3, #1
   111cc:	bl	10eb4 <__printf_chk@plt>
   111d0:	cmp	r6, #0
   111d4:	mov	r0, #5
   111d8:	mov	r1, #0
   111dc:	moveq	r6, r5
   111e0:	bl	10efc <setlocale@plt>
   111e4:	cmp	r0, #0
   111e8:	beq	11220 <close@plt+0x2c4>
   111ec:	movw	r1, #19939	; 0x4de3
   111f0:	mov	r2, #3
   111f4:	movt	r1, #1
   111f8:	bl	10f38 <strncmp@plt>
   111fc:	cmp	r0, #0
   11200:	beq	11220 <close@plt+0x2c4>
   11204:	movw	r1, #19943	; 0x4de7
   11208:	mov	r0, #0
   1120c:	mov	r2, #5
   11210:	movt	r1, #1
   11214:	bl	10d94 <dcgettext@plt>
   11218:	ldr	r1, [r7]
   1121c:	bl	10d34 <fputs_unlocked@plt>
   11220:	movw	r1, #20014	; 0x4e2e
   11224:	mov	r0, #0
   11228:	mov	r2, #5
   1122c:	movt	r1, #1
   11230:	bl	10d94 <dcgettext@plt>
   11234:	movw	r2, #19899	; 0x4dbb
   11238:	mov	r1, r0
   1123c:	mov	r0, #1
   11240:	mov	r3, r5
   11244:	movt	r2, #1
   11248:	bl	10eb4 <__printf_chk@plt>
   1124c:	movw	r1, #20041	; 0x4e49
   11250:	mov	r0, #0
   11254:	mov	r2, #5
   11258:	movt	r1, #1
   1125c:	bl	10d94 <dcgettext@plt>
   11260:	mov	r1, r0
   11264:	movw	r0, #19809	; 0x4d61
   11268:	movw	r3, #19385	; 0x4bb9
   1126c:	cmp	r6, r5
   11270:	mov	r2, r6
   11274:	movt	r0, #1
   11278:	movt	r3, #1
   1127c:	moveq	r3, r0
   11280:	mov	r0, #1
   11284:	bl	10eb4 <__printf_chk@plt>
   11288:	mov	r0, r4
   1128c:	bl	10e6c <exit@plt>
   11290:	movw	r0, #24880	; 0x6130
   11294:	movw	r1, #19180	; 0x4aec
   11298:	mov	r2, #5
   1129c:	movt	r0, #2
   112a0:	movt	r1, #1
   112a4:	ldr	r5, [r0]
   112a8:	mov	r0, #0
   112ac:	bl	10d94 <dcgettext@plt>
   112b0:	mov	r2, r0
   112b4:	movw	r0, #24904	; 0x6148
   112b8:	mov	r1, #1
   112bc:	movt	r0, #2
   112c0:	ldr	r3, [r0]
   112c4:	mov	r0, r5
   112c8:	bl	10ecc <__fprintf_chk@plt>
   112cc:	mov	r0, r4
   112d0:	bl	10e6c <exit@plt>
   112d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   112d8:	add	fp, sp, #28
   112dc:	sub	sp, sp, #20
   112e0:	mov	r9, r0
   112e4:	ldr	r0, [r1]
   112e8:	str	r1, [sp, #16]
   112ec:	bl	11940 <close@plt+0x9e4>
   112f0:	movw	r1, #19385	; 0x4bb9
   112f4:	mov	r0, #6
   112f8:	movt	r1, #1
   112fc:	bl	10efc <setlocale@plt>
   11300:	movw	r4, #19660	; 0x4ccc
   11304:	movw	r1, #19629	; 0x4cad
   11308:	movt	r4, #1
   1130c:	movt	r1, #1
   11310:	mov	r0, r4
   11314:	bl	10f20 <bindtextdomain@plt>
   11318:	mov	r0, r4
   1131c:	bl	10db8 <textdomain@plt>
   11320:	movw	r0, #5748	; 0x1674
   11324:	movt	r0, #1
   11328:	bl	14ac8 <close@plt+0x3b6c>
   1132c:	movw	r6, #19653	; 0x4cc5
   11330:	movw	r7, #20200	; 0x4ee8
   11334:	mov	r8, #0
   11338:	mov	r4, #0
   1133c:	mov	r5, #0
   11340:	movt	r6, #1
   11344:	movt	r7, #1
   11348:	ldr	r1, [sp, #16]
   1134c:	mov	r0, r9
   11350:	mov	r2, r6
   11354:	mov	r3, r7
   11358:	str	r8, [sp]
   1135c:	bl	10e54 <getopt_long@plt>
   11360:	cmp	r0, #99	; 0x63
   11364:	ble	11388 <close@plt+0x42c>
   11368:	cmp	r0, #100	; 0x64
   1136c:	bne	11378 <close@plt+0x41c>
   11370:	mov	r4, #1
   11374:	b	11348 <close@plt+0x3ec>
   11378:	mov	r5, #1
   1137c:	cmp	r0, #102	; 0x66
   11380:	beq	11348 <close@plt+0x3ec>
   11384:	b	1164c <close@plt+0x6f0>
   11388:	cmn	r0, #1
   1138c:	bne	115b0 <close@plt+0x654>
   11390:	movw	r0, #24872	; 0x6128
   11394:	eor	r1, r4, #1
   11398:	movt	r0, #2
   1139c:	tst	r1, #1
   113a0:	eoreq	r2, r5, #1
   113a4:	ldr	r0, [r0]
   113a8:	tsteq	r2, #1
   113ac:	beq	1161c <close@plt+0x6c0>
   113b0:	cmp	r0, r9
   113b4:	mov	r2, #0
   113b8:	movwlt	r2, #1
   113bc:	orr	r1, r2, r1
   113c0:	tst	r1, #1
   113c4:	beq	11628 <close@plt+0x6cc>
   113c8:	tst	r5, #1
   113cc:	and	r1, r4, #1
   113d0:	movwne	r1, #2
   113d4:	cmp	r0, r9
   113d8:	bge	11594 <close@plt+0x638>
   113dc:	mov	r8, #1
   113e0:	str	r1, [sp, #12]
   113e4:	b	11440 <close@plt+0x4e4>
   113e8:	mov	r0, #0
   113ec:	mov	r2, #5
   113f0:	mov	sl, #0
   113f4:	bl	10d94 <dcgettext@plt>
   113f8:	mov	r5, r0
   113fc:	mov	r0, #4
   11400:	mov	r1, r6
   11404:	bl	133dc <close@plt+0x2480>
   11408:	mov	r3, r0
   1140c:	mov	r0, #0
   11410:	mov	r1, r4
   11414:	mov	r2, r5
   11418:	bl	10e0c <error@plt>
   1141c:	movw	r0, #24872	; 0x6128
   11420:	and	r8, r8, sl
   11424:	movt	r0, #2
   11428:	mov	r1, r0
   1142c:	ldr	r0, [r0]
   11430:	add	r0, r0, #1
   11434:	cmp	r0, r9
   11438:	str	r0, [r1]
   1143c:	bge	115a4 <close@plt+0x648>
   11440:	ldr	r1, [sp, #16]
   11444:	ldr	r6, [r1, r0, lsl #2]
   11448:	mov	r1, #2048	; 0x800
   1144c:	mov	r0, r6
   11450:	bl	10e18 <open64@plt>
   11454:	mov	r7, r0
   11458:	cmn	r0, #1
   1145c:	bgt	11488 <close@plt+0x52c>
   11460:	bl	10e90 <__errno_location@plt>
   11464:	ldr	r4, [r0]
   11468:	mov	r0, r6
   1146c:	movw	r1, #2049	; 0x801
   11470:	bl	10e18 <open64@plt>
   11474:	movw	r1, #20110	; 0x4e8e
   11478:	mov	r7, r0
   1147c:	cmp	r0, #0
   11480:	movt	r1, #1
   11484:	bmi	113e8 <close@plt+0x48c>
   11488:	mov	r0, r7
   1148c:	mov	r1, #3
   11490:	bl	11760 <close@plt+0x804>
   11494:	movw	r4, #20127	; 0x4e9f
   11498:	cmn	r0, #1
   1149c:	movt	r4, #1
   114a0:	beq	11530 <close@plt+0x5d4>
   114a4:	bic	r2, r0, #2048	; 0x800
   114a8:	mov	r0, r7
   114ac:	mov	r1, #4
   114b0:	bl	11760 <close@plt+0x804>
   114b4:	movw	r4, #20127	; 0x4e9f
   114b8:	cmp	r0, #0
   114bc:	movt	r4, #1
   114c0:	bmi	11530 <close@plt+0x5d4>
   114c4:	ldr	r0, [sp, #12]
   114c8:	cmp	r0, #0
   114cc:	beq	11500 <close@plt+0x5a4>
   114d0:	cmp	r0, #2
   114d4:	beq	114f4 <close@plt+0x598>
   114d8:	movw	r4, #20163	; 0x4ec3
   114dc:	cmp	r0, #1
   114e0:	movt	r4, #1
   114e4:	bne	11530 <close@plt+0x5d4>
   114e8:	mov	r0, r7
   114ec:	bl	10f44 <fdatasync@plt>
   114f0:	b	11508 <close@plt+0x5ac>
   114f4:	mov	r0, r7
   114f8:	bl	10da0 <syncfs@plt>
   114fc:	b	11508 <close@plt+0x5ac>
   11500:	mov	r0, r7
   11504:	bl	10d40 <fsync@plt>
   11508:	movw	r4, #20163	; 0x4ec3
   1150c:	mov	sl, #1
   11510:	cmn	r0, #1
   11514:	movt	r4, #1
   11518:	ble	11530 <close@plt+0x5d4>
   1151c:	mov	r0, r7
   11520:	bl	10f5c <close@plt>
   11524:	cmn	r0, #1
   11528:	bgt	1141c <close@plt+0x4c0>
   1152c:	b	11580 <close@plt+0x624>
   11530:	bl	10e90 <__errno_location@plt>
   11534:	ldr	r5, [r0]
   11538:	mov	r0, #0
   1153c:	mov	r1, r4
   11540:	mov	r2, #5
   11544:	mov	sl, #0
   11548:	bl	10d94 <dcgettext@plt>
   1154c:	mov	r4, r0
   11550:	mov	r0, #4
   11554:	mov	r1, r6
   11558:	bl	133dc <close@plt+0x2480>
   1155c:	mov	r3, r0
   11560:	mov	r0, #0
   11564:	mov	r1, r5
   11568:	mov	r2, r4
   1156c:	bl	10e0c <error@plt>
   11570:	mov	r0, r7
   11574:	bl	10f5c <close@plt>
   11578:	cmn	r0, #1
   1157c:	bgt	1141c <close@plt+0x4c0>
   11580:	bl	10e90 <__errno_location@plt>
   11584:	ldr	r4, [r0]
   11588:	movw	r1, #20180	; 0x4ed4
   1158c:	movt	r1, #1
   11590:	b	113e8 <close@plt+0x48c>
   11594:	bl	10f2c <sync@plt>
   11598:	mov	r0, #0
   1159c:	sub	sp, fp, #28
   115a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   115a4:	eor	r0, r8, #1
   115a8:	sub	sp, fp, #28
   115ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   115b0:	cmn	r0, #3
   115b4:	bne	1160c <close@plt+0x6b0>
   115b8:	movw	r0, #24792	; 0x60d8
   115bc:	movw	r2, #19683	; 0x4ce3
   115c0:	mov	r1, #0
   115c4:	movw	r7, #19670	; 0x4cd6
   115c8:	movt	r0, #2
   115cc:	movt	r2, #1
   115d0:	str	r1, [sp, #8]
   115d4:	movw	r1, #19624	; 0x4ca8
   115d8:	movt	r7, #1
   115dc:	movt	r1, #1
   115e0:	ldr	r3, [r0]
   115e4:	movw	r0, #24884	; 0x6134
   115e8:	str	r2, [sp, #4]
   115ec:	movw	r2, #19656	; 0x4cc8
   115f0:	str	r7, [sp]
   115f4:	movt	r0, #2
   115f8:	movt	r2, #1
   115fc:	ldr	r0, [r0]
   11600:	bl	13da8 <close@plt+0x2e4c>
   11604:	mov	r0, #0
   11608:	bl	10e6c <exit@plt>
   1160c:	cmn	r0, #2
   11610:	bne	1164c <close@plt+0x6f0>
   11614:	mov	r0, #0
   11618:	bl	11058 <close@plt+0xfc>
   1161c:	movw	r1, #19701	; 0x4cf5
   11620:	movt	r1, #1
   11624:	b	11630 <close@plt+0x6d4>
   11628:	movw	r1, #19746	; 0x4d22
   1162c:	movt	r1, #1
   11630:	mov	r0, #0
   11634:	mov	r2, #5
   11638:	bl	10d94 <dcgettext@plt>
   1163c:	mov	r2, r0
   11640:	mov	r0, #1
   11644:	mov	r1, #0
   11648:	bl	10e0c <error@plt>
   1164c:	mov	r0, #1
   11650:	bl	11058 <close@plt+0xfc>
   11654:	movw	r1, #24892	; 0x613c
   11658:	movt	r1, #2
   1165c:	str	r0, [r1, #4]
   11660:	bx	lr
   11664:	movw	r1, #24892	; 0x613c
   11668:	movt	r1, #2
   1166c:	strb	r0, [r1]
   11670:	bx	lr
   11674:	push	{r4, r5, r6, sl, fp, lr}
   11678:	add	fp, sp, #16
   1167c:	sub	sp, sp, #8
   11680:	movw	r0, #24884	; 0x6134
   11684:	movt	r0, #2
   11688:	ldr	r0, [r0]
   1168c:	bl	14634 <close@plt+0x36d8>
   11690:	cmp	r0, #0
   11694:	beq	116bc <close@plt+0x760>
   11698:	movw	r5, #24892	; 0x613c
   1169c:	movt	r5, #2
   116a0:	ldrb	r0, [r5]
   116a4:	cmp	r0, #0
   116a8:	beq	116e8 <close@plt+0x78c>
   116ac:	bl	10e90 <__errno_location@plt>
   116b0:	ldr	r0, [r0]
   116b4:	cmp	r0, #32
   116b8:	bne	116e8 <close@plt+0x78c>
   116bc:	movw	r0, #24880	; 0x6130
   116c0:	movt	r0, #2
   116c4:	ldr	r0, [r0]
   116c8:	bl	14634 <close@plt+0x36d8>
   116cc:	cmp	r0, #0
   116d0:	subeq	sp, fp, #16
   116d4:	popeq	{r4, r5, r6, sl, fp, pc}
   116d8:	movw	r0, #24796	; 0x60dc
   116dc:	movt	r0, #2
   116e0:	ldr	r0, [r0]
   116e4:	bl	10d70 <_exit@plt>
   116e8:	movw	r1, #20351	; 0x4f7f
   116ec:	mov	r0, #0
   116f0:	mov	r2, #5
   116f4:	movt	r1, #1
   116f8:	bl	10d94 <dcgettext@plt>
   116fc:	ldr	r6, [r5, #4]
   11700:	mov	r4, r0
   11704:	bl	10e90 <__errno_location@plt>
   11708:	ldr	r5, [r0]
   1170c:	cmp	r6, #0
   11710:	bne	1172c <close@plt+0x7d0>
   11714:	movw	r2, #20367	; 0x4f8f
   11718:	mov	r0, #0
   1171c:	mov	r1, r5
   11720:	mov	r3, r4
   11724:	movt	r2, #1
   11728:	b	1174c <close@plt+0x7f0>
   1172c:	mov	r0, r6
   11730:	bl	1357c <close@plt+0x2620>
   11734:	movw	r2, #20363	; 0x4f8b
   11738:	mov	r3, r0
   1173c:	str	r4, [sp]
   11740:	mov	r0, #0
   11744:	mov	r1, r5
   11748:	movt	r2, #1
   1174c:	bl	10e0c <error@plt>
   11750:	movw	r0, #24796	; 0x60dc
   11754:	movt	r0, #2
   11758:	ldr	r0, [r0]
   1175c:	bl	10d70 <_exit@plt>
   11760:	sub	sp, sp, #8
   11764:	push	{r4, r5, r6, r7, fp, lr}
   11768:	add	fp, sp, #16
   1176c:	sub	sp, sp, #8
   11770:	mov	r5, r0
   11774:	add	r0, fp, #8
   11778:	cmp	r1, #11
   1177c:	str	r2, [fp, #8]
   11780:	str	r3, [fp, #12]
   11784:	str	r0, [sp, #4]
   11788:	bhi	117c4 <close@plt+0x868>
   1178c:	mov	r0, #1
   11790:	movw	r2, #1300	; 0x514
   11794:	tst	r2, r0, lsl r1
   11798:	bne	11884 <close@plt+0x928>
   1179c:	movw	r2, #2570	; 0xa0a
   117a0:	tst	r2, r0, lsl r1
   117a4:	bne	117ec <close@plt+0x890>
   117a8:	cmp	r1, #0
   117ac:	bne	117c4 <close@plt+0x868>
   117b0:	ldr	r0, [sp, #4]
   117b4:	add	r1, r0, #4
   117b8:	str	r1, [sp, #4]
   117bc:	mov	r1, #0
   117c0:	b	11890 <close@plt+0x934>
   117c4:	sub	r0, r1, #1024	; 0x400
   117c8:	cmp	r0, #10
   117cc:	bhi	11884 <close@plt+0x928>
   117d0:	mov	r2, #1
   117d4:	movw	r3, #645	; 0x285
   117d8:	tst	r3, r2, lsl r0
   117dc:	bne	11884 <close@plt+0x928>
   117e0:	movw	r3, #1282	; 0x502
   117e4:	tst	r3, r2, lsl r0
   117e8:	beq	117f8 <close@plt+0x89c>
   117ec:	mov	r0, r5
   117f0:	bl	10ef0 <fcntl64@plt>
   117f4:	b	1189c <close@plt+0x940>
   117f8:	cmp	r0, #6
   117fc:	bne	11884 <close@plt+0x928>
   11800:	ldr	r0, [sp, #4]
   11804:	movw	r7, #24900	; 0x6144
   11808:	movt	r7, #2
   1180c:	add	r1, r0, #4
   11810:	str	r1, [sp, #4]
   11814:	ldr	r6, [r0]
   11818:	ldr	r0, [r7]
   1181c:	cmp	r0, #0
   11820:	bmi	118c0 <close@plt+0x964>
   11824:	mov	r0, r5
   11828:	movw	r1, #1030	; 0x406
   1182c:	mov	r2, r6
   11830:	bl	10ef0 <fcntl64@plt>
   11834:	mov	r4, r0
   11838:	cmn	r0, #1
   1183c:	bgt	118b4 <close@plt+0x958>
   11840:	bl	10e90 <__errno_location@plt>
   11844:	ldr	r0, [r0]
   11848:	cmp	r0, #22
   1184c:	bne	118b4 <close@plt+0x958>
   11850:	mov	r0, r5
   11854:	mov	r1, #0
   11858:	mov	r2, r6
   1185c:	bl	10ef0 <fcntl64@plt>
   11860:	mov	r4, r0
   11864:	cmp	r0, #0
   11868:	bmi	118a0 <close@plt+0x944>
   1186c:	mvn	r0, #0
   11870:	str	r0, [r7]
   11874:	mov	r0, #1
   11878:	cmp	r0, #0
   1187c:	bne	118ec <close@plt+0x990>
   11880:	b	118a0 <close@plt+0x944>
   11884:	ldr	r0, [sp, #4]
   11888:	add	r2, r0, #4
   1188c:	str	r2, [sp, #4]
   11890:	ldr	r2, [r0]
   11894:	mov	r0, r5
   11898:	bl	10ef0 <fcntl64@plt>
   1189c:	mov	r4, r0
   118a0:	mov	r0, r4
   118a4:	sub	sp, fp, #16
   118a8:	pop	{r4, r5, r6, r7, fp, lr}
   118ac:	add	sp, sp, #8
   118b0:	bx	lr
   118b4:	mov	r0, #1
   118b8:	str	r0, [r7]
   118bc:	b	118a0 <close@plt+0x944>
   118c0:	mov	r0, r5
   118c4:	mov	r1, #0
   118c8:	mov	r2, r6
   118cc:	bl	10ef0 <fcntl64@plt>
   118d0:	mov	r4, r0
   118d4:	ldr	r0, [r7]
   118d8:	add	r0, r0, #1
   118dc:	clz	r0, r0
   118e0:	lsr	r0, r0, #5
   118e4:	cmp	r0, #0
   118e8:	beq	118a0 <close@plt+0x944>
   118ec:	cmp	r4, #0
   118f0:	bmi	118a0 <close@plt+0x944>
   118f4:	mov	r0, r4
   118f8:	mov	r1, #1
   118fc:	bl	10ef0 <fcntl64@plt>
   11900:	cmp	r0, #0
   11904:	bmi	11920 <close@plt+0x9c4>
   11908:	orr	r2, r0, #1
   1190c:	mov	r0, r4
   11910:	mov	r1, #2
   11914:	bl	10ef0 <fcntl64@plt>
   11918:	cmn	r0, #1
   1191c:	bne	118a0 <close@plt+0x944>
   11920:	bl	10e90 <__errno_location@plt>
   11924:	ldr	r6, [r0]
   11928:	mov	r5, r0
   1192c:	mov	r0, r4
   11930:	bl	10f5c <close@plt>
   11934:	str	r6, [r5]
   11938:	mvn	r4, #0
   1193c:	b	118a0 <close@plt+0x944>
   11940:	push	{r4, r5, fp, lr}
   11944:	add	fp, sp, #8
   11948:	cmp	r0, #0
   1194c:	beq	119e0 <close@plt+0xa84>
   11950:	mov	r1, #47	; 0x2f
   11954:	mov	r4, r0
   11958:	bl	10f08 <strrchr@plt>
   1195c:	cmp	r0, #0
   11960:	mov	r5, r4
   11964:	addne	r5, r0, #1
   11968:	sub	r0, r5, r4
   1196c:	cmp	r0, #7
   11970:	blt	119c4 <close@plt+0xa68>
   11974:	movw	r1, #20426	; 0x4fca
   11978:	sub	r0, r5, #7
   1197c:	mov	r2, #7
   11980:	movt	r1, #1
   11984:	bl	10f38 <strncmp@plt>
   11988:	cmp	r0, #0
   1198c:	bne	119c4 <close@plt+0xa68>
   11990:	movw	r1, #20434	; 0x4fd2
   11994:	mov	r0, r5
   11998:	mov	r2, #3
   1199c:	movt	r1, #1
   119a0:	bl	10f38 <strncmp@plt>
   119a4:	cmp	r0, #0
   119a8:	beq	119b4 <close@plt+0xa58>
   119ac:	mov	r4, r5
   119b0:	b	119c4 <close@plt+0xa68>
   119b4:	movw	r0, #24864	; 0x6120
   119b8:	add	r4, r5, #3
   119bc:	movt	r0, #2
   119c0:	str	r4, [r0]
   119c4:	movw	r0, #24868	; 0x6124
   119c8:	movt	r0, #2
   119cc:	str	r4, [r0]
   119d0:	movw	r0, #24904	; 0x6148
   119d4:	movt	r0, #2
   119d8:	str	r4, [r0]
   119dc:	pop	{r4, r5, fp, pc}
   119e0:	movw	r0, #24880	; 0x6130
   119e4:	mov	r1, #55	; 0x37
   119e8:	mov	r2, #1
   119ec:	movt	r0, #2
   119f0:	ldr	r3, [r0]
   119f4:	movw	r0, #20370	; 0x4f92
   119f8:	movt	r0, #1
   119fc:	bl	10dd0 <fwrite@plt>
   11a00:	bl	10f50 <abort@plt>
   11a04:	push	{r4, r5, r6, sl, fp, lr}
   11a08:	add	fp, sp, #16
   11a0c:	mov	r4, r0
   11a10:	movw	r0, #24912	; 0x6150
   11a14:	movt	r0, #2
   11a18:	cmp	r4, #0
   11a1c:	moveq	r4, r0
   11a20:	bl	10e90 <__errno_location@plt>
   11a24:	ldr	r6, [r0]
   11a28:	mov	r5, r0
   11a2c:	mov	r0, r4
   11a30:	mov	r1, #48	; 0x30
   11a34:	bl	1443c <close@plt+0x34e0>
   11a38:	str	r6, [r5]
   11a3c:	pop	{r4, r5, r6, sl, fp, pc}
   11a40:	movw	r1, #24912	; 0x6150
   11a44:	cmp	r0, #0
   11a48:	movt	r1, #2
   11a4c:	movne	r1, r0
   11a50:	ldr	r0, [r1]
   11a54:	bx	lr
   11a58:	movw	r2, #24912	; 0x6150
   11a5c:	cmp	r0, #0
   11a60:	movt	r2, #2
   11a64:	movne	r2, r0
   11a68:	str	r1, [r2]
   11a6c:	bx	lr
   11a70:	movw	r3, #24912	; 0x6150
   11a74:	cmp	r0, #0
   11a78:	and	r2, r2, #1
   11a7c:	movt	r3, #2
   11a80:	movne	r3, r0
   11a84:	ubfx	r0, r1, #5, #3
   11a88:	and	r1, r1, #31
   11a8c:	add	ip, r3, r0, lsl #2
   11a90:	mov	r0, #1
   11a94:	ldr	r3, [ip, #8]
   11a98:	and	r0, r0, r3, lsr r1
   11a9c:	eor	r2, r0, r2
   11aa0:	eor	r1, r3, r2, lsl r1
   11aa4:	str	r1, [ip, #8]
   11aa8:	bx	lr
   11aac:	movw	r2, #24912	; 0x6150
   11ab0:	cmp	r0, #0
   11ab4:	movt	r2, #2
   11ab8:	movne	r2, r0
   11abc:	ldr	r0, [r2, #4]
   11ac0:	str	r1, [r2, #4]
   11ac4:	bx	lr
   11ac8:	push	{fp, lr}
   11acc:	mov	fp, sp
   11ad0:	movw	r3, #24912	; 0x6150
   11ad4:	cmp	r0, #0
   11ad8:	movt	r3, #2
   11adc:	movne	r3, r0
   11ae0:	cmp	r1, #0
   11ae4:	mov	r0, #10
   11ae8:	cmpne	r2, #0
   11aec:	str	r0, [r3]
   11af0:	bne	11af8 <close@plt+0xb9c>
   11af4:	bl	10f50 <abort@plt>
   11af8:	str	r1, [r3, #40]	; 0x28
   11afc:	str	r2, [r3, #44]	; 0x2c
   11b00:	pop	{fp, pc}
   11b04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b08:	add	fp, sp, #28
   11b0c:	sub	sp, sp, #20
   11b10:	mov	r7, r0
   11b14:	ldr	r0, [fp, #8]
   11b18:	movw	r5, #24912	; 0x6150
   11b1c:	mov	r8, r3
   11b20:	mov	r9, r2
   11b24:	mov	sl, r1
   11b28:	movt	r5, #2
   11b2c:	cmp	r0, #0
   11b30:	movne	r5, r0
   11b34:	bl	10e90 <__errno_location@plt>
   11b38:	ldr	r2, [r5, #40]	; 0x28
   11b3c:	ldr	r3, [r5, #44]	; 0x2c
   11b40:	mov	r4, r0
   11b44:	ldm	r5, {r0, r1}
   11b48:	add	r5, r5, #8
   11b4c:	ldr	r6, [r4]
   11b50:	stm	sp, {r0, r1, r5}
   11b54:	mov	r0, r7
   11b58:	mov	r1, sl
   11b5c:	str	r2, [sp, #12]
   11b60:	str	r3, [sp, #16]
   11b64:	mov	r2, r9
   11b68:	mov	r3, r8
   11b6c:	bl	11b7c <close@plt+0xc20>
   11b70:	str	r6, [r4]
   11b74:	sub	sp, fp, #28
   11b78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b80:	add	fp, sp, #28
   11b84:	sub	sp, sp, #156	; 0x9c
   11b88:	str	r0, [fp, #-84]	; 0xffffffac
   11b8c:	add	r0, r2, #1
   11b90:	mov	r6, r1
   11b94:	mov	r7, r3
   11b98:	str	r2, [fp, #-80]	; 0xffffffb0
   11b9c:	str	r0, [sp, #80]	; 0x50
   11ba0:	ldr	r0, [fp, #12]
   11ba4:	and	r1, r0, #1
   11ba8:	str	r1, [sp, #36]	; 0x24
   11bac:	and	r1, r0, #4
   11bb0:	str	r1, [sp, #32]
   11bb4:	ubfx	r8, r0, #1, #1
   11bb8:	bl	10de8 <__ctype_get_mb_cur_max@plt>
   11bbc:	str	r0, [sp, #40]	; 0x28
   11bc0:	ldr	r0, [fp, #24]
   11bc4:	ldr	r4, [fp, #8]
   11bc8:	mov	r1, #0
   11bcc:	str	r1, [fp, #-52]	; 0xffffffcc
   11bd0:	mov	r1, #0
   11bd4:	str	r1, [sp, #60]	; 0x3c
   11bd8:	mov	r1, #1
   11bdc:	str	r1, [sp, #84]	; 0x54
   11be0:	str	r0, [sp, #76]	; 0x4c
   11be4:	ldr	r0, [fp, #20]
   11be8:	str	r0, [sp, #72]	; 0x48
   11bec:	mov	r0, #0
   11bf0:	str	r0, [sp, #56]	; 0x38
   11bf4:	mov	r0, #0
   11bf8:	str	r0, [fp, #-88]	; 0xffffffa8
   11bfc:	mov	r0, #0
   11c00:	str	r0, [fp, #-72]	; 0xffffffb8
   11c04:	mov	r0, #0
   11c08:	cmp	r4, #10
   11c0c:	bhi	12f28 <close@plt+0x1fcc>
   11c10:	add	r1, pc, #24
   11c14:	ldr	ip, [fp, #-84]	; 0xffffffac
   11c18:	ldr	lr, [fp, #-80]	; 0xffffffb0
   11c1c:	mov	r5, r6
   11c20:	mov	r9, #0
   11c24:	mov	r2, #1
   11c28:	mov	r3, #0
   11c2c:	ldr	pc, [r1, r4, lsl #2]
   11c30:	strdeq	r1, [r1], -r8
   11c34:	andeq	r1, r1, r4, lsr sp
   11c38:	andeq	r1, r1, r8, lsl #26
   11c3c:	strdeq	r1, [r1], -r0
   11c40:	andeq	r1, r1, r8, lsr #26
   11c44:	andeq	r1, r1, ip, lsl #27
   11c48:	andeq	r1, r1, r8, lsl sp
   11c4c:	andeq	r2, r1, r4
   11c50:	andeq	r1, r1, ip, asr ip
   11c54:	andeq	r1, r1, ip, asr ip
   11c58:	muleq	r1, r4, lr
   11c5c:	movw	r6, #20516	; 0x5024
   11c60:	mov	r0, #0
   11c64:	mov	r2, #5
   11c68:	movt	r6, #1
   11c6c:	mov	r1, r6
   11c70:	bl	10d94 <dcgettext@plt>
   11c74:	cmp	r0, r6
   11c78:	str	r0, [sp, #72]	; 0x48
   11c7c:	bne	11e6c <close@plt+0xf10>
   11c80:	bl	14880 <close@plt+0x3924>
   11c84:	ldrb	r1, [r0]
   11c88:	and	r1, r1, #223	; 0xdf
   11c8c:	cmp	r1, #71	; 0x47
   11c90:	beq	11dec <close@plt+0xe90>
   11c94:	cmp	r1, #85	; 0x55
   11c98:	bne	11e50 <close@plt+0xef4>
   11c9c:	ldrb	r1, [r0, #1]
   11ca0:	and	r1, r1, #223	; 0xdf
   11ca4:	cmp	r1, #84	; 0x54
   11ca8:	bne	11e50 <close@plt+0xef4>
   11cac:	ldrb	r1, [r0, #2]
   11cb0:	and	r1, r1, #223	; 0xdf
   11cb4:	cmp	r1, #70	; 0x46
   11cb8:	bne	11e50 <close@plt+0xef4>
   11cbc:	ldrb	r1, [r0, #3]
   11cc0:	cmp	r1, #45	; 0x2d
   11cc4:	bne	11e50 <close@plt+0xef4>
   11cc8:	ldrb	r1, [r0, #4]
   11ccc:	cmp	r1, #56	; 0x38
   11cd0:	bne	11e50 <close@plt+0xef4>
   11cd4:	ldrb	r0, [r0, #5]
   11cd8:	cmp	r0, #0
   11cdc:	movw	r0, #20520	; 0x5028
   11ce0:	movt	r0, #1
   11ce4:	str	r0, [sp, #72]	; 0x48
   11ce8:	bne	11e50 <close@plt+0xef4>
   11cec:	b	11e6c <close@plt+0xf10>
   11cf0:	mov	r0, #1
   11cf4:	b	11d34 <close@plt+0xdd8>
   11cf8:	mov	r4, #0
   11cfc:	mov	r9, #0
   11d00:	mov	r2, r0
   11d04:	b	11d84 <close@plt+0xe28>
   11d08:	tst	r8, #1
   11d0c:	bne	11d34 <close@plt+0xdd8>
   11d10:	mov	r2, r0
   11d14:	b	11d5c <close@plt+0xe00>
   11d18:	mov	r0, #1
   11d1c:	mov	r9, #0
   11d20:	mov	r4, #5
   11d24:	b	11da0 <close@plt+0xe44>
   11d28:	mov	r2, #1
   11d2c:	tst	r8, #1
   11d30:	beq	11d5c <close@plt+0xe00>
   11d34:	mov	r1, #1
   11d38:	mov	r9, #0
   11d3c:	mov	r4, #2
   11d40:	mov	r2, r0
   11d44:	mov	r3, #1
   11d48:	str	r1, [fp, #-72]	; 0xffffffb8
   11d4c:	movw	r1, #20518	; 0x5026
   11d50:	movt	r1, #1
   11d54:	str	r1, [fp, #-88]	; 0xffffffa8
   11d58:	b	12004 <close@plt+0x10a8>
   11d5c:	cmp	r5, #0
   11d60:	mov	r9, #1
   11d64:	mov	r4, #2
   11d68:	movne	r0, #39	; 0x27
   11d6c:	strbne	r0, [ip]
   11d70:	movw	r0, #20518	; 0x5026
   11d74:	movt	r0, #1
   11d78:	str	r0, [fp, #-88]	; 0xffffffa8
   11d7c:	mov	r0, #1
   11d80:	str	r0, [fp, #-72]	; 0xffffffb8
   11d84:	mov	r3, #0
   11d88:	b	12004 <close@plt+0x10a8>
   11d8c:	mov	r4, #5
   11d90:	tst	r8, #1
   11d94:	beq	11dbc <close@plt+0xe60>
   11d98:	mov	r0, #1
   11d9c:	mov	r9, #0
   11da0:	str	r0, [fp, #-72]	; 0xffffffb8
   11da4:	movw	r0, #20514	; 0x5022
   11da8:	mov	r2, #1
   11dac:	mov	r3, #1
   11db0:	movt	r0, #1
   11db4:	str	r0, [fp, #-88]	; 0xffffffa8
   11db8:	b	12004 <close@plt+0x10a8>
   11dbc:	cmp	r5, #0
   11dc0:	mov	r3, #0
   11dc4:	mov	r9, #1
   11dc8:	mov	r2, #1
   11dcc:	movne	r0, #34	; 0x22
   11dd0:	strbne	r0, [ip]
   11dd4:	movw	r0, #20514	; 0x5022
   11dd8:	movt	r0, #1
   11ddc:	str	r0, [fp, #-88]	; 0xffffffa8
   11de0:	mov	r0, #1
   11de4:	str	r0, [fp, #-72]	; 0xffffffb8
   11de8:	b	12004 <close@plt+0x10a8>
   11dec:	ldrb	r1, [r0, #1]
   11df0:	and	r1, r1, #223	; 0xdf
   11df4:	cmp	r1, #66	; 0x42
   11df8:	bne	11e50 <close@plt+0xef4>
   11dfc:	ldrb	r1, [r0, #2]
   11e00:	cmp	r1, #49	; 0x31
   11e04:	bne	11e50 <close@plt+0xef4>
   11e08:	ldrb	r1, [r0, #3]
   11e0c:	cmp	r1, #56	; 0x38
   11e10:	bne	11e50 <close@plt+0xef4>
   11e14:	ldrb	r1, [r0, #4]
   11e18:	cmp	r1, #48	; 0x30
   11e1c:	bne	11e50 <close@plt+0xef4>
   11e20:	ldrb	r1, [r0, #5]
   11e24:	cmp	r1, #51	; 0x33
   11e28:	bne	11e50 <close@plt+0xef4>
   11e2c:	ldrb	r1, [r0, #6]
   11e30:	cmp	r1, #48	; 0x30
   11e34:	bne	11e50 <close@plt+0xef4>
   11e38:	ldrb	r0, [r0, #7]
   11e3c:	cmp	r0, #0
   11e40:	movw	r0, #20528	; 0x5030
   11e44:	movt	r0, #1
   11e48:	str	r0, [sp, #72]	; 0x48
   11e4c:	beq	11e6c <close@plt+0xf10>
   11e50:	movw	r1, #20514	; 0x5022
   11e54:	movw	r0, #20518	; 0x5026
   11e58:	cmp	r4, #9
   11e5c:	movt	r1, #1
   11e60:	movt	r0, #1
   11e64:	moveq	r0, r1
   11e68:	str	r0, [sp, #72]	; 0x48
   11e6c:	movw	r6, #20518	; 0x5026
   11e70:	mov	r0, #0
   11e74:	mov	r2, #5
   11e78:	movt	r6, #1
   11e7c:	mov	r1, r6
   11e80:	bl	10d94 <dcgettext@plt>
   11e84:	cmp	r0, r6
   11e88:	str	r0, [sp, #76]	; 0x4c
   11e8c:	beq	11ed8 <close@plt+0xf7c>
   11e90:	ldr	ip, [fp, #-84]	; 0xffffffac
   11e94:	mov	r9, #0
   11e98:	tst	r8, #1
   11e9c:	bne	11fe0 <close@plt+0x1084>
   11ea0:	ldr	r0, [sp, #72]	; 0x48
   11ea4:	ldrb	r0, [r0]
   11ea8:	cmp	r0, #0
   11eac:	beq	11fe0 <close@plt+0x1084>
   11eb0:	ldr	r1, [sp, #72]	; 0x48
   11eb4:	mov	r9, #0
   11eb8:	add	r1, r1, #1
   11ebc:	cmp	r9, r5
   11ec0:	strbcc	r0, [ip, r9]
   11ec4:	ldrb	r0, [r1, r9]
   11ec8:	add	r9, r9, #1
   11ecc:	cmp	r0, #0
   11ed0:	bne	11ebc <close@plt+0xf60>
   11ed4:	b	11fe0 <close@plt+0x1084>
   11ed8:	bl	14880 <close@plt+0x3924>
   11edc:	ldrb	r1, [r0]
   11ee0:	and	r1, r1, #223	; 0xdf
   11ee4:	cmp	r1, #71	; 0x47
   11ee8:	beq	11f58 <close@plt+0xffc>
   11eec:	ldr	ip, [fp, #-84]	; 0xffffffac
   11ef0:	cmp	r1, #85	; 0x55
   11ef4:	bne	11fb4 <close@plt+0x1058>
   11ef8:	ldrb	r1, [r0, #1]
   11efc:	and	r1, r1, #223	; 0xdf
   11f00:	cmp	r1, #84	; 0x54
   11f04:	bne	11fb4 <close@plt+0x1058>
   11f08:	ldrb	r1, [r0, #2]
   11f0c:	and	r1, r1, #223	; 0xdf
   11f10:	cmp	r1, #70	; 0x46
   11f14:	bne	11fb4 <close@plt+0x1058>
   11f18:	ldrb	r1, [r0, #3]
   11f1c:	cmp	r1, #45	; 0x2d
   11f20:	bne	11fb4 <close@plt+0x1058>
   11f24:	ldrb	r1, [r0, #4]
   11f28:	cmp	r1, #56	; 0x38
   11f2c:	bne	11fb4 <close@plt+0x1058>
   11f30:	ldrb	r0, [r0, #5]
   11f34:	cmp	r0, #0
   11f38:	bne	11fb4 <close@plt+0x1058>
   11f3c:	movw	r0, #20524	; 0x502c
   11f40:	movt	r0, #1
   11f44:	str	r0, [sp, #76]	; 0x4c
   11f48:	mov	r9, #0
   11f4c:	tst	r8, #1
   11f50:	beq	11ea0 <close@plt+0xf44>
   11f54:	b	11fe0 <close@plt+0x1084>
   11f58:	ldrb	r1, [r0, #1]
   11f5c:	ldr	ip, [fp, #-84]	; 0xffffffac
   11f60:	and	r1, r1, #223	; 0xdf
   11f64:	cmp	r1, #66	; 0x42
   11f68:	bne	11fb4 <close@plt+0x1058>
   11f6c:	ldrb	r1, [r0, #2]
   11f70:	cmp	r1, #49	; 0x31
   11f74:	bne	11fb4 <close@plt+0x1058>
   11f78:	ldrb	r1, [r0, #3]
   11f7c:	cmp	r1, #56	; 0x38
   11f80:	bne	11fb4 <close@plt+0x1058>
   11f84:	ldrb	r1, [r0, #4]
   11f88:	cmp	r1, #48	; 0x30
   11f8c:	bne	11fb4 <close@plt+0x1058>
   11f90:	ldrb	r1, [r0, #5]
   11f94:	cmp	r1, #51	; 0x33
   11f98:	bne	11fb4 <close@plt+0x1058>
   11f9c:	ldrb	r1, [r0, #6]
   11fa0:	cmp	r1, #48	; 0x30
   11fa4:	bne	11fb4 <close@plt+0x1058>
   11fa8:	ldrb	r0, [r0, #7]
   11fac:	cmp	r0, #0
   11fb0:	beq	12dc8 <close@plt+0x1e6c>
   11fb4:	movw	r0, #20518	; 0x5026
   11fb8:	cmp	r4, #9
   11fbc:	movt	r0, #1
   11fc0:	mov	r1, r0
   11fc4:	movw	r0, #20514	; 0x5022
   11fc8:	movt	r0, #1
   11fcc:	moveq	r1, r0
   11fd0:	str	r1, [sp, #76]	; 0x4c
   11fd4:	mov	r9, #0
   11fd8:	tst	r8, #1
   11fdc:	beq	11ea0 <close@plt+0xf44>
   11fe0:	ldr	r6, [sp, #76]	; 0x4c
   11fe4:	mov	r0, r6
   11fe8:	bl	10e84 <strlen@plt>
   11fec:	ldr	ip, [fp, #-84]	; 0xffffffac
   11ff0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   11ff4:	str	r0, [fp, #-72]	; 0xffffffb8
   11ff8:	str	r6, [fp, #-88]	; 0xffffffa8
   11ffc:	mov	r2, #1
   12000:	mov	r3, r8
   12004:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12008:	str	r4, [fp, #-64]	; 0xffffffc0
   1200c:	mov	sl, #0
   12010:	str	r3, [fp, #-76]	; 0xffffffb4
   12014:	str	r2, [sp, #88]	; 0x58
   12018:	cmp	r0, #0
   1201c:	movwne	r0, #1
   12020:	and	r1, r0, r3
   12024:	and	r1, r2, r1
   12028:	str	r1, [sp, #48]	; 0x30
   1202c:	sub	r1, r4, #2
   12030:	clz	r1, r1
   12034:	lsr	r1, r1, #5
   12038:	and	r1, r1, r3
   1203c:	str	r1, [sp, #44]	; 0x2c
   12040:	subs	r1, r4, #2
   12044:	eor	r4, r3, #1
   12048:	movwne	r1, #1
   1204c:	str	r4, [sp, #92]	; 0x5c
   12050:	orr	r4, r1, r4
   12054:	and	r1, r1, r2
   12058:	and	r0, r0, r1
   1205c:	str	r4, [sp, #64]	; 0x40
   12060:	ldr	r4, [sp, #84]	; 0x54
   12064:	str	r0, [fp, #-60]	; 0xffffffc4
   12068:	orr	r0, r1, r3
   1206c:	ldr	r1, [fp, #16]
   12070:	eor	r0, r0, #1
   12074:	clz	r1, r1
   12078:	lsr	r1, r1, #5
   1207c:	orr	r0, r1, r0
   12080:	str	r0, [fp, #-68]	; 0xffffffbc
   12084:	eor	r0, r2, #1
   12088:	str	r0, [sp, #52]	; 0x34
   1208c:	cmn	r7, #1
   12090:	beq	120a0 <close@plt+0x1144>
   12094:	cmp	sl, r7
   12098:	bne	120ac <close@plt+0x1150>
   1209c:	b	12d40 <close@plt+0x1de4>
   120a0:	ldrb	r0, [lr, sl]
   120a4:	cmp	r0, #0
   120a8:	beq	12d48 <close@plt+0x1dec>
   120ac:	ldr	r0, [fp, #-60]	; 0xffffffc4
   120b0:	cmp	r0, #0
   120b4:	beq	12114 <close@plt+0x11b8>
   120b8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   120bc:	mov	r6, r5
   120c0:	add	r5, sl, r0
   120c4:	cmp	r0, #2
   120c8:	bcc	12134 <close@plt+0x11d8>
   120cc:	mov	r0, #0
   120d0:	cmn	r7, #1
   120d4:	str	r0, [fp, #-56]	; 0xffffffc8
   120d8:	bne	120f0 <close@plt+0x1194>
   120dc:	mov	r0, lr
   120e0:	bl	10e84 <strlen@plt>
   120e4:	ldr	lr, [fp, #-80]	; 0xffffffb0
   120e8:	ldr	ip, [fp, #-84]	; 0xffffffac
   120ec:	mov	r7, r0
   120f0:	cmp	r5, r7
   120f4:	bls	12144 <close@plt+0x11e8>
   120f8:	mov	r0, #0
   120fc:	mov	r5, r6
   12100:	str	r0, [fp, #-48]	; 0xffffffd0
   12104:	ldrb	r6, [lr, sl]
   12108:	cmp	r6, #126	; 0x7e
   1210c:	bls	12194 <close@plt+0x1238>
   12110:	b	126f0 <close@plt+0x1794>
   12114:	mov	r0, #0
   12118:	str	r0, [fp, #-56]	; 0xffffffc8
   1211c:	mov	r0, #0
   12120:	str	r0, [fp, #-48]	; 0xffffffd0
   12124:	ldrb	r6, [lr, sl]
   12128:	cmp	r6, #126	; 0x7e
   1212c:	bls	12194 <close@plt+0x1238>
   12130:	b	126f0 <close@plt+0x1794>
   12134:	mov	r0, #0
   12138:	str	r0, [fp, #-56]	; 0xffffffc8
   1213c:	cmp	r5, r7
   12140:	bhi	120f8 <close@plt+0x119c>
   12144:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12148:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1214c:	add	r0, lr, sl
   12150:	bl	10e78 <bcmp@plt>
   12154:	ldr	r2, [sp, #92]	; 0x5c
   12158:	cmp	r0, #0
   1215c:	mov	r1, r0
   12160:	mov	r5, r6
   12164:	movwne	r1, #1
   12168:	orr	r1, r1, r2
   1216c:	tst	r1, #1
   12170:	beq	12e08 <close@plt+0x1eac>
   12174:	ldr	ip, [fp, #-84]	; 0xffffffac
   12178:	ldr	lr, [fp, #-80]	; 0xffffffb0
   1217c:	clz	r0, r0
   12180:	lsr	r0, r0, #5
   12184:	str	r0, [fp, #-48]	; 0xffffffd0
   12188:	ldrb	r6, [lr, sl]
   1218c:	cmp	r6, #126	; 0x7e
   12190:	bhi	126f0 <close@plt+0x1794>
   12194:	add	r3, pc, #16
   12198:	mov	r8, #1
   1219c:	mov	r2, #110	; 0x6e
   121a0:	mov	r0, #97	; 0x61
   121a4:	mov	r1, #0
   121a8:	ldr	pc, [r3, r6, lsl #2]
   121ac:	andeq	r2, r1, r8, lsr #9
   121b0:	strdeq	r2, [r1], -r0
   121b4:	strdeq	r2, [r1], -r0
   121b8:	strdeq	r2, [r1], -r0
   121bc:	strdeq	r2, [r1], -r0
   121c0:	strdeq	r2, [r1], -r0
   121c4:	strdeq	r2, [r1], -r0
   121c8:	andeq	r2, r1, r4, lsr #15
   121cc:	andeq	r2, r1, r8, lsl #9
   121d0:	andeq	r2, r1, r0, lsl #9
   121d4:	muleq	r1, r4, r4
   121d8:	andeq	r2, r1, r4, asr #11
   121dc:	andeq	r2, r1, r8, ror r4
   121e0:	muleq	r1, r0, r4
   121e4:	strdeq	r2, [r1], -r0
   121e8:	strdeq	r2, [r1], -r0
   121ec:	strdeq	r2, [r1], -r0
   121f0:	strdeq	r2, [r1], -r0
   121f4:	strdeq	r2, [r1], -r0
   121f8:	strdeq	r2, [r1], -r0
   121fc:	strdeq	r2, [r1], -r0
   12200:	strdeq	r2, [r1], -r0
   12204:	strdeq	r2, [r1], -r0
   12208:	strdeq	r2, [r1], -r0
   1220c:	strdeq	r2, [r1], -r0
   12210:	strdeq	r2, [r1], -r0
   12214:	strdeq	r2, [r1], -r0
   12218:	strdeq	r2, [r1], -r0
   1221c:	strdeq	r2, [r1], -r0
   12220:	strdeq	r2, [r1], -r0
   12224:	strdeq	r2, [r1], -r0
   12228:	strdeq	r2, [r1], -r0
   1222c:	andeq	r2, r1, ip, lsl r4
   12230:	andeq	r2, r1, r0, lsr #8
   12234:	andeq	r2, r1, r0, lsr #8
   12238:	andeq	r2, r1, r0, lsl r4
   1223c:	andeq	r2, r1, r0, lsr #8
   12240:	andeq	r2, r1, r8, lsr #7
   12244:	andeq	r2, r1, r0, lsr #8
   12248:	andeq	r2, r1, ip, asr #11
   1224c:	andeq	r2, r1, r0, lsr #8
   12250:	andeq	r2, r1, r0, lsr #8
   12254:	andeq	r2, r1, r0, lsr #8
   12258:	andeq	r2, r1, r8, lsr #7
   1225c:	andeq	r2, r1, r8, lsr #7
   12260:	andeq	r2, r1, r8, lsr #7
   12264:	andeq	r2, r1, r8, lsr #7
   12268:	andeq	r2, r1, r8, lsr #7
   1226c:	andeq	r2, r1, r8, lsr #7
   12270:	andeq	r2, r1, r8, lsr #7
   12274:	andeq	r2, r1, r8, lsr #7
   12278:	andeq	r2, r1, r8, lsr #7
   1227c:	andeq	r2, r1, r8, lsr #7
   12280:	andeq	r2, r1, r8, lsr #7
   12284:	andeq	r2, r1, r8, lsr #7
   12288:	andeq	r2, r1, r8, lsr #7
   1228c:	andeq	r2, r1, r8, lsr #7
   12290:	andeq	r2, r1, r8, lsr #7
   12294:	andeq	r2, r1, r8, lsr #7
   12298:	andeq	r2, r1, r0, lsr #8
   1229c:	andeq	r2, r1, r0, lsr #8
   122a0:	andeq	r2, r1, r0, lsr #8
   122a4:	andeq	r2, r1, r0, lsr #8
   122a8:	muleq	r1, r0, r5
   122ac:	strdeq	r2, [r1], -r0
   122b0:	andeq	r2, r1, r8, lsr #7
   122b4:	andeq	r2, r1, r8, lsr #7
   122b8:	andeq	r2, r1, r8, lsr #7
   122bc:	andeq	r2, r1, r8, lsr #7
   122c0:	andeq	r2, r1, r8, lsr #7
   122c4:	andeq	r2, r1, r8, lsr #7
   122c8:	andeq	r2, r1, r8, lsr #7
   122cc:	andeq	r2, r1, r8, lsr #7
   122d0:	andeq	r2, r1, r8, lsr #7
   122d4:	andeq	r2, r1, r8, lsr #7
   122d8:	andeq	r2, r1, r8, lsr #7
   122dc:	andeq	r2, r1, r8, lsr #7
   122e0:	andeq	r2, r1, r8, lsr #7
   122e4:	andeq	r2, r1, r8, lsr #7
   122e8:	andeq	r2, r1, r8, lsr #7
   122ec:	andeq	r2, r1, r8, lsr #7
   122f0:	andeq	r2, r1, r8, lsr #7
   122f4:	andeq	r2, r1, r8, lsr #7
   122f8:	andeq	r2, r1, r8, lsr #7
   122fc:	andeq	r2, r1, r8, lsr #7
   12300:	andeq	r2, r1, r8, lsr #7
   12304:	andeq	r2, r1, r8, lsr #7
   12308:	andeq	r2, r1, r8, lsr #7
   1230c:	andeq	r2, r1, r8, lsr #7
   12310:	andeq	r2, r1, r8, lsr #7
   12314:	andeq	r2, r1, r8, lsr #7
   12318:	andeq	r2, r1, r0, lsr #8
   1231c:	andeq	r2, r1, r4, asr r4
   12320:	andeq	r2, r1, r8, lsr #7
   12324:	andeq	r2, r1, r0, lsr #8
   12328:	andeq	r2, r1, r8, lsr #7
   1232c:	andeq	r2, r1, r0, lsr #8
   12330:	andeq	r2, r1, r8, lsr #7
   12334:	andeq	r2, r1, r8, lsr #7
   12338:	andeq	r2, r1, r8, lsr #7
   1233c:	andeq	r2, r1, r8, lsr #7
   12340:	andeq	r2, r1, r8, lsr #7
   12344:	andeq	r2, r1, r8, lsr #7
   12348:	andeq	r2, r1, r8, lsr #7
   1234c:	andeq	r2, r1, r8, lsr #7
   12350:	andeq	r2, r1, r8, lsr #7
   12354:	andeq	r2, r1, r8, lsr #7
   12358:	andeq	r2, r1, r8, lsr #7
   1235c:	andeq	r2, r1, r8, lsr #7
   12360:	andeq	r2, r1, r8, lsr #7
   12364:	andeq	r2, r1, r8, lsr #7
   12368:	andeq	r2, r1, r8, lsr #7
   1236c:	andeq	r2, r1, r8, lsr #7
   12370:	andeq	r2, r1, r8, lsr #7
   12374:	andeq	r2, r1, r8, lsr #7
   12378:	andeq	r2, r1, r8, lsr #7
   1237c:	andeq	r2, r1, r8, lsr #7
   12380:	andeq	r2, r1, r8, lsr #7
   12384:	andeq	r2, r1, r8, lsr #7
   12388:	andeq	r2, r1, r8, lsr #7
   1238c:	andeq	r2, r1, r8, lsr #7
   12390:	andeq	r2, r1, r8, lsr #7
   12394:	andeq	r2, r1, r8, lsr #7
   12398:	andeq	r2, r1, r8, ror #7
   1239c:	andeq	r2, r1, r0, lsr #8
   123a0:	andeq	r2, r1, r8, ror #7
   123a4:	andeq	r2, r1, r0, lsl r4
   123a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   123ac:	tst	r0, #1
   123b0:	bne	12668 <close@plt+0x170c>
   123b4:	ldr	r1, [fp, #16]
   123b8:	ubfx	r0, r6, #5, #3
   123bc:	mov	r2, #1
   123c0:	ldr	r0, [r1, r0, lsl #2]
   123c4:	and	r1, r6, #31
   123c8:	tst	r0, r2, lsl r1
   123cc:	beq	12668 <close@plt+0x170c>
   123d0:	mov	r0, r6
   123d4:	mov	r1, r8
   123d8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   123dc:	tst	r2, #1
   123e0:	beq	12688 <close@plt+0x172c>
   123e4:	b	12de4 <close@plt+0x1e88>
   123e8:	cmp	r7, #1
   123ec:	beq	12410 <close@plt+0x14b4>
   123f0:	mov	r8, #0
   123f4:	cmn	r7, #1
   123f8:	bne	12654 <close@plt+0x16f8>
   123fc:	ldrb	r0, [lr, #1]
   12400:	cmp	r0, #0
   12404:	beq	12410 <close@plt+0x14b4>
   12408:	mvn	r7, #0
   1240c:	b	12654 <close@plt+0x16f8>
   12410:	mov	r8, #0
   12414:	cmp	sl, #0
   12418:	bne	12654 <close@plt+0x16f8>
   1241c:	mov	r1, #1
   12420:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12424:	cmp	r0, #2
   12428:	bne	12440 <close@plt+0x14e4>
   1242c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12430:	mov	r8, r1
   12434:	tst	r0, #1
   12438:	beq	123a8 <close@plt+0x144c>
   1243c:	b	12de4 <close@plt+0x1e88>
   12440:	mov	r8, r1
   12444:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12448:	tst	r0, #1
   1244c:	beq	123b4 <close@plt+0x1458>
   12450:	b	12668 <close@plt+0x170c>
   12454:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12458:	cmp	r0, #2
   1245c:	bne	1271c <close@plt+0x17c0>
   12460:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12464:	tst	r0, #1
   12468:	bne	12de4 <close@plt+0x1e88>
   1246c:	mov	r0, #0
   12470:	str	r0, [fp, #-56]	; 0xffffffc8
   12474:	b	12734 <close@plt+0x17d8>
   12478:	mov	r0, #102	; 0x66
   1247c:	b	127a4 <close@plt+0x1848>
   12480:	mov	r2, #116	; 0x74
   12484:	b	12494 <close@plt+0x1538>
   12488:	mov	r0, #98	; 0x62
   1248c:	b	127a4 <close@plt+0x1848>
   12490:	mov	r2, #114	; 0x72
   12494:	ldr	r0, [sp, #64]	; 0x40
   12498:	tst	r0, #1
   1249c:	mov	r0, r2
   124a0:	bne	127a4 <close@plt+0x1848>
   124a4:	b	12de4 <close@plt+0x1e88>
   124a8:	ldr	r0, [sp, #88]	; 0x58
   124ac:	tst	r0, #1
   124b0:	beq	127c4 <close@plt+0x1868>
   124b4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   124b8:	tst	r0, #1
   124bc:	bne	12f20 <close@plt+0x1fc4>
   124c0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   124c4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   124c8:	subs	r0, r0, #2
   124cc:	movwne	r0, #1
   124d0:	orr	r0, r0, r1
   124d4:	tst	r0, #1
   124d8:	bne	12514 <close@plt+0x15b8>
   124dc:	cmp	r9, r5
   124e0:	movcc	r0, #39	; 0x27
   124e4:	strbcc	r0, [ip, r9]
   124e8:	add	r0, r9, #1
   124ec:	cmp	r0, r5
   124f0:	movcc	r1, #36	; 0x24
   124f4:	strbcc	r1, [ip, r0]
   124f8:	add	r0, r9, #2
   124fc:	add	r9, r9, #3
   12500:	cmp	r0, r5
   12504:	movcc	r1, #39	; 0x27
   12508:	strbcc	r1, [ip, r0]
   1250c:	mov	r0, #1
   12510:	str	r0, [fp, #-52]	; 0xffffffcc
   12514:	mov	r1, #1
   12518:	cmp	r9, r5
   1251c:	mov	r8, #0
   12520:	mov	r6, #48	; 0x30
   12524:	str	r1, [fp, #-56]	; 0xffffffc8
   12528:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1252c:	movcc	r0, #92	; 0x5c
   12530:	strbcc	r0, [ip, r9]
   12534:	add	r0, r9, #1
   12538:	cmp	r1, #2
   1253c:	beq	12990 <close@plt+0x1a34>
   12540:	add	r1, sl, #1
   12544:	cmp	r1, r7
   12548:	bcs	12990 <close@plt+0x1a34>
   1254c:	ldrb	r1, [lr, r1]
   12550:	sub	r1, r1, #48	; 0x30
   12554:	uxtb	r1, r1
   12558:	cmp	r1, #9
   1255c:	bhi	12990 <close@plt+0x1a34>
   12560:	cmp	r0, r5
   12564:	movcc	r1, #48	; 0x30
   12568:	strbcc	r1, [ip, r0]
   1256c:	add	r0, r9, #2
   12570:	add	r9, r9, #3
   12574:	cmp	r0, r5
   12578:	movcc	r1, #48	; 0x30
   1257c:	strbcc	r1, [ip, r0]
   12580:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12584:	tst	r0, #1
   12588:	beq	123b4 <close@plt+0x1458>
   1258c:	b	12668 <close@plt+0x170c>
   12590:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12594:	mov	r6, #63	; 0x3f
   12598:	cmp	r0, #5
   1259c:	beq	129a4 <close@plt+0x1a48>
   125a0:	mov	r1, #0
   125a4:	cmp	r0, #2
   125a8:	str	r1, [fp, #-56]	; 0xffffffc8
   125ac:	bne	12a6c <close@plt+0x1b10>
   125b0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   125b4:	mov	r8, #0
   125b8:	tst	r0, #1
   125bc:	beq	123a8 <close@plt+0x144c>
   125c0:	b	12de4 <close@plt+0x1e88>
   125c4:	mov	r0, #118	; 0x76
   125c8:	b	127a4 <close@plt+0x1848>
   125cc:	mov	r0, #1
   125d0:	mov	r6, #39	; 0x27
   125d4:	str	r0, [sp, #60]	; 0x3c
   125d8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   125dc:	cmp	r0, #2
   125e0:	bne	127e4 <close@plt+0x1888>
   125e4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   125e8:	tst	r0, #1
   125ec:	bne	12de4 <close@plt+0x1e88>
   125f0:	ldr	r2, [sp, #56]	; 0x38
   125f4:	clz	r1, r5
   125f8:	mov	r8, #1
   125fc:	lsr	r1, r1, #5
   12600:	cmp	r2, #0
   12604:	mov	r0, r2
   12608:	movwne	r0, #1
   1260c:	orrs	r0, r0, r1
   12610:	moveq	r2, r5
   12614:	moveq	r5, r0
   12618:	cmp	r9, r5
   1261c:	str	r2, [sp, #56]	; 0x38
   12620:	movcc	r0, #39	; 0x27
   12624:	strbcc	r0, [ip, r9]
   12628:	add	r0, r9, #1
   1262c:	cmp	r0, r5
   12630:	movcc	r1, #92	; 0x5c
   12634:	strbcc	r1, [ip, r0]
   12638:	add	r0, r9, #2
   1263c:	add	r9, r9, #3
   12640:	cmp	r0, r5
   12644:	movcc	r1, #39	; 0x27
   12648:	strbcc	r1, [ip, r0]
   1264c:	mov	r0, #0
   12650:	str	r0, [fp, #-52]	; 0xffffffcc
   12654:	mov	r0, #0
   12658:	str	r0, [fp, #-56]	; 0xffffffc8
   1265c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12660:	tst	r0, #1
   12664:	beq	123b4 <close@plt+0x1458>
   12668:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1266c:	mov	r1, r8
   12670:	cmp	r0, #0
   12674:	mov	r0, r6
   12678:	beq	1273c <close@plt+0x17e0>
   1267c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12680:	tst	r2, #1
   12684:	bne	12de4 <close@plt+0x1e88>
   12688:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1268c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12690:	subs	r2, r2, #2
   12694:	movwne	r2, #1
   12698:	orr	r2, r2, r3
   1269c:	tst	r2, #1
   126a0:	bne	126dc <close@plt+0x1780>
   126a4:	cmp	r9, r5
   126a8:	movcc	r2, #39	; 0x27
   126ac:	strbcc	r2, [ip, r9]
   126b0:	add	r2, r9, #1
   126b4:	cmp	r2, r5
   126b8:	movcc	r3, #36	; 0x24
   126bc:	strbcc	r3, [ip, r2]
   126c0:	add	r2, r9, #2
   126c4:	add	r9, r9, #3
   126c8:	cmp	r2, r5
   126cc:	movcc	r3, #39	; 0x27
   126d0:	strbcc	r3, [ip, r2]
   126d4:	mov	r2, #1
   126d8:	str	r2, [fp, #-52]	; 0xffffffcc
   126dc:	cmp	r9, r5
   126e0:	movcc	r2, #92	; 0x5c
   126e4:	strbcc	r2, [ip, r9]
   126e8:	add	r9, r9, #1
   126ec:	b	12784 <close@plt+0x1828>
   126f0:	ldr	r0, [sp, #40]	; 0x28
   126f4:	cmp	r0, #1
   126f8:	bne	127f8 <close@plt+0x189c>
   126fc:	bl	10e60 <__ctype_b_loc@plt>
   12700:	ldr	r0, [r0]
   12704:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12708:	mov	r1, #1
   1270c:	add	r0, r0, r6, lsl #1
   12710:	ldrb	r0, [r0, #1]
   12714:	ubfx	r8, r0, #6, #1
   12718:	b	12b50 <close@plt+0x1bf4>
   1271c:	ldr	r1, [sp, #48]	; 0x30
   12720:	mov	r0, #0
   12724:	str	r0, [fp, #-56]	; 0xffffffc8
   12728:	mov	r0, #92	; 0x5c
   1272c:	cmp	r1, #0
   12730:	beq	127a4 <close@plt+0x1848>
   12734:	mov	r6, #92	; 0x5c
   12738:	mov	r8, #0
   1273c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12740:	cmp	r0, #0
   12744:	bne	1277c <close@plt+0x1820>
   12748:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1274c:	tst	r0, #1
   12750:	beq	1277c <close@plt+0x1820>
   12754:	cmp	r9, r5
   12758:	movcc	r0, #39	; 0x27
   1275c:	strbcc	r0, [ip, r9]
   12760:	add	r0, r9, #1
   12764:	add	r9, r9, #2
   12768:	cmp	r0, r5
   1276c:	movcc	r1, #39	; 0x27
   12770:	strbcc	r1, [ip, r0]
   12774:	mov	r0, #0
   12778:	str	r0, [fp, #-52]	; 0xffffffcc
   1277c:	mov	r1, r8
   12780:	mov	r0, r6
   12784:	cmp	r9, r5
   12788:	and	r4, r4, r1
   1278c:	strbcc	r0, [ip, r9]
   12790:	add	r9, r9, #1
   12794:	add	sl, sl, #1
   12798:	cmn	r7, #1
   1279c:	bne	12094 <close@plt+0x1138>
   127a0:	b	120a0 <close@plt+0x1144>
   127a4:	mov	r1, #0
   127a8:	mov	r8, #0
   127ac:	str	r1, [fp, #-56]	; 0xffffffc8
   127b0:	ldr	r1, [sp, #88]	; 0x58
   127b4:	tst	r1, #1
   127b8:	mov	r1, #0
   127bc:	beq	123a8 <close@plt+0x144c>
   127c0:	b	1267c <close@plt+0x1720>
   127c4:	ldr	r0, [sp, #36]	; 0x24
   127c8:	mov	r6, #0
   127cc:	mov	r8, #0
   127d0:	cmp	r0, #0
   127d4:	mov	r0, #0
   127d8:	str	r0, [fp, #-56]	; 0xffffffc8
   127dc:	bne	12794 <close@plt+0x1838>
   127e0:	b	123a8 <close@plt+0x144c>
   127e4:	mov	r8, #1
   127e8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   127ec:	tst	r0, #1
   127f0:	beq	123b4 <close@plt+0x1458>
   127f4:	b	12668 <close@plt+0x170c>
   127f8:	mov	r0, #0
   127fc:	cmn	r7, #1
   12800:	str	r0, [fp, #-36]	; 0xffffffdc
   12804:	str	r0, [fp, #-40]	; 0xffffffd8
   12808:	bne	1281c <close@plt+0x18c0>
   1280c:	mov	r0, lr
   12810:	bl	10e84 <strlen@plt>
   12814:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12818:	mov	r7, r0
   1281c:	ldr	r0, [sp, #44]	; 0x2c
   12820:	str	r4, [sp, #84]	; 0x54
   12824:	str	r5, [sp, #28]
   12828:	cmp	r0, #0
   1282c:	beq	12a80 <close@plt+0x1b24>
   12830:	ldr	r0, [sp, #80]	; 0x50
   12834:	mov	r8, #1
   12838:	mov	r5, #0
   1283c:	add	r0, r0, sl
   12840:	str	r0, [sp, #24]
   12844:	sub	r0, fp, #40	; 0x28
   12848:	mov	r3, r0
   1284c:	b	12888 <close@plt+0x192c>
   12850:	ldr	r5, [sp, #68]	; 0x44
   12854:	add	r5, r0, r5
   12858:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1285c:	bl	10dc4 <iswprint@plt>
   12860:	cmp	r0, #0
   12864:	sub	r4, fp, #40	; 0x28
   12868:	movwne	r0, #1
   1286c:	and	r8, r8, r0
   12870:	mov	r0, r4
   12874:	bl	10d88 <mbsinit@plt>
   12878:	ldr	lr, [fp, #-80]	; 0xffffffb0
   1287c:	mov	r3, r4
   12880:	cmp	r0, #0
   12884:	bne	12b44 <close@plt+0x1be8>
   12888:	str	r5, [sp, #68]	; 0x44
   1288c:	add	r5, r5, sl
   12890:	sub	r0, fp, #44	; 0x2c
   12894:	add	r1, lr, r5
   12898:	sub	r2, r7, r5
   1289c:	bl	148b8 <close@plt+0x395c>
   128a0:	cmn	r0, #2
   128a4:	beq	12b04 <close@plt+0x1ba8>
   128a8:	ldr	ip, [fp, #-84]	; 0xffffffac
   128ac:	cmn	r0, #1
   128b0:	beq	12af8 <close@plt+0x1b9c>
   128b4:	cmp	r0, #0
   128b8:	beq	12afc <close@plt+0x1ba0>
   128bc:	cmp	r0, #2
   128c0:	bcc	12850 <close@plt+0x18f4>
   128c4:	ldr	r1, [sp, #68]	; 0x44
   128c8:	ldr	r2, [sp, #24]
   128cc:	add	r1, r2, r1
   128d0:	sub	r2, r0, #1
   128d4:	ldrb	r3, [r1]
   128d8:	sub	r3, r3, #91	; 0x5b
   128dc:	cmp	r3, #33	; 0x21
   128e0:	bls	12900 <close@plt+0x19a4>
   128e4:	add	r1, r1, #1
   128e8:	subs	r2, r2, #1
   128ec:	beq	12850 <close@plt+0x18f4>
   128f0:	ldrb	r3, [r1]
   128f4:	sub	r3, r3, #91	; 0x5b
   128f8:	cmp	r3, #33	; 0x21
   128fc:	bhi	128e4 <close@plt+0x1988>
   12900:	add	r5, pc, #0
   12904:	ldr	pc, [r5, r3, lsl #2]
   12908:	andeq	r2, r1, ip, lsl lr
   1290c:	andeq	r2, r1, ip, lsl lr
   12910:	andeq	r2, r1, r4, ror #17
   12914:	andeq	r2, r1, ip, lsl lr
   12918:	andeq	r2, r1, r4, ror #17
   1291c:	andeq	r2, r1, ip, lsl lr
   12920:	andeq	r2, r1, r4, ror #17
   12924:	andeq	r2, r1, r4, ror #17
   12928:	andeq	r2, r1, r4, ror #17
   1292c:	andeq	r2, r1, r4, ror #17
   12930:	andeq	r2, r1, r4, ror #17
   12934:	andeq	r2, r1, r4, ror #17
   12938:	andeq	r2, r1, r4, ror #17
   1293c:	andeq	r2, r1, r4, ror #17
   12940:	andeq	r2, r1, r4, ror #17
   12944:	andeq	r2, r1, r4, ror #17
   12948:	andeq	r2, r1, r4, ror #17
   1294c:	andeq	r2, r1, r4, ror #17
   12950:	andeq	r2, r1, r4, ror #17
   12954:	andeq	r2, r1, r4, ror #17
   12958:	andeq	r2, r1, r4, ror #17
   1295c:	andeq	r2, r1, r4, ror #17
   12960:	andeq	r2, r1, r4, ror #17
   12964:	andeq	r2, r1, r4, ror #17
   12968:	andeq	r2, r1, r4, ror #17
   1296c:	andeq	r2, r1, r4, ror #17
   12970:	andeq	r2, r1, r4, ror #17
   12974:	andeq	r2, r1, r4, ror #17
   12978:	andeq	r2, r1, r4, ror #17
   1297c:	andeq	r2, r1, r4, ror #17
   12980:	andeq	r2, r1, r4, ror #17
   12984:	andeq	r2, r1, r4, ror #17
   12988:	andeq	r2, r1, r4, ror #17
   1298c:	andeq	r2, r1, ip, lsl lr
   12990:	mov	r9, r0
   12994:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12998:	tst	r0, #1
   1299c:	beq	123b4 <close@plt+0x1458>
   129a0:	b	12668 <close@plt+0x170c>
   129a4:	mov	r0, #0
   129a8:	str	r0, [fp, #-56]	; 0xffffffc8
   129ac:	ldr	r0, [sp, #32]
   129b0:	cmp	r0, #0
   129b4:	beq	12a6c <close@plt+0x1b10>
   129b8:	add	r0, sl, #2
   129bc:	mov	r1, r7
   129c0:	cmp	r0, r7
   129c4:	bcs	12a6c <close@plt+0x1b10>
   129c8:	add	r1, sl, lr
   129cc:	ldrb	r1, [r1, #1]
   129d0:	cmp	r1, #63	; 0x3f
   129d4:	bne	12a6c <close@plt+0x1b10>
   129d8:	ldrb	r8, [lr, r0]
   129dc:	sub	r2, r8, #33	; 0x21
   129e0:	cmp	r2, #29
   129e4:	bhi	12a6c <close@plt+0x1b10>
   129e8:	mov	r1, r4
   129ec:	movw	r4, #20929	; 0x51c1
   129f0:	mov	r3, #1
   129f4:	movt	r4, #14336	; 0x3800
   129f8:	tst	r4, r3, lsl r2
   129fc:	beq	12d28 <close@plt+0x1dcc>
   12a00:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12a04:	tst	r2, #1
   12a08:	bne	12de4 <close@plt+0x1e88>
   12a0c:	cmp	r9, r5
   12a10:	mov	r6, r8
   12a14:	mov	r4, r1
   12a18:	mov	sl, r0
   12a1c:	mov	r8, #0
   12a20:	movcc	r2, #63	; 0x3f
   12a24:	strbcc	r2, [ip, r9]
   12a28:	add	r2, r9, #1
   12a2c:	cmp	r2, r5
   12a30:	movcc	r3, #34	; 0x22
   12a34:	strbcc	r3, [ip, r2]
   12a38:	add	r2, r9, #2
   12a3c:	cmp	r2, r5
   12a40:	movcc	r3, #34	; 0x22
   12a44:	strbcc	r3, [ip, r2]
   12a48:	add	r2, r9, #3
   12a4c:	add	r9, r9, #4
   12a50:	cmp	r2, r5
   12a54:	movcc	r3, #63	; 0x3f
   12a58:	strbcc	r3, [ip, r2]
   12a5c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12a60:	tst	r0, #1
   12a64:	beq	123b4 <close@plt+0x1458>
   12a68:	b	12668 <close@plt+0x170c>
   12a6c:	mov	r8, #0
   12a70:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12a74:	tst	r0, #1
   12a78:	beq	123b4 <close@plt+0x1458>
   12a7c:	b	12668 <close@plt+0x170c>
   12a80:	mov	r8, #1
   12a84:	mov	r5, #0
   12a88:	sub	r4, fp, #40	; 0x28
   12a8c:	str	r5, [sp, #68]	; 0x44
   12a90:	add	r5, r5, sl
   12a94:	sub	r0, fp, #44	; 0x2c
   12a98:	mov	r3, r4
   12a9c:	add	r1, lr, r5
   12aa0:	sub	r2, r7, r5
   12aa4:	bl	148b8 <close@plt+0x395c>
   12aa8:	cmn	r0, #2
   12aac:	beq	12b04 <close@plt+0x1ba8>
   12ab0:	cmn	r0, #1
   12ab4:	beq	12af8 <close@plt+0x1b9c>
   12ab8:	ldr	r5, [sp, #68]	; 0x44
   12abc:	cmp	r0, #0
   12ac0:	beq	12b40 <close@plt+0x1be4>
   12ac4:	add	r5, r0, r5
   12ac8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12acc:	bl	10dc4 <iswprint@plt>
   12ad0:	cmp	r0, #0
   12ad4:	sub	r4, fp, #40	; 0x28
   12ad8:	movwne	r0, #1
   12adc:	and	r8, r8, r0
   12ae0:	mov	r0, r4
   12ae4:	bl	10d88 <mbsinit@plt>
   12ae8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12aec:	cmp	r0, #0
   12af0:	beq	12a8c <close@plt+0x1b30>
   12af4:	b	12b44 <close@plt+0x1be8>
   12af8:	mov	r8, #0
   12afc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12b00:	b	12b38 <close@plt+0x1bdc>
   12b04:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12b08:	mov	r8, #0
   12b0c:	cmp	r5, r7
   12b10:	bcs	12b38 <close@plt+0x1bdc>
   12b14:	ldrb	r0, [lr, r5]
   12b18:	cmp	r0, #0
   12b1c:	beq	12b38 <close@plt+0x1bdc>
   12b20:	ldr	r0, [sp, #68]	; 0x44
   12b24:	add	r0, r0, #1
   12b28:	add	r5, r0, sl
   12b2c:	str	r0, [sp, #68]	; 0x44
   12b30:	cmp	r5, r7
   12b34:	bcc	12b14 <close@plt+0x1bb8>
   12b38:	ldr	r5, [sp, #68]	; 0x44
   12b3c:	b	12b44 <close@plt+0x1be8>
   12b40:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12b44:	mov	r1, r5
   12b48:	ldr	r5, [sp, #28]
   12b4c:	ldr	r4, [sp, #84]	; 0x54
   12b50:	ldr	r0, [sp, #52]	; 0x34
   12b54:	ldr	ip, [fp, #-84]	; 0xffffffac
   12b58:	cmp	r1, #1
   12b5c:	orr	r2, r8, r0
   12b60:	mov	r0, r1
   12b64:	bhi	12b70 <close@plt+0x1c14>
   12b68:	tst	r2, #1
   12b6c:	bne	123a8 <close@plt+0x144c>
   12b70:	add	r0, r0, sl
   12b74:	str	r2, [sp, #84]	; 0x54
   12b78:	str	r0, [fp, #-56]	; 0xffffffc8
   12b7c:	mov	r0, #0
   12b80:	tst	r2, #1
   12b84:	bne	12c64 <close@plt+0x1d08>
   12b88:	ldr	r1, [fp, #-76]	; 0xffffffb4
   12b8c:	tst	r1, #1
   12b90:	bne	12de4 <close@plt+0x1e88>
   12b94:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12b98:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12b9c:	subs	r2, r1, #2
   12ba0:	movwne	r2, #1
   12ba4:	orr	r2, r2, r0
   12ba8:	tst	r2, #1
   12bac:	bne	12be8 <close@plt+0x1c8c>
   12bb0:	cmp	r9, r5
   12bb4:	add	r2, r9, #1
   12bb8:	mov	r0, #1
   12bbc:	movcc	r1, #39	; 0x27
   12bc0:	str	r0, [fp, #-52]	; 0xffffffcc
   12bc4:	strbcc	r1, [ip, r9]
   12bc8:	cmp	r2, r5
   12bcc:	movcc	r1, #36	; 0x24
   12bd0:	strbcc	r1, [ip, r2]
   12bd4:	add	r2, r9, #2
   12bd8:	add	r9, r9, #3
   12bdc:	cmp	r2, r5
   12be0:	movcc	r1, #39	; 0x27
   12be4:	strbcc	r1, [ip, r2]
   12be8:	cmp	r9, r5
   12bec:	add	r2, r9, #1
   12bf0:	movcc	r1, #92	; 0x5c
   12bf4:	strbcc	r1, [ip, r9]
   12bf8:	cmp	r2, r5
   12bfc:	bcs	12c10 <close@plt+0x1cb4>
   12c00:	uxtb	r3, r6
   12c04:	mov	r1, #48	; 0x30
   12c08:	orr	r3, r1, r3, lsr #6
   12c0c:	strb	r3, [ip, r2]
   12c10:	add	r2, r9, #2
   12c14:	add	r9, r9, #3
   12c18:	cmp	r2, r5
   12c1c:	lsrcc	r3, r6, #3
   12c20:	movcc	r1, #6
   12c24:	bficc	r3, r1, #3, #29
   12c28:	mov	r1, #6
   12c2c:	bfi	r6, r1, #3, #29
   12c30:	strbcc	r3, [ip, r2]
   12c34:	mov	r2, #1
   12c38:	b	12c98 <close@plt+0x1d3c>
   12c3c:	ldr	r1, [sp, #80]	; 0x50
   12c40:	cmp	r9, r2
   12c44:	mov	r5, r2
   12c48:	ldr	r2, [sp, #84]	; 0x54
   12c4c:	strbcc	r6, [ip, r9]
   12c50:	add	r9, r9, #1
   12c54:	ldrb	r6, [r1, sl]
   12c58:	mov	sl, r3
   12c5c:	tst	r2, #1
   12c60:	beq	12b88 <close@plt+0x1c2c>
   12c64:	ldr	r1, [fp, #-48]	; 0xffffffd0
   12c68:	tst	r1, #1
   12c6c:	beq	12c8c <close@plt+0x1d30>
   12c70:	cmp	r9, r5
   12c74:	mov	r2, r0
   12c78:	movcc	r1, #92	; 0x5c
   12c7c:	strbcc	r1, [ip, r9]
   12c80:	add	r9, r9, #1
   12c84:	mov	r1, #0
   12c88:	b	12c94 <close@plt+0x1d38>
   12c8c:	mov	r1, #0
   12c90:	mov	r2, r0
   12c94:	str	r1, [fp, #-48]	; 0xffffffd0
   12c98:	mov	r0, r2
   12c9c:	and	r1, r2, #1
   12ca0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12ca4:	add	r3, sl, #1
   12ca8:	cmp	r2, r3
   12cac:	bls	12d0c <close@plt+0x1db0>
   12cb0:	mov	r2, r5
   12cb4:	ldr	r5, [fp, #-52]	; 0xffffffcc
   12cb8:	cmp	r1, #0
   12cbc:	movwne	r1, #1
   12cc0:	mvn	r5, r5
   12cc4:	orr	r5, r5, r1
   12cc8:	tst	r5, #1
   12ccc:	bne	12c3c <close@plt+0x1ce0>
   12cd0:	cmp	r9, r2
   12cd4:	movcc	r5, r4
   12cd8:	movcc	r4, #39	; 0x27
   12cdc:	strbcc	r4, [ip, r9]
   12ce0:	movcc	r4, r5
   12ce4:	add	r5, r9, #1
   12ce8:	add	r9, r9, #2
   12cec:	cmp	r5, r2
   12cf0:	movcc	r1, r4
   12cf4:	movcc	r4, #39	; 0x27
   12cf8:	strbcc	r4, [ip, r5]
   12cfc:	movcc	r4, r1
   12d00:	mov	r1, #0
   12d04:	str	r1, [fp, #-52]	; 0xffffffcc
   12d08:	b	12c3c <close@plt+0x1ce0>
   12d0c:	cmp	r1, #0
   12d10:	movwne	r1, #1
   12d14:	str	r1, [fp, #-56]	; 0xffffffc8
   12d18:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12d1c:	cmp	r0, #0
   12d20:	beq	12748 <close@plt+0x17ec>
   12d24:	b	1277c <close@plt+0x1820>
   12d28:	mov	r8, #0
   12d2c:	mov	r4, r1
   12d30:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12d34:	tst	r0, #1
   12d38:	beq	123b4 <close@plt+0x1458>
   12d3c:	b	12668 <close@plt+0x170c>
   12d40:	mov	r7, sl
   12d44:	b	12d4c <close@plt+0x1df0>
   12d48:	mvn	r7, #0
   12d4c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12d50:	ldr	r3, [fp, #-76]	; 0xffffffb4
   12d54:	ldr	r2, [sp, #88]	; 0x58
   12d58:	eor	r0, r1, #2
   12d5c:	orr	r0, r0, r9
   12d60:	clz	r0, r0
   12d64:	lsr	r0, r0, #5
   12d68:	tst	r3, r0
   12d6c:	bne	12de4 <close@plt+0x1e88>
   12d70:	subs	r0, r1, #2
   12d74:	movwne	r0, #1
   12d78:	orr	r0, r3, r0
   12d7c:	tst	r0, #1
   12d80:	ldreq	r0, [sp, #60]	; 0x3c
   12d84:	eoreq	r0, r0, #1
   12d88:	tsteq	r0, #1
   12d8c:	bne	12ec0 <close@plt+0x1f64>
   12d90:	tst	r4, #1
   12d94:	bne	12e84 <close@plt+0x1f28>
   12d98:	ldr	r6, [sp, #56]	; 0x38
   12d9c:	mov	r8, #0
   12da0:	cmp	r6, #0
   12da4:	beq	12ebc <close@plt+0x1f60>
   12da8:	mov	r1, #0
   12dac:	mov	r4, #2
   12db0:	cmp	r5, #0
   12db4:	mov	r0, r2
   12db8:	mov	r3, #0
   12dbc:	str	r1, [sp, #84]	; 0x54
   12dc0:	beq	11c08 <close@plt+0xcac>
   12dc4:	b	12ec0 <close@plt+0x1f64>
   12dc8:	movw	r0, #20532	; 0x5034
   12dcc:	movt	r0, #1
   12dd0:	str	r0, [sp, #76]	; 0x4c
   12dd4:	mov	r9, #0
   12dd8:	tst	r8, #1
   12ddc:	beq	11ea0 <close@plt+0xf44>
   12de0:	b	11fe0 <close@plt+0x1084>
   12de4:	ldr	r1, [sp, #88]	; 0x58
   12de8:	mov	r0, #2
   12dec:	tst	r1, #1
   12df0:	movwne	r0, #4
   12df4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   12df8:	ldr	r1, [fp, #12]
   12dfc:	cmp	r2, #2
   12e00:	moveq	r2, r0
   12e04:	b	12e3c <close@plt+0x1ee0>
   12e08:	ldr	ip, [fp, #-84]	; 0xffffffac
   12e0c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12e10:	ldr	r1, [fp, #12]
   12e14:	ldr	r2, [fp, #-64]	; 0xffffffc0
   12e18:	b	12e3c <close@plt+0x1ee0>
   12e1c:	ldr	r1, [sp, #88]	; 0x58
   12e20:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12e24:	ldr	r5, [sp, #28]
   12e28:	mov	r0, #2
   12e2c:	tst	r1, #1
   12e30:	ldr	r1, [fp, #12]
   12e34:	movwne	r0, #4
   12e38:	mov	r2, r0
   12e3c:	mov	r0, #0
   12e40:	bic	r1, r1, #2
   12e44:	str	r2, [sp]
   12e48:	mov	r2, lr
   12e4c:	str	r0, [sp, #8]
   12e50:	ldr	r0, [sp, #72]	; 0x48
   12e54:	str	r1, [sp, #4]
   12e58:	mov	r1, r5
   12e5c:	str	r0, [sp, #12]
   12e60:	ldr	r0, [sp, #76]	; 0x4c
   12e64:	str	r0, [sp, #16]
   12e68:	mov	r0, ip
   12e6c:	mov	r3, r7
   12e70:	bl	11b7c <close@plt+0xc20>
   12e74:	mov	r9, r0
   12e78:	mov	r0, r9
   12e7c:	sub	sp, fp, #28
   12e80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e84:	mov	r0, #5
   12e88:	ldr	r1, [sp, #56]	; 0x38
   12e8c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   12e90:	str	r0, [sp]
   12e94:	ldr	r0, [fp, #12]
   12e98:	str	r0, [sp, #4]
   12e9c:	ldr	r0, [fp, #16]
   12ea0:	str	r0, [sp, #8]
   12ea4:	ldr	r0, [sp, #72]	; 0x48
   12ea8:	str	r0, [sp, #12]
   12eac:	ldr	r0, [sp, #76]	; 0x4c
   12eb0:	str	r0, [sp, #16]
   12eb4:	ldr	r0, [fp, #-84]	; 0xffffffac
   12eb8:	b	12e6c <close@plt+0x1f10>
   12ebc:	mov	r3, #0
   12ec0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12ec4:	cmp	r1, #0
   12ec8:	beq	12f04 <close@plt+0x1fa8>
   12ecc:	ldr	r2, [fp, #-84]	; 0xffffffac
   12ed0:	tst	r3, #1
   12ed4:	bne	12f08 <close@plt+0x1fac>
   12ed8:	ldrb	r0, [r1]
   12edc:	cmp	r0, #0
   12ee0:	beq	12f08 <close@plt+0x1fac>
   12ee4:	add	r1, r1, #1
   12ee8:	cmp	r9, r5
   12eec:	strbcc	r0, [r2, r9]
   12ef0:	add	r9, r9, #1
   12ef4:	ldrb	r0, [r1], #1
   12ef8:	cmp	r0, #0
   12efc:	bne	12ee8 <close@plt+0x1f8c>
   12f00:	b	12f08 <close@plt+0x1fac>
   12f04:	ldr	r2, [fp, #-84]	; 0xffffffac
   12f08:	cmp	r9, r5
   12f0c:	movcc	r0, #0
   12f10:	strbcc	r0, [r2, r9]
   12f14:	mov	r0, r9
   12f18:	sub	sp, fp, #28
   12f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f20:	mov	r0, #4
   12f24:	b	12df4 <close@plt+0x1e98>
   12f28:	bl	10f50 <abort@plt>
   12f2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f30:	add	fp, sp, #28
   12f34:	sub	sp, sp, #28
   12f38:	movw	r5, #24912	; 0x6150
   12f3c:	cmp	r2, #0
   12f40:	mov	r4, r1
   12f44:	mov	r7, r0
   12f48:	str	r0, [sp, #20]
   12f4c:	movt	r5, #2
   12f50:	movne	r5, r2
   12f54:	bl	10e90 <__errno_location@plt>
   12f58:	mov	sl, r0
   12f5c:	ldr	r2, [r5, #40]	; 0x28
   12f60:	ldr	r3, [r5, #44]	; 0x2c
   12f64:	ldm	r5, {r0, r1}
   12f68:	orr	r8, r1, #1
   12f6c:	add	r9, r5, #8
   12f70:	mov	r1, #0
   12f74:	ldr	r6, [sl]
   12f78:	stm	sp, {r0, r8, r9}
   12f7c:	mov	r0, #0
   12f80:	str	r2, [sp, #12]
   12f84:	str	r3, [sp, #16]
   12f88:	mov	r2, r7
   12f8c:	mov	r3, r4
   12f90:	str	r6, [sp, #24]
   12f94:	mov	r6, r4
   12f98:	bl	11b7c <close@plt+0xc20>
   12f9c:	add	r7, r0, #1
   12fa0:	mov	r0, r7
   12fa4:	bl	1400c <close@plt+0x30b0>
   12fa8:	mov	r4, r0
   12fac:	ldr	r0, [r5]
   12fb0:	ldr	r2, [r5, #44]	; 0x2c
   12fb4:	ldr	r1, [r5, #40]	; 0x28
   12fb8:	mov	r3, r6
   12fbc:	stm	sp, {r0, r8, r9}
   12fc0:	str	r2, [sp, #16]
   12fc4:	ldr	r2, [sp, #20]
   12fc8:	str	r1, [sp, #12]
   12fcc:	mov	r0, r4
   12fd0:	mov	r1, r7
   12fd4:	bl	11b7c <close@plt+0xc20>
   12fd8:	ldr	r0, [sp, #24]
   12fdc:	str	r0, [sl]
   12fe0:	mov	r0, r4
   12fe4:	sub	sp, fp, #28
   12fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ff0:	add	fp, sp, #28
   12ff4:	sub	sp, sp, #36	; 0x24
   12ff8:	movw	r8, #24912	; 0x6150
   12ffc:	cmp	r3, #0
   13000:	mov	r4, r2
   13004:	str	r2, [sp, #24]
   13008:	mov	r5, r1
   1300c:	mov	r6, r0
   13010:	str	r0, [sp, #20]
   13014:	movt	r8, #2
   13018:	movne	r8, r3
   1301c:	bl	10e90 <__errno_location@plt>
   13020:	str	r0, [sp, #28]
   13024:	ldr	r1, [r8, #40]	; 0x28
   13028:	ldr	r2, [r8, #44]	; 0x2c
   1302c:	ldr	r7, [r0]
   13030:	cmp	r4, #0
   13034:	add	sl, r8, #8
   13038:	mov	r0, #0
   1303c:	ldm	r8, {r3, r9}
   13040:	orreq	r9, r9, #1
   13044:	stm	sp, {r3, r9, sl}
   13048:	str	r1, [sp, #12]
   1304c:	str	r2, [sp, #16]
   13050:	mov	r1, #0
   13054:	mov	r2, r6
   13058:	mov	r3, r5
   1305c:	str	r7, [sp, #32]
   13060:	mov	r7, r5
   13064:	bl	11b7c <close@plt+0xc20>
   13068:	add	r4, r0, #1
   1306c:	mov	r5, r0
   13070:	mov	r0, r4
   13074:	bl	1400c <close@plt+0x30b0>
   13078:	mov	r6, r0
   1307c:	ldr	r0, [r8]
   13080:	ldr	r2, [r8, #44]	; 0x2c
   13084:	ldr	r1, [r8, #40]	; 0x28
   13088:	mov	r3, r7
   1308c:	stm	sp, {r0, r9, sl}
   13090:	str	r2, [sp, #16]
   13094:	ldr	r2, [sp, #20]
   13098:	str	r1, [sp, #12]
   1309c:	mov	r0, r6
   130a0:	mov	r1, r4
   130a4:	bl	11b7c <close@plt+0xc20>
   130a8:	ldr	r0, [sp, #24]
   130ac:	ldr	r1, [sp, #32]
   130b0:	ldr	r2, [sp, #28]
   130b4:	cmp	r0, #0
   130b8:	str	r1, [r2]
   130bc:	strne	r5, [r0]
   130c0:	mov	r0, r6
   130c4:	sub	sp, fp, #28
   130c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130cc:	push	{r4, r5, r6, r7, fp, lr}
   130d0:	add	fp, sp, #16
   130d4:	movw	r4, #24848	; 0x6110
   130d8:	movt	r4, #2
   130dc:	ldrd	r6, [r4]
   130e0:	cmp	r7, #2
   130e4:	blt	13110 <close@plt+0x21b4>
   130e8:	add	r5, r6, #12
   130ec:	mov	r7, #0
   130f0:	ldr	r0, [r5, r7, lsl #3]
   130f4:	bl	147b0 <close@plt+0x3854>
   130f8:	ldr	r1, [r4, #4]
   130fc:	add	r2, r7, #2
   13100:	add	r0, r7, #1
   13104:	mov	r7, r0
   13108:	cmp	r2, r1
   1310c:	blt	130f0 <close@plt+0x2194>
   13110:	ldr	r0, [r6, #4]
   13114:	movw	r5, #24960	; 0x6180
   13118:	movt	r5, #2
   1311c:	cmp	r0, r5
   13120:	beq	13134 <close@plt+0x21d8>
   13124:	bl	147b0 <close@plt+0x3854>
   13128:	mov	r0, #256	; 0x100
   1312c:	str	r0, [r4, #8]
   13130:	str	r5, [r4, #12]
   13134:	add	r5, r4, #8
   13138:	cmp	r6, r5
   1313c:	beq	1314c <close@plt+0x21f0>
   13140:	mov	r0, r6
   13144:	bl	147b0 <close@plt+0x3854>
   13148:	str	r5, [r4]
   1314c:	mov	r0, #1
   13150:	str	r0, [r4, #4]
   13154:	pop	{r4, r5, r6, r7, fp, pc}
   13158:	movw	r3, #24912	; 0x6150
   1315c:	mvn	r2, #0
   13160:	movt	r3, #2
   13164:	b	13168 <close@plt+0x220c>
   13168:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1316c:	add	fp, sp, #28
   13170:	sub	sp, sp, #44	; 0x2c
   13174:	mov	r7, r3
   13178:	str	r2, [sp, #36]	; 0x24
   1317c:	str	r1, [sp, #32]
   13180:	mov	r5, r0
   13184:	bl	10e90 <__errno_location@plt>
   13188:	cmp	r5, #0
   1318c:	bmi	132f4 <close@plt+0x2398>
   13190:	cmn	r5, #-2147483647	; 0x80000001
   13194:	beq	132f4 <close@plt+0x2398>
   13198:	movw	r8, #24848	; 0x6110
   1319c:	mov	r4, r0
   131a0:	ldr	r0, [r0]
   131a4:	movt	r8, #2
   131a8:	str	r4, [sp, #28]
   131ac:	ldr	r1, [r8, #4]
   131b0:	ldr	r6, [r8]
   131b4:	str	r0, [sp, #24]
   131b8:	cmp	r1, r5
   131bc:	ble	131c8 <close@plt+0x226c>
   131c0:	mov	sl, r6
   131c4:	b	13230 <close@plt+0x22d4>
   131c8:	mov	r0, #8
   131cc:	add	r9, r8, #8
   131d0:	str	r1, [fp, #-32]	; 0xffffffe0
   131d4:	sub	r1, r5, r1
   131d8:	mvn	r3, #-2147483648	; 0x80000000
   131dc:	str	r0, [sp]
   131e0:	subs	r0, r6, r9
   131e4:	add	r2, r1, #1
   131e8:	sub	r1, fp, #32
   131ec:	movne	r0, r6
   131f0:	bl	1420c <close@plt+0x32b0>
   131f4:	mov	sl, r0
   131f8:	cmp	r6, r9
   131fc:	str	r0, [r8]
   13200:	bne	1320c <close@plt+0x22b0>
   13204:	ldrd	r0, [r8, #8]
   13208:	stm	sl, {r0, r1}
   1320c:	ldr	r1, [r8, #4]
   13210:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13214:	add	r0, sl, r1, lsl #3
   13218:	sub	r1, r2, r1
   1321c:	lsl	r2, r1, #3
   13220:	mov	r1, #0
   13224:	bl	10ea8 <memset@plt>
   13228:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1322c:	str	r0, [r8, #4]
   13230:	mov	r9, sl
   13234:	ldm	r7, {r0, r1}
   13238:	orr	r8, r1, #1
   1323c:	add	r1, r7, #8
   13240:	ldr	r2, [r7, #40]	; 0x28
   13244:	ldr	r3, [r7, #44]	; 0x2c
   13248:	ldr	r6, [r9, r5, lsl #3]!
   1324c:	str	r1, [sp, #20]
   13250:	ldr	r4, [r9, #4]!
   13254:	stm	sp, {r0, r8}
   13258:	add	r0, sp, #8
   1325c:	stm	r0, {r1, r2, r3}
   13260:	ldr	r2, [sp, #32]
   13264:	ldr	r3, [sp, #36]	; 0x24
   13268:	mov	r1, r6
   1326c:	mov	r0, r4
   13270:	bl	11b7c <close@plt+0xc20>
   13274:	cmp	r6, r0
   13278:	bhi	132dc <close@plt+0x2380>
   1327c:	add	r6, r0, #1
   13280:	movw	r0, #24960	; 0x6180
   13284:	movt	r0, #2
   13288:	str	r6, [sl, r5, lsl #3]
   1328c:	cmp	r4, r0
   13290:	beq	1329c <close@plt+0x2340>
   13294:	mov	r0, r4
   13298:	bl	147b0 <close@plt+0x3854>
   1329c:	mov	r0, r6
   132a0:	bl	1400c <close@plt+0x30b0>
   132a4:	str	r0, [r9]
   132a8:	mov	r4, r0
   132ac:	add	r3, sp, #8
   132b0:	ldr	r0, [r7]
   132b4:	ldr	r1, [r7, #40]	; 0x28
   132b8:	ldr	r2, [r7, #44]	; 0x2c
   132bc:	stm	sp, {r0, r8}
   132c0:	ldr	r0, [sp, #20]
   132c4:	stm	r3, {r0, r1, r2}
   132c8:	ldr	r2, [sp, #32]
   132cc:	ldr	r3, [sp, #36]	; 0x24
   132d0:	mov	r0, r4
   132d4:	mov	r1, r6
   132d8:	bl	11b7c <close@plt+0xc20>
   132dc:	ldr	r1, [sp, #24]
   132e0:	ldr	r0, [sp, #28]
   132e4:	str	r1, [r0]
   132e8:	mov	r0, r4
   132ec:	sub	sp, fp, #28
   132f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   132f4:	bl	10f50 <abort@plt>
   132f8:	movw	r3, #24912	; 0x6150
   132fc:	movt	r3, #2
   13300:	b	13168 <close@plt+0x220c>
   13304:	movw	r3, #24912	; 0x6150
   13308:	mov	r1, r0
   1330c:	mov	r0, #0
   13310:	mvn	r2, #0
   13314:	movt	r3, #2
   13318:	b	13168 <close@plt+0x220c>
   1331c:	movw	r3, #24912	; 0x6150
   13320:	mov	r2, r1
   13324:	mov	r1, r0
   13328:	mov	r0, #0
   1332c:	movt	r3, #2
   13330:	b	13168 <close@plt+0x220c>
   13334:	push	{fp, lr}
   13338:	mov	fp, sp
   1333c:	sub	sp, sp, #48	; 0x30
   13340:	vmov.i32	q8, #0	; 0x00000000
   13344:	mov	ip, #32
   13348:	mov	r3, sp
   1334c:	mov	lr, r2
   13350:	cmp	r1, #10
   13354:	add	r2, r3, #16
   13358:	vst1.64	{d16-d17}, [r3], ip
   1335c:	vst1.64	{d16-d17}, [r2]
   13360:	vst1.64	{d16-d17}, [r3]
   13364:	beq	13384 <close@plt+0x2428>
   13368:	str	r1, [sp]
   1336c:	mov	r3, sp
   13370:	mov	r1, lr
   13374:	mvn	r2, #0
   13378:	bl	13168 <close@plt+0x220c>
   1337c:	mov	sp, fp
   13380:	pop	{fp, pc}
   13384:	bl	10f50 <abort@plt>
   13388:	push	{r4, sl, fp, lr}
   1338c:	add	fp, sp, #8
   13390:	sub	sp, sp, #48	; 0x30
   13394:	vmov.i32	q8, #0	; 0x00000000
   13398:	mov	ip, r3
   1339c:	mov	r3, sp
   133a0:	mov	lr, #32
   133a4:	cmp	r1, #10
   133a8:	add	r4, r3, #16
   133ac:	vst1.64	{d16-d17}, [r3], lr
   133b0:	vst1.64	{d16-d17}, [r4]
   133b4:	vst1.64	{d16-d17}, [r3]
   133b8:	beq	133d8 <close@plt+0x247c>
   133bc:	str	r1, [sp]
   133c0:	mov	r1, r2
   133c4:	mov	r3, sp
   133c8:	mov	r2, ip
   133cc:	bl	13168 <close@plt+0x220c>
   133d0:	sub	sp, fp, #8
   133d4:	pop	{r4, sl, fp, pc}
   133d8:	bl	10f50 <abort@plt>
   133dc:	push	{fp, lr}
   133e0:	mov	fp, sp
   133e4:	sub	sp, sp, #48	; 0x30
   133e8:	vmov.i32	q8, #0	; 0x00000000
   133ec:	mov	r3, sp
   133f0:	mov	ip, #32
   133f4:	cmp	r0, #10
   133f8:	add	r2, r3, #16
   133fc:	vst1.64	{d16-d17}, [r3], ip
   13400:	vst1.64	{d16-d17}, [r2]
   13404:	vst1.64	{d16-d17}, [r3]
   13408:	beq	13428 <close@plt+0x24cc>
   1340c:	str	r0, [sp]
   13410:	mov	r3, sp
   13414:	mov	r0, #0
   13418:	mvn	r2, #0
   1341c:	bl	13168 <close@plt+0x220c>
   13420:	mov	sp, fp
   13424:	pop	{fp, pc}
   13428:	bl	10f50 <abort@plt>
   1342c:	push	{fp, lr}
   13430:	mov	fp, sp
   13434:	sub	sp, sp, #48	; 0x30
   13438:	vmov.i32	q8, #0	; 0x00000000
   1343c:	mov	r3, sp
   13440:	mov	ip, #32
   13444:	cmp	r0, #10
   13448:	add	lr, r3, #16
   1344c:	vst1.64	{d16-d17}, [r3], ip
   13450:	vst1.64	{d16-d17}, [lr]
   13454:	vst1.64	{d16-d17}, [r3]
   13458:	beq	13474 <close@plt+0x2518>
   1345c:	str	r0, [sp]
   13460:	mov	r3, sp
   13464:	mov	r0, #0
   13468:	bl	13168 <close@plt+0x220c>
   1346c:	mov	sp, fp
   13470:	pop	{fp, pc}
   13474:	bl	10f50 <abort@plt>
   13478:	push	{r4, sl, fp, lr}
   1347c:	add	fp, sp, #8
   13480:	sub	sp, sp, #48	; 0x30
   13484:	mov	lr, r0
   13488:	movw	r0, #24912	; 0x6150
   1348c:	mov	ip, r1
   13490:	mov	r1, #32
   13494:	mov	r4, #1
   13498:	movt	r0, #2
   1349c:	add	r3, r0, #16
   134a0:	vld1.64	{d16-d17}, [r0], r1
   134a4:	vld1.64	{d20-d21}, [r0]
   134a8:	vld1.64	{d18-d19}, [r3]
   134ac:	mov	r3, sp
   134b0:	add	r0, r3, #32
   134b4:	add	r1, r3, #16
   134b8:	vst1.64	{d20-d21}, [r0]
   134bc:	mov	r0, #28
   134c0:	vst1.64	{d18-d19}, [r1]
   134c4:	mov	r1, r3
   134c8:	and	r0, r0, r2, lsr #3
   134cc:	and	r2, r2, #31
   134d0:	vst1.64	{d16-d17}, [r1], r0
   134d4:	ldr	r0, [r1, #8]
   134d8:	bic	r4, r4, r0, lsr r2
   134dc:	eor	r0, r0, r4, lsl r2
   134e0:	mov	r2, ip
   134e4:	str	r0, [r1, #8]
   134e8:	mov	r0, #0
   134ec:	mov	r1, lr
   134f0:	bl	13168 <close@plt+0x220c>
   134f4:	sub	sp, fp, #8
   134f8:	pop	{r4, sl, fp, pc}
   134fc:	push	{fp, lr}
   13500:	mov	fp, sp
   13504:	sub	sp, sp, #48	; 0x30
   13508:	mov	ip, r0
   1350c:	movw	r0, #24912	; 0x6150
   13510:	mov	r2, #32
   13514:	movt	r0, #2
   13518:	add	r3, r0, #16
   1351c:	vld1.64	{d16-d17}, [r0], r2
   13520:	vld1.64	{d20-d21}, [r0]
   13524:	vld1.64	{d18-d19}, [r3]
   13528:	mov	r3, sp
   1352c:	add	r0, r3, #32
   13530:	add	r2, r3, #16
   13534:	vst1.64	{d20-d21}, [r0]
   13538:	mov	r0, #28
   1353c:	vst1.64	{d18-d19}, [r2]
   13540:	mov	r2, r3
   13544:	and	r0, r0, r1, lsr #3
   13548:	and	r1, r1, #31
   1354c:	vst1.64	{d16-d17}, [r2], r0
   13550:	mov	r0, #1
   13554:	ldr	lr, [r2, #8]
   13558:	bic	r0, r0, lr, lsr r1
   1355c:	eor	r0, lr, r0, lsl r1
   13560:	mov	r1, ip
   13564:	str	r0, [r2, #8]
   13568:	mov	r0, #0
   1356c:	mvn	r2, #0
   13570:	bl	13168 <close@plt+0x220c>
   13574:	mov	sp, fp
   13578:	pop	{fp, pc}
   1357c:	push	{fp, lr}
   13580:	mov	fp, sp
   13584:	sub	sp, sp, #48	; 0x30
   13588:	mov	r1, r0
   1358c:	movw	r0, #24912	; 0x6150
   13590:	mov	r3, #32
   13594:	movt	r0, #2
   13598:	add	r2, r0, #16
   1359c:	vld1.64	{d16-d17}, [r0], r3
   135a0:	mov	r3, sp
   135a4:	vld1.64	{d18-d19}, [r2]
   135a8:	vld1.64	{d20-d21}, [r0]
   135ac:	add	r2, r3, #16
   135b0:	add	r0, r3, #32
   135b4:	vst1.64	{d18-d19}, [r2]
   135b8:	vst1.64	{d20-d21}, [r0]
   135bc:	mov	r0, #12
   135c0:	mov	r2, r3
   135c4:	vst1.64	{d16-d17}, [r2], r0
   135c8:	ldr	r0, [r2]
   135cc:	orr	r0, r0, #67108864	; 0x4000000
   135d0:	str	r0, [r2]
   135d4:	mov	r0, #0
   135d8:	mvn	r2, #0
   135dc:	bl	13168 <close@plt+0x220c>
   135e0:	mov	sp, fp
   135e4:	pop	{fp, pc}
   135e8:	push	{fp, lr}
   135ec:	mov	fp, sp
   135f0:	sub	sp, sp, #48	; 0x30
   135f4:	mov	ip, r1
   135f8:	mov	r1, r0
   135fc:	movw	r0, #24912	; 0x6150
   13600:	mov	r2, #32
   13604:	movt	r0, #2
   13608:	add	r3, r0, #16
   1360c:	vld1.64	{d16-d17}, [r0], r2
   13610:	vld1.64	{d18-d19}, [r3]
   13614:	vld1.64	{d20-d21}, [r0]
   13618:	mov	r3, sp
   1361c:	add	r2, r3, #16
   13620:	add	r0, r3, #32
   13624:	vst1.64	{d18-d19}, [r2]
   13628:	vst1.64	{d20-d21}, [r0]
   1362c:	mov	r0, #12
   13630:	mov	r2, r3
   13634:	vst1.64	{d16-d17}, [r2], r0
   13638:	ldr	r0, [r2]
   1363c:	orr	r0, r0, #67108864	; 0x4000000
   13640:	str	r0, [r2]
   13644:	mov	r0, #0
   13648:	mov	r2, ip
   1364c:	bl	13168 <close@plt+0x220c>
   13650:	mov	sp, fp
   13654:	pop	{fp, pc}
   13658:	push	{r4, sl, fp, lr}
   1365c:	add	fp, sp, #8
   13660:	sub	sp, sp, #96	; 0x60
   13664:	vmov.i32	q8, #0	; 0x00000000
   13668:	mov	ip, r2
   1366c:	mov	r2, sp
   13670:	mov	r4, #28
   13674:	cmp	r1, #10
   13678:	mov	r3, r2
   1367c:	add	lr, r2, #16
   13680:	vst1.64	{d16-d17}, [r3], r4
   13684:	vst1.64	{d16-d17}, [lr]
   13688:	vst1.32	{d16-d17}, [r3]
   1368c:	beq	136dc <close@plt+0x2780>
   13690:	vld1.64	{d16-d17}, [r2], r4
   13694:	vld1.64	{d18-d19}, [lr]
   13698:	add	r3, sp, #48	; 0x30
   1369c:	vld1.32	{d20-d21}, [r2]
   136a0:	add	r2, r3, #20
   136a4:	add	r4, r3, #4
   136a8:	vst1.32	{d18-d19}, [r2]
   136ac:	add	r2, r3, #32
   136b0:	vst1.32	{d16-d17}, [r4]
   136b4:	vst1.32	{d20-d21}, [r2]
   136b8:	str	r1, [sp, #48]	; 0x30
   136bc:	mvn	r2, #0
   136c0:	ldr	r1, [sp, #60]	; 0x3c
   136c4:	orr	r1, r1, #67108864	; 0x4000000
   136c8:	str	r1, [sp, #60]	; 0x3c
   136cc:	mov	r1, ip
   136d0:	bl	13168 <close@plt+0x220c>
   136d4:	sub	sp, fp, #8
   136d8:	pop	{r4, sl, fp, pc}
   136dc:	bl	10f50 <abort@plt>
   136e0:	push	{r4, r5, r6, sl, fp, lr}
   136e4:	add	fp, sp, #16
   136e8:	sub	sp, sp, #48	; 0x30
   136ec:	mov	ip, r3
   136f0:	movw	r3, #24912	; 0x6150
   136f4:	mov	r6, #32
   136f8:	cmp	r1, #0
   136fc:	mov	r4, sp
   13700:	movt	r3, #2
   13704:	cmpne	r2, #0
   13708:	add	r5, r4, #16
   1370c:	add	lr, r3, #16
   13710:	vld1.64	{d16-d17}, [r3], r6
   13714:	vld1.64	{d18-d19}, [lr]
   13718:	vld1.64	{d20-d21}, [r3]
   1371c:	mov	r3, #10
   13720:	vst1.64	{d16-d17}, [r4], r6
   13724:	vst1.64	{d18-d19}, [r5]
   13728:	vst1.64	{d20-d21}, [r4]
   1372c:	str	r3, [sp]
   13730:	bne	13738 <close@plt+0x27dc>
   13734:	bl	10f50 <abort@plt>
   13738:	str	r2, [sp, #44]	; 0x2c
   1373c:	str	r1, [sp, #40]	; 0x28
   13740:	mov	r3, sp
   13744:	mov	r1, ip
   13748:	mvn	r2, #0
   1374c:	bl	13168 <close@plt+0x220c>
   13750:	sub	sp, fp, #16
   13754:	pop	{r4, r5, r6, sl, fp, pc}
   13758:	push	{r4, r5, r6, sl, fp, lr}
   1375c:	add	fp, sp, #16
   13760:	sub	sp, sp, #48	; 0x30
   13764:	mov	lr, r3
   13768:	movw	r3, #24912	; 0x6150
   1376c:	mov	r6, #32
   13770:	cmp	r1, #0
   13774:	mov	r4, sp
   13778:	movt	r3, #2
   1377c:	cmpne	r2, #0
   13780:	add	r5, r4, #16
   13784:	add	ip, r3, #16
   13788:	vld1.64	{d16-d17}, [r3], r6
   1378c:	vld1.64	{d18-d19}, [ip]
   13790:	vld1.64	{d20-d21}, [r3]
   13794:	mov	r3, #10
   13798:	vst1.64	{d16-d17}, [r4], r6
   1379c:	vst1.64	{d18-d19}, [r5]
   137a0:	vst1.64	{d20-d21}, [r4]
   137a4:	str	r3, [sp]
   137a8:	bne	137b0 <close@plt+0x2854>
   137ac:	bl	10f50 <abort@plt>
   137b0:	ldr	ip, [fp, #8]
   137b4:	str	r2, [sp, #44]	; 0x2c
   137b8:	str	r1, [sp, #40]	; 0x28
   137bc:	mov	r3, sp
   137c0:	mov	r1, lr
   137c4:	mov	r2, ip
   137c8:	bl	13168 <close@plt+0x220c>
   137cc:	sub	sp, fp, #16
   137d0:	pop	{r4, r5, r6, sl, fp, pc}
   137d4:	push	{r4, sl, fp, lr}
   137d8:	add	fp, sp, #8
   137dc:	sub	sp, sp, #48	; 0x30
   137e0:	movw	r3, #24912	; 0x6150
   137e4:	mov	lr, #32
   137e8:	mov	ip, r2
   137ec:	cmp	r0, #0
   137f0:	movt	r3, #2
   137f4:	cmpne	r1, #0
   137f8:	add	r2, r3, #16
   137fc:	vld1.64	{d16-d17}, [r3], lr
   13800:	vld1.64	{d20-d21}, [r3]
   13804:	vld1.64	{d18-d19}, [r2]
   13808:	mov	r2, sp
   1380c:	add	r4, r2, #16
   13810:	vst1.64	{d16-d17}, [r2], lr
   13814:	vst1.64	{d20-d21}, [r2]
   13818:	mov	r2, #10
   1381c:	vst1.64	{d18-d19}, [r4]
   13820:	str	r2, [sp]
   13824:	bne	1382c <close@plt+0x28d0>
   13828:	bl	10f50 <abort@plt>
   1382c:	str	r1, [sp, #44]	; 0x2c
   13830:	str	r0, [sp, #40]	; 0x28
   13834:	mov	r3, sp
   13838:	mov	r0, #0
   1383c:	mov	r1, ip
   13840:	mvn	r2, #0
   13844:	bl	13168 <close@plt+0x220c>
   13848:	sub	sp, fp, #8
   1384c:	pop	{r4, sl, fp, pc}
   13850:	push	{r4, r5, fp, lr}
   13854:	add	fp, sp, #8
   13858:	sub	sp, sp, #48	; 0x30
   1385c:	mov	ip, r3
   13860:	movw	r3, #24912	; 0x6150
   13864:	mov	r4, #32
   13868:	mov	lr, r2
   1386c:	cmp	r0, #0
   13870:	movt	r3, #2
   13874:	cmpne	r1, #0
   13878:	add	r2, r3, #16
   1387c:	vld1.64	{d16-d17}, [r3], r4
   13880:	vld1.64	{d20-d21}, [r3]
   13884:	vld1.64	{d18-d19}, [r2]
   13888:	mov	r2, sp
   1388c:	add	r5, r2, #16
   13890:	vst1.64	{d16-d17}, [r2], r4
   13894:	vst1.64	{d20-d21}, [r2]
   13898:	mov	r2, #10
   1389c:	vst1.64	{d18-d19}, [r5]
   138a0:	str	r2, [sp]
   138a4:	bne	138ac <close@plt+0x2950>
   138a8:	bl	10f50 <abort@plt>
   138ac:	str	r1, [sp, #44]	; 0x2c
   138b0:	str	r0, [sp, #40]	; 0x28
   138b4:	mov	r3, sp
   138b8:	mov	r0, #0
   138bc:	mov	r1, lr
   138c0:	mov	r2, ip
   138c4:	bl	13168 <close@plt+0x220c>
   138c8:	sub	sp, fp, #8
   138cc:	pop	{r4, r5, fp, pc}
   138d0:	movw	r3, #24800	; 0x60e0
   138d4:	movt	r3, #2
   138d8:	b	13168 <close@plt+0x220c>
   138dc:	movw	r3, #24800	; 0x60e0
   138e0:	mov	r2, r1
   138e4:	mov	r1, r0
   138e8:	mov	r0, #0
   138ec:	movt	r3, #2
   138f0:	b	13168 <close@plt+0x220c>
   138f4:	movw	r3, #24800	; 0x60e0
   138f8:	mvn	r2, #0
   138fc:	movt	r3, #2
   13900:	b	13168 <close@plt+0x220c>
   13904:	movw	r3, #24800	; 0x60e0
   13908:	mov	r1, r0
   1390c:	mov	r0, #0
   13910:	mvn	r2, #0
   13914:	movt	r3, #2
   13918:	b	13168 <close@plt+0x220c>
   1391c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13920:	add	fp, sp, #24
   13924:	sub	sp, sp, #32
   13928:	ldr	r6, [fp, #12]
   1392c:	ldr	r7, [fp, #8]
   13930:	mov	r4, r2
   13934:	mov	r8, r0
   13938:	cmp	r1, #0
   1393c:	beq	13964 <close@plt+0x2a08>
   13940:	movw	r2, #20620	; 0x508c
   13944:	mov	r5, r1
   13948:	str	r3, [sp, #4]
   1394c:	str	r4, [sp]
   13950:	mov	r0, r8
   13954:	mov	r1, #1
   13958:	movt	r2, #1
   1395c:	mov	r3, r5
   13960:	b	1397c <close@plt+0x2a20>
   13964:	movw	r2, #20632	; 0x5098
   13968:	str	r3, [sp]
   1396c:	mov	r0, r8
   13970:	mov	r1, #1
   13974:	mov	r3, r4
   13978:	movt	r2, #1
   1397c:	bl	10ecc <__fprintf_chk@plt>
   13980:	movw	r1, #20639	; 0x509f
   13984:	mov	r0, #0
   13988:	mov	r2, #5
   1398c:	movt	r1, #1
   13990:	bl	10d94 <dcgettext@plt>
   13994:	movw	r2, #21357	; 0x536d
   13998:	mov	r3, r0
   1399c:	movw	r0, #2022	; 0x7e6
   139a0:	mov	r1, #1
   139a4:	movt	r2, #1
   139a8:	str	r0, [sp]
   139ac:	mov	r0, r8
   139b0:	bl	10ecc <__fprintf_chk@plt>
   139b4:	movw	r4, #19384	; 0x4bb8
   139b8:	mov	r1, r8
   139bc:	movt	r4, #1
   139c0:	mov	r0, r4
   139c4:	bl	10d34 <fputs_unlocked@plt>
   139c8:	movw	r1, #20643	; 0x50a3
   139cc:	mov	r0, #0
   139d0:	mov	r2, #5
   139d4:	movt	r1, #1
   139d8:	bl	10d94 <dcgettext@plt>
   139dc:	movw	r3, #20814	; 0x514e
   139e0:	mov	r2, r0
   139e4:	mov	r0, r8
   139e8:	mov	r1, #1
   139ec:	movt	r3, #1
   139f0:	bl	10ecc <__fprintf_chk@plt>
   139f4:	mov	r0, r4
   139f8:	mov	r1, r8
   139fc:	bl	10d34 <fputs_unlocked@plt>
   13a00:	cmp	r6, #9
   13a04:	bhi	13a40 <close@plt+0x2ae4>
   13a08:	add	r0, pc, #0
   13a0c:	ldr	pc, [r0, r6, lsl #2]
   13a10:	andeq	r3, r1, r8, lsr sl
   13a14:	andeq	r3, r1, ip, asr #20
   13a18:	andeq	r3, r1, ip, ror sl
   13a1c:	andeq	r3, r1, r4, lsr #21
   13a20:	andeq	r3, r1, ip, asr #21
   13a24:	strdeq	r3, [r1], -r4
   13a28:	andeq	r3, r1, ip, lsl fp
   13a2c:	andeq	r3, r1, r4, asr fp
   13a30:	strdeq	r3, [r1], -ip
   13a34:	andeq	r3, r1, r4, lsr #23
   13a38:	sub	sp, fp, #24
   13a3c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13a40:	movw	r1, #21167	; 0x52af
   13a44:	movt	r1, #1
   13a48:	b	13bac <close@plt+0x2c50>
   13a4c:	movw	r1, #20848	; 0x5170
   13a50:	mov	r0, #0
   13a54:	mov	r2, #5
   13a58:	movt	r1, #1
   13a5c:	bl	10d94 <dcgettext@plt>
   13a60:	ldr	r3, [r7]
   13a64:	mov	r2, r0
   13a68:	mov	r0, r8
   13a6c:	mov	r1, #1
   13a70:	sub	sp, fp, #24
   13a74:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   13a78:	b	10ecc <__fprintf_chk@plt>
   13a7c:	movw	r1, #20864	; 0x5180
   13a80:	mov	r0, #0
   13a84:	mov	r2, #5
   13a88:	movt	r1, #1
   13a8c:	bl	10d94 <dcgettext@plt>
   13a90:	mov	r2, r0
   13a94:	ldr	r3, [r7]
   13a98:	ldr	r0, [r7, #4]
   13a9c:	str	r0, [sp]
   13aa0:	b	13b90 <close@plt+0x2c34>
   13aa4:	movw	r1, #20887	; 0x5197
   13aa8:	mov	r0, #0
   13aac:	mov	r2, #5
   13ab0:	movt	r1, #1
   13ab4:	bl	10d94 <dcgettext@plt>
   13ab8:	mov	r2, r0
   13abc:	ldr	r3, [r7]
   13ac0:	ldmib	r7, {r0, r1}
   13ac4:	stm	sp, {r0, r1}
   13ac8:	b	13b90 <close@plt+0x2c34>
   13acc:	movw	r1, #20915	; 0x51b3
   13ad0:	mov	r0, #0
   13ad4:	mov	r2, #5
   13ad8:	movt	r1, #1
   13adc:	bl	10d94 <dcgettext@plt>
   13ae0:	ldr	r3, [r7]
   13ae4:	mov	r2, r0
   13ae8:	ldmib	r7, {r0, r1, r7}
   13aec:	stm	sp, {r0, r1, r7}
   13af0:	b	13b90 <close@plt+0x2c34>
   13af4:	movw	r1, #20947	; 0x51d3
   13af8:	mov	r0, #0
   13afc:	mov	r2, #5
   13b00:	movt	r1, #1
   13b04:	bl	10d94 <dcgettext@plt>
   13b08:	ldr	r3, [r7]
   13b0c:	mov	r2, r0
   13b10:	ldmib	r7, {r0, r1, r6, r7}
   13b14:	stm	sp, {r0, r1, r6, r7}
   13b18:	b	13b90 <close@plt+0x2c34>
   13b1c:	movw	r1, #20983	; 0x51f7
   13b20:	mov	r0, #0
   13b24:	mov	r2, #5
   13b28:	movt	r1, #1
   13b2c:	bl	10d94 <dcgettext@plt>
   13b30:	mov	r2, r0
   13b34:	ldr	r3, [r7]
   13b38:	ldmib	r7, {r0, r1, r6}
   13b3c:	ldr	r5, [r7, #16]
   13b40:	ldr	r7, [r7, #20]
   13b44:	stm	sp, {r0, r1, r6}
   13b48:	str	r5, [sp, #12]
   13b4c:	str	r7, [sp, #16]
   13b50:	b	13b90 <close@plt+0x2c34>
   13b54:	movw	r1, #21023	; 0x521f
   13b58:	mov	r0, #0
   13b5c:	mov	r2, #5
   13b60:	movt	r1, #1
   13b64:	bl	10d94 <dcgettext@plt>
   13b68:	mov	r2, r0
   13b6c:	ldr	r3, [r7]
   13b70:	ldmib	r7, {r0, r1, r6}
   13b74:	ldr	r5, [r7, #16]
   13b78:	ldr	r4, [r7, #20]
   13b7c:	ldr	r7, [r7, #24]
   13b80:	stm	sp, {r0, r1, r6}
   13b84:	str	r5, [sp, #12]
   13b88:	str	r4, [sp, #16]
   13b8c:	str	r7, [sp, #20]
   13b90:	mov	r0, r8
   13b94:	mov	r1, #1
   13b98:	bl	10ecc <__fprintf_chk@plt>
   13b9c:	sub	sp, fp, #24
   13ba0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13ba4:	movw	r1, #21115	; 0x527b
   13ba8:	movt	r1, #1
   13bac:	mov	r0, #0
   13bb0:	mov	r2, #5
   13bb4:	bl	10d94 <dcgettext@plt>
   13bb8:	mov	ip, r0
   13bbc:	ldr	r3, [r7]
   13bc0:	ldr	r0, [r7, #4]
   13bc4:	ldr	r1, [r7, #8]
   13bc8:	ldr	r6, [r7, #12]
   13bcc:	ldr	r5, [r7, #16]
   13bd0:	ldr	r4, [r7, #20]
   13bd4:	ldr	r2, [r7, #24]
   13bd8:	ldr	lr, [r7, #28]
   13bdc:	ldr	r7, [r7, #32]
   13be0:	stm	sp, {r0, r1, r6}
   13be4:	str	r5, [sp, #12]
   13be8:	str	r4, [sp, #16]
   13bec:	str	r2, [sp, #20]
   13bf0:	str	lr, [sp, #24]
   13bf4:	str	r7, [sp, #28]
   13bf8:	b	13c40 <close@plt+0x2ce4>
   13bfc:	movw	r1, #21067	; 0x524b
   13c00:	mov	r0, #0
   13c04:	mov	r2, #5
   13c08:	movt	r1, #1
   13c0c:	bl	10d94 <dcgettext@plt>
   13c10:	mov	ip, r0
   13c14:	ldr	r3, [r7]
   13c18:	ldmib	r7, {r0, r1, r6}
   13c1c:	ldr	r5, [r7, #16]
   13c20:	ldr	r4, [r7, #20]
   13c24:	ldr	r2, [r7, #24]
   13c28:	ldr	r7, [r7, #28]
   13c2c:	stm	sp, {r0, r1, r6}
   13c30:	str	r5, [sp, #12]
   13c34:	str	r4, [sp, #16]
   13c38:	str	r2, [sp, #20]
   13c3c:	str	r7, [sp, #24]
   13c40:	mov	r0, r8
   13c44:	mov	r1, #1
   13c48:	mov	r2, ip
   13c4c:	bl	10ecc <__fprintf_chk@plt>
   13c50:	sub	sp, fp, #24
   13c54:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13c58:	push	{r4, sl, fp, lr}
   13c5c:	add	fp, sp, #8
   13c60:	sub	sp, sp, #8
   13c64:	ldr	ip, [fp, #8]
   13c68:	mov	lr, #0
   13c6c:	ldr	r4, [ip, lr, lsl #2]
   13c70:	add	lr, lr, #1
   13c74:	cmp	r4, #0
   13c78:	bne	13c6c <close@plt+0x2d10>
   13c7c:	sub	r4, lr, #1
   13c80:	str	ip, [sp]
   13c84:	str	r4, [sp, #4]
   13c88:	bl	1391c <close@plt+0x29c0>
   13c8c:	sub	sp, fp, #8
   13c90:	pop	{r4, sl, fp, pc}
   13c94:	push	{fp, lr}
   13c98:	mov	fp, sp
   13c9c:	sub	sp, sp, #48	; 0x30
   13ca0:	ldr	ip, [fp, #8]
   13ca4:	ldr	lr, [ip]
   13ca8:	cmp	lr, #0
   13cac:	str	lr, [sp, #8]
   13cb0:	beq	13d4c <close@plt+0x2df0>
   13cb4:	ldr	lr, [ip, #4]
   13cb8:	cmp	lr, #0
   13cbc:	str	lr, [sp, #12]
   13cc0:	beq	13d54 <close@plt+0x2df8>
   13cc4:	ldr	lr, [ip, #8]
   13cc8:	cmp	lr, #0
   13ccc:	str	lr, [sp, #16]
   13cd0:	beq	13d5c <close@plt+0x2e00>
   13cd4:	ldr	lr, [ip, #12]
   13cd8:	cmp	lr, #0
   13cdc:	str	lr, [sp, #20]
   13ce0:	beq	13d64 <close@plt+0x2e08>
   13ce4:	ldr	lr, [ip, #16]
   13ce8:	cmp	lr, #0
   13cec:	str	lr, [sp, #24]
   13cf0:	beq	13d6c <close@plt+0x2e10>
   13cf4:	ldr	lr, [ip, #20]
   13cf8:	cmp	lr, #0
   13cfc:	str	lr, [sp, #28]
   13d00:	beq	13d74 <close@plt+0x2e18>
   13d04:	ldr	lr, [ip, #24]
   13d08:	cmp	lr, #0
   13d0c:	str	lr, [sp, #32]
   13d10:	beq	13d7c <close@plt+0x2e20>
   13d14:	ldr	lr, [ip, #28]
   13d18:	cmp	lr, #0
   13d1c:	str	lr, [sp, #36]	; 0x24
   13d20:	beq	13d84 <close@plt+0x2e28>
   13d24:	ldr	lr, [ip, #32]
   13d28:	cmp	lr, #0
   13d2c:	str	lr, [sp, #40]	; 0x28
   13d30:	beq	13d8c <close@plt+0x2e30>
   13d34:	ldr	lr, [ip, #36]	; 0x24
   13d38:	mov	ip, #10
   13d3c:	cmp	lr, #0
   13d40:	str	lr, [sp, #44]	; 0x2c
   13d44:	movweq	ip, #9
   13d48:	b	13d90 <close@plt+0x2e34>
   13d4c:	mov	ip, #0
   13d50:	b	13d90 <close@plt+0x2e34>
   13d54:	mov	ip, #1
   13d58:	b	13d90 <close@plt+0x2e34>
   13d5c:	mov	ip, #2
   13d60:	b	13d90 <close@plt+0x2e34>
   13d64:	mov	ip, #3
   13d68:	b	13d90 <close@plt+0x2e34>
   13d6c:	mov	ip, #4
   13d70:	b	13d90 <close@plt+0x2e34>
   13d74:	mov	ip, #5
   13d78:	b	13d90 <close@plt+0x2e34>
   13d7c:	mov	ip, #6
   13d80:	b	13d90 <close@plt+0x2e34>
   13d84:	mov	ip, #7
   13d88:	b	13d90 <close@plt+0x2e34>
   13d8c:	mov	ip, #8
   13d90:	add	lr, sp, #8
   13d94:	str	ip, [sp, #4]
   13d98:	str	lr, [sp]
   13d9c:	bl	1391c <close@plt+0x29c0>
   13da0:	mov	sp, fp
   13da4:	pop	{fp, pc}
   13da8:	push	{fp, lr}
   13dac:	mov	fp, sp
   13db0:	sub	sp, sp, #56	; 0x38
   13db4:	add	ip, fp, #8
   13db8:	str	ip, [sp, #12]
   13dbc:	ldr	lr, [fp, #8]
   13dc0:	cmp	lr, #0
   13dc4:	str	lr, [sp, #16]
   13dc8:	beq	13e64 <close@plt+0x2f08>
   13dcc:	ldr	lr, [ip, #4]
   13dd0:	cmp	lr, #0
   13dd4:	str	lr, [sp, #20]
   13dd8:	beq	13e6c <close@plt+0x2f10>
   13ddc:	ldr	lr, [ip, #8]
   13de0:	cmp	lr, #0
   13de4:	str	lr, [sp, #24]
   13de8:	beq	13e74 <close@plt+0x2f18>
   13dec:	ldr	lr, [ip, #12]
   13df0:	cmp	lr, #0
   13df4:	str	lr, [sp, #28]
   13df8:	beq	13e7c <close@plt+0x2f20>
   13dfc:	ldr	lr, [ip, #16]
   13e00:	cmp	lr, #0
   13e04:	str	lr, [sp, #32]
   13e08:	beq	13e84 <close@plt+0x2f28>
   13e0c:	ldr	lr, [ip, #20]
   13e10:	cmp	lr, #0
   13e14:	str	lr, [sp, #36]	; 0x24
   13e18:	beq	13e8c <close@plt+0x2f30>
   13e1c:	ldr	lr, [ip, #24]
   13e20:	cmp	lr, #0
   13e24:	str	lr, [sp, #40]	; 0x28
   13e28:	beq	13e94 <close@plt+0x2f38>
   13e2c:	ldr	lr, [ip, #28]
   13e30:	cmp	lr, #0
   13e34:	str	lr, [sp, #44]	; 0x2c
   13e38:	beq	13e9c <close@plt+0x2f40>
   13e3c:	ldr	lr, [ip, #32]
   13e40:	cmp	lr, #0
   13e44:	str	lr, [sp, #48]	; 0x30
   13e48:	beq	13ea4 <close@plt+0x2f48>
   13e4c:	ldr	lr, [ip, #36]	; 0x24
   13e50:	mov	ip, #10
   13e54:	cmp	lr, #0
   13e58:	str	lr, [sp, #52]	; 0x34
   13e5c:	movweq	ip, #9
   13e60:	b	13ea8 <close@plt+0x2f4c>
   13e64:	mov	ip, #0
   13e68:	b	13ea8 <close@plt+0x2f4c>
   13e6c:	mov	ip, #1
   13e70:	b	13ea8 <close@plt+0x2f4c>
   13e74:	mov	ip, #2
   13e78:	b	13ea8 <close@plt+0x2f4c>
   13e7c:	mov	ip, #3
   13e80:	b	13ea8 <close@plt+0x2f4c>
   13e84:	mov	ip, #4
   13e88:	b	13ea8 <close@plt+0x2f4c>
   13e8c:	mov	ip, #5
   13e90:	b	13ea8 <close@plt+0x2f4c>
   13e94:	mov	ip, #6
   13e98:	b	13ea8 <close@plt+0x2f4c>
   13e9c:	mov	ip, #7
   13ea0:	b	13ea8 <close@plt+0x2f4c>
   13ea4:	mov	ip, #8
   13ea8:	add	lr, sp, #16
   13eac:	str	ip, [sp, #4]
   13eb0:	str	lr, [sp]
   13eb4:	bl	1391c <close@plt+0x29c0>
   13eb8:	mov	sp, fp
   13ebc:	pop	{fp, pc}
   13ec0:	push	{fp, lr}
   13ec4:	mov	fp, sp
   13ec8:	movw	r0, #24884	; 0x6134
   13ecc:	movt	r0, #2
   13ed0:	ldr	r1, [r0]
   13ed4:	movw	r0, #19384	; 0x4bb8
   13ed8:	movt	r0, #1
   13edc:	bl	10d34 <fputs_unlocked@plt>
   13ee0:	movw	r1, #21227	; 0x52eb
   13ee4:	mov	r0, #0
   13ee8:	mov	r2, #5
   13eec:	movt	r1, #1
   13ef0:	bl	10d94 <dcgettext@plt>
   13ef4:	movw	r2, #21247	; 0x52ff
   13ef8:	mov	r1, r0
   13efc:	mov	r0, #1
   13f00:	movt	r2, #1
   13f04:	bl	10eb4 <__printf_chk@plt>
   13f08:	movw	r1, #21269	; 0x5315
   13f0c:	mov	r0, #0
   13f10:	mov	r2, #5
   13f14:	movt	r1, #1
   13f18:	bl	10d94 <dcgettext@plt>
   13f1c:	movw	r2, #19656	; 0x4cc8
   13f20:	movw	r3, #19899	; 0x4dbb
   13f24:	mov	r1, r0
   13f28:	mov	r0, #1
   13f2c:	movt	r2, #1
   13f30:	movt	r3, #1
   13f34:	bl	10eb4 <__printf_chk@plt>
   13f38:	movw	r1, #21289	; 0x5329
   13f3c:	mov	r0, #0
   13f40:	mov	r2, #5
   13f44:	movt	r1, #1
   13f48:	bl	10d94 <dcgettext@plt>
   13f4c:	movw	r2, #21328	; 0x5350
   13f50:	mov	r1, r0
   13f54:	mov	r0, #1
   13f58:	movt	r2, #1
   13f5c:	pop	{fp, lr}
   13f60:	b	10eb4 <__printf_chk@plt>
   13f64:	push	{r4, r5, r6, sl, fp, lr}
   13f68:	add	fp, sp, #16
   13f6c:	mov	r4, r2
   13f70:	mov	r5, r1
   13f74:	mov	r6, r0
   13f78:	bl	1491c <close@plt+0x39c0>
   13f7c:	cmp	r0, #0
   13f80:	popne	{r4, r5, r6, sl, fp, pc}
   13f84:	cmp	r6, #0
   13f88:	beq	13f9c <close@plt+0x3040>
   13f8c:	cmp	r5, #0
   13f90:	cmpne	r4, #0
   13f94:	bne	13f9c <close@plt+0x3040>
   13f98:	pop	{r4, r5, r6, sl, fp, pc}
   13f9c:	bl	14518 <close@plt+0x35bc>
   13fa0:	push	{r4, r5, r6, sl, fp, lr}
   13fa4:	add	fp, sp, #16
   13fa8:	mov	r4, r2
   13fac:	mov	r5, r1
   13fb0:	mov	r6, r0
   13fb4:	bl	1491c <close@plt+0x39c0>
   13fb8:	cmp	r0, #0
   13fbc:	popne	{r4, r5, r6, sl, fp, pc}
   13fc0:	cmp	r6, #0
   13fc4:	beq	13fd8 <close@plt+0x307c>
   13fc8:	cmp	r5, #0
   13fcc:	cmpne	r4, #0
   13fd0:	bne	13fd8 <close@plt+0x307c>
   13fd4:	pop	{r4, r5, r6, sl, fp, pc}
   13fd8:	bl	14518 <close@plt+0x35bc>
   13fdc:	push	{fp, lr}
   13fe0:	mov	fp, sp
   13fe4:	bl	145b0 <close@plt+0x3654>
   13fe8:	cmp	r0, #0
   13fec:	popne	{fp, pc}
   13ff0:	bl	14518 <close@plt+0x35bc>
   13ff4:	push	{fp, lr}
   13ff8:	mov	fp, sp
   13ffc:	bl	145b0 <close@plt+0x3654>
   14000:	cmp	r0, #0
   14004:	popne	{fp, pc}
   14008:	bl	14518 <close@plt+0x35bc>
   1400c:	push	{fp, lr}
   14010:	mov	fp, sp
   14014:	bl	145b0 <close@plt+0x3654>
   14018:	cmp	r0, #0
   1401c:	popne	{fp, pc}
   14020:	bl	14518 <close@plt+0x35bc>
   14024:	push	{r4, r5, fp, lr}
   14028:	add	fp, sp, #8
   1402c:	mov	r4, r1
   14030:	mov	r5, r0
   14034:	bl	145e0 <close@plt+0x3684>
   14038:	cmp	r0, #0
   1403c:	popne	{r4, r5, fp, pc}
   14040:	cmp	r5, #0
   14044:	beq	14054 <close@plt+0x30f8>
   14048:	cmp	r4, #0
   1404c:	bne	14054 <close@plt+0x30f8>
   14050:	pop	{r4, r5, fp, pc}
   14054:	bl	14518 <close@plt+0x35bc>
   14058:	push	{fp, lr}
   1405c:	mov	fp, sp
   14060:	cmp	r1, #0
   14064:	orreq	r1, r1, #1
   14068:	bl	145e0 <close@plt+0x3684>
   1406c:	cmp	r0, #0
   14070:	popne	{fp, pc}
   14074:	bl	14518 <close@plt+0x35bc>
   14078:	push	{fp, lr}
   1407c:	mov	fp, sp
   14080:	clz	r3, r2
   14084:	lsr	ip, r3, #5
   14088:	clz	r3, r1
   1408c:	lsr	r3, r3, #5
   14090:	orrs	r3, r3, ip
   14094:	movwne	r1, #1
   14098:	movwne	r2, #1
   1409c:	bl	1491c <close@plt+0x39c0>
   140a0:	cmp	r0, #0
   140a4:	popne	{fp, pc}
   140a8:	bl	14518 <close@plt+0x35bc>
   140ac:	push	{fp, lr}
   140b0:	mov	fp, sp
   140b4:	mov	r2, r1
   140b8:	mov	r1, r0
   140bc:	mov	r0, #0
   140c0:	bl	1491c <close@plt+0x39c0>
   140c4:	cmp	r0, #0
   140c8:	popne	{fp, pc}
   140cc:	bl	14518 <close@plt+0x35bc>
   140d0:	push	{fp, lr}
   140d4:	mov	fp, sp
   140d8:	mov	r2, r1
   140dc:	mov	r1, r0
   140e0:	clz	r0, r2
   140e4:	clz	r3, r1
   140e8:	lsr	r0, r0, #5
   140ec:	lsr	r3, r3, #5
   140f0:	orrs	r0, r3, r0
   140f4:	mov	r0, #0
   140f8:	movwne	r1, #1
   140fc:	movwne	r2, #1
   14100:	bl	1491c <close@plt+0x39c0>
   14104:	cmp	r0, #0
   14108:	popne	{fp, pc}
   1410c:	bl	14518 <close@plt+0x35bc>
   14110:	push	{r4, r5, r6, sl, fp, lr}
   14114:	add	fp, sp, #16
   14118:	ldr	r5, [r1]
   1411c:	mov	r4, r1
   14120:	mov	r6, r0
   14124:	cmp	r0, #0
   14128:	beq	14140 <close@plt+0x31e4>
   1412c:	mov	r0, #1
   14130:	add	r0, r0, r5, lsr #1
   14134:	adds	r5, r5, r0
   14138:	bcc	14148 <close@plt+0x31ec>
   1413c:	b	14184 <close@plt+0x3228>
   14140:	cmp	r5, #0
   14144:	movweq	r5, #64	; 0x40
   14148:	mov	r0, r6
   1414c:	mov	r1, r5
   14150:	mov	r2, #1
   14154:	bl	1491c <close@plt+0x39c0>
   14158:	cmp	r5, #0
   1415c:	mov	r1, r5
   14160:	movwne	r1, #1
   14164:	cmp	r0, #0
   14168:	bne	1417c <close@plt+0x3220>
   1416c:	clz	r2, r6
   14170:	lsr	r2, r2, #5
   14174:	orrs	r1, r2, r1
   14178:	bne	14184 <close@plt+0x3228>
   1417c:	str	r5, [r4]
   14180:	pop	{r4, r5, r6, sl, fp, pc}
   14184:	bl	14518 <close@plt+0x35bc>
   14188:	push	{r4, r5, r6, r7, fp, lr}
   1418c:	add	fp, sp, #16
   14190:	ldr	r5, [r1]
   14194:	mov	r6, r2
   14198:	mov	r4, r1
   1419c:	mov	r7, r0
   141a0:	cmp	r0, #0
   141a4:	beq	141bc <close@plt+0x3260>
   141a8:	mov	r0, #1
   141ac:	add	r0, r0, r5, lsr #1
   141b0:	adds	r5, r5, r0
   141b4:	bcc	141d4 <close@plt+0x3278>
   141b8:	b	14208 <close@plt+0x32ac>
   141bc:	cmp	r5, #0
   141c0:	bne	141d4 <close@plt+0x3278>
   141c4:	mov	r0, #64	; 0x40
   141c8:	cmp	r6, #64	; 0x40
   141cc:	udiv	r5, r0, r6
   141d0:	addhi	r5, r5, #1
   141d4:	mov	r0, r7
   141d8:	mov	r1, r5
   141dc:	mov	r2, r6
   141e0:	bl	1491c <close@plt+0x39c0>
   141e4:	cmp	r0, #0
   141e8:	bne	14200 <close@plt+0x32a4>
   141ec:	cmp	r7, #0
   141f0:	beq	14208 <close@plt+0x32ac>
   141f4:	cmp	r6, #0
   141f8:	cmpne	r5, #0
   141fc:	bne	14208 <close@plt+0x32ac>
   14200:	str	r5, [r4]
   14204:	pop	{r4, r5, r6, r7, fp, pc}
   14208:	bl	14518 <close@plt+0x35bc>
   1420c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14210:	add	fp, sp, #24
   14214:	mov	r8, r1
   14218:	ldr	r1, [r1]
   1421c:	mov	r5, r0
   14220:	add	r0, r1, r1, asr #1
   14224:	cmp	r0, r1
   14228:	mvnvs	r0, #-2147483648	; 0x80000000
   1422c:	cmp	r0, r3
   14230:	mov	r7, r0
   14234:	movgt	r7, r3
   14238:	cmn	r3, #1
   1423c:	movle	r7, r0
   14240:	ldr	r0, [fp, #8]
   14244:	cmn	r0, #1
   14248:	ble	14270 <close@plt+0x3314>
   1424c:	cmp	r0, #0
   14250:	beq	142c4 <close@plt+0x3368>
   14254:	cmn	r7, #1
   14258:	ble	14298 <close@plt+0x333c>
   1425c:	mvn	r4, #-2147483648	; 0x80000000
   14260:	udiv	r6, r4, r0
   14264:	cmp	r6, r7
   14268:	bge	142c4 <close@plt+0x3368>
   1426c:	b	142d4 <close@plt+0x3378>
   14270:	cmn	r7, #1
   14274:	ble	142b4 <close@plt+0x3358>
   14278:	cmn	r0, #1
   1427c:	beq	142c4 <close@plt+0x3368>
   14280:	mov	r6, #-2147483648	; 0x80000000
   14284:	mvn	r4, #-2147483648	; 0x80000000
   14288:	sdiv	r6, r6, r0
   1428c:	cmp	r6, r7
   14290:	bge	142c4 <close@plt+0x3368>
   14294:	b	142d4 <close@plt+0x3378>
   14298:	beq	142c4 <close@plt+0x3368>
   1429c:	mov	r6, #-2147483648	; 0x80000000
   142a0:	mvn	r4, #-2147483648	; 0x80000000
   142a4:	sdiv	r6, r6, r7
   142a8:	cmp	r6, r0
   142ac:	bge	142c4 <close@plt+0x3368>
   142b0:	b	142d4 <close@plt+0x3378>
   142b4:	mvn	r4, #-2147483648	; 0x80000000
   142b8:	sdiv	r6, r4, r0
   142bc:	cmp	r7, r6
   142c0:	blt	142d4 <close@plt+0x3378>
   142c4:	mul	r6, r7, r0
   142c8:	mov	r4, #64	; 0x40
   142cc:	cmp	r6, #63	; 0x3f
   142d0:	bgt	142dc <close@plt+0x3380>
   142d4:	sdiv	r7, r4, r0
   142d8:	mul	r6, r7, r0
   142dc:	cmp	r5, #0
   142e0:	moveq	r4, #0
   142e4:	streq	r4, [r8]
   142e8:	sub	r4, r7, r1
   142ec:	cmp	r4, r2
   142f0:	bge	1439c <close@plt+0x3440>
   142f4:	add	r7, r1, r2
   142f8:	mov	r6, #0
   142fc:	mov	r2, #0
   14300:	cmp	r7, r3
   14304:	movwgt	r6, #1
   14308:	cmn	r3, #1
   1430c:	movwgt	r2, #1
   14310:	cmp	r7, r1
   14314:	bvs	143d0 <close@plt+0x3474>
   14318:	ands	r1, r2, r6
   1431c:	bne	143d0 <close@plt+0x3474>
   14320:	cmn	r0, #1
   14324:	ble	1434c <close@plt+0x33f0>
   14328:	cmp	r0, #0
   1432c:	beq	14398 <close@plt+0x343c>
   14330:	cmn	r7, #1
   14334:	ble	14370 <close@plt+0x3414>
   14338:	mvn	r1, #-2147483648	; 0x80000000
   1433c:	udiv	r1, r1, r0
   14340:	cmp	r1, r7
   14344:	bge	14398 <close@plt+0x343c>
   14348:	b	143d0 <close@plt+0x3474>
   1434c:	cmn	r7, #1
   14350:	ble	14388 <close@plt+0x342c>
   14354:	cmn	r0, #1
   14358:	beq	14398 <close@plt+0x343c>
   1435c:	mov	r1, #-2147483648	; 0x80000000
   14360:	sdiv	r1, r1, r0
   14364:	cmp	r1, r7
   14368:	bge	14398 <close@plt+0x343c>
   1436c:	b	143d0 <close@plt+0x3474>
   14370:	beq	14398 <close@plt+0x343c>
   14374:	mov	r1, #-2147483648	; 0x80000000
   14378:	sdiv	r1, r1, r7
   1437c:	cmp	r1, r0
   14380:	bge	14398 <close@plt+0x343c>
   14384:	b	143d0 <close@plt+0x3474>
   14388:	mvn	r1, #-2147483648	; 0x80000000
   1438c:	sdiv	r1, r1, r0
   14390:	cmp	r7, r1
   14394:	blt	143d0 <close@plt+0x3474>
   14398:	mul	r6, r7, r0
   1439c:	mov	r0, r5
   143a0:	mov	r1, r6
   143a4:	bl	145e0 <close@plt+0x3684>
   143a8:	cmp	r6, #0
   143ac:	movwne	r6, #1
   143b0:	cmp	r0, #0
   143b4:	bne	143c8 <close@plt+0x346c>
   143b8:	clz	r1, r5
   143bc:	lsr	r1, r1, #5
   143c0:	orrs	r1, r1, r6
   143c4:	bne	143d0 <close@plt+0x3474>
   143c8:	str	r7, [r8]
   143cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   143d0:	bl	14518 <close@plt+0x35bc>
   143d4:	push	{fp, lr}
   143d8:	mov	fp, sp
   143dc:	mov	r1, #1
   143e0:	bl	1455c <close@plt+0x3600>
   143e4:	cmp	r0, #0
   143e8:	popne	{fp, pc}
   143ec:	bl	14518 <close@plt+0x35bc>
   143f0:	push	{fp, lr}
   143f4:	mov	fp, sp
   143f8:	bl	1455c <close@plt+0x3600>
   143fc:	cmp	r0, #0
   14400:	popne	{fp, pc}
   14404:	bl	14518 <close@plt+0x35bc>
   14408:	push	{fp, lr}
   1440c:	mov	fp, sp
   14410:	mov	r1, #1
   14414:	bl	1455c <close@plt+0x3600>
   14418:	cmp	r0, #0
   1441c:	popne	{fp, pc}
   14420:	bl	14518 <close@plt+0x35bc>
   14424:	push	{fp, lr}
   14428:	mov	fp, sp
   1442c:	bl	1455c <close@plt+0x3600>
   14430:	cmp	r0, #0
   14434:	popne	{fp, pc}
   14438:	bl	14518 <close@plt+0x35bc>
   1443c:	push	{r4, r5, fp, lr}
   14440:	add	fp, sp, #8
   14444:	mov	r5, r0
   14448:	mov	r0, r1
   1444c:	mov	r4, r1
   14450:	bl	145b0 <close@plt+0x3654>
   14454:	cmp	r0, #0
   14458:	beq	1446c <close@plt+0x3510>
   1445c:	mov	r1, r5
   14460:	mov	r2, r4
   14464:	pop	{r4, r5, fp, lr}
   14468:	b	10d7c <memcpy@plt>
   1446c:	bl	14518 <close@plt+0x35bc>
   14470:	push	{r4, r5, fp, lr}
   14474:	add	fp, sp, #8
   14478:	mov	r5, r0
   1447c:	mov	r0, r1
   14480:	mov	r4, r1
   14484:	bl	145b0 <close@plt+0x3654>
   14488:	cmp	r0, #0
   1448c:	beq	144a0 <close@plt+0x3544>
   14490:	mov	r1, r5
   14494:	mov	r2, r4
   14498:	pop	{r4, r5, fp, lr}
   1449c:	b	10d7c <memcpy@plt>
   144a0:	bl	14518 <close@plt+0x35bc>
   144a4:	push	{r4, r5, fp, lr}
   144a8:	add	fp, sp, #8
   144ac:	mov	r5, r0
   144b0:	add	r0, r1, #1
   144b4:	mov	r4, r1
   144b8:	bl	145b0 <close@plt+0x3654>
   144bc:	cmp	r0, #0
   144c0:	beq	144dc <close@plt+0x3580>
   144c4:	mov	r1, #0
   144c8:	mov	r2, r4
   144cc:	strb	r1, [r0, r4]
   144d0:	mov	r1, r5
   144d4:	pop	{r4, r5, fp, lr}
   144d8:	b	10d7c <memcpy@plt>
   144dc:	bl	14518 <close@plt+0x35bc>
   144e0:	push	{r4, r5, fp, lr}
   144e4:	add	fp, sp, #8
   144e8:	mov	r4, r0
   144ec:	bl	10e84 <strlen@plt>
   144f0:	add	r5, r0, #1
   144f4:	mov	r0, r5
   144f8:	bl	145b0 <close@plt+0x3654>
   144fc:	cmp	r0, #0
   14500:	beq	14514 <close@plt+0x35b8>
   14504:	mov	r1, r4
   14508:	mov	r2, r5
   1450c:	pop	{r4, r5, fp, lr}
   14510:	b	10d7c <memcpy@plt>
   14514:	bl	14518 <close@plt+0x35bc>
   14518:	push	{fp, lr}
   1451c:	mov	fp, sp
   14520:	movw	r0, #24796	; 0x60dc
   14524:	movw	r1, #21404	; 0x539c
   14528:	mov	r2, #5
   1452c:	movt	r0, #2
   14530:	movt	r1, #1
   14534:	ldr	r4, [r0]
   14538:	mov	r0, #0
   1453c:	bl	10d94 <dcgettext@plt>
   14540:	movw	r2, #20367	; 0x4f8f
   14544:	mov	r3, r0
   14548:	mov	r0, r4
   1454c:	mov	r1, #0
   14550:	movt	r2, #1
   14554:	bl	10e0c <error@plt>
   14558:	bl	10f50 <abort@plt>
   1455c:	clz	r2, r1
   14560:	clz	r3, r0
   14564:	lsr	r2, r2, #5
   14568:	lsr	r3, r3, #5
   1456c:	orrs	r2, r3, r2
   14570:	movwne	r1, #1
   14574:	movwne	r0, #1
   14578:	cmp	r1, #0
   1457c:	beq	145ac <close@plt+0x3650>
   14580:	mvn	r2, #-2147483648	; 0x80000000
   14584:	udiv	r2, r2, r1
   14588:	cmp	r2, r0
   1458c:	bcs	145ac <close@plt+0x3650>
   14590:	push	{fp, lr}
   14594:	mov	fp, sp
   14598:	bl	10e90 <__errno_location@plt>
   1459c:	mov	r1, #12
   145a0:	str	r1, [r0]
   145a4:	mov	r0, #0
   145a8:	pop	{fp, pc}
   145ac:	b	10d28 <calloc@plt>
   145b0:	cmp	r0, #0
   145b4:	movweq	r0, #1
   145b8:	cmn	r0, #1
   145bc:	ble	145c4 <close@plt+0x3668>
   145c0:	b	10e24 <malloc@plt>
   145c4:	push	{fp, lr}
   145c8:	mov	fp, sp
   145cc:	bl	10e90 <__errno_location@plt>
   145d0:	mov	r1, #12
   145d4:	str	r1, [r0]
   145d8:	mov	r0, #0
   145dc:	pop	{fp, pc}
   145e0:	push	{fp, lr}
   145e4:	mov	fp, sp
   145e8:	cmp	r0, #0
   145ec:	beq	14608 <close@plt+0x36ac>
   145f0:	cmp	r1, #0
   145f4:	beq	14614 <close@plt+0x36b8>
   145f8:	cmn	r1, #1
   145fc:	ble	14620 <close@plt+0x36c4>
   14600:	pop	{fp, lr}
   14604:	b	10dac <realloc@plt>
   14608:	mov	r0, r1
   1460c:	pop	{fp, lr}
   14610:	b	145b0 <close@plt+0x3654>
   14614:	bl	147b0 <close@plt+0x3854>
   14618:	mov	r0, #0
   1461c:	pop	{fp, pc}
   14620:	bl	10e90 <__errno_location@plt>
   14624:	mov	r1, #12
   14628:	str	r1, [r0]
   1462c:	mov	r0, #0
   14630:	pop	{fp, pc}
   14634:	push	{r4, r5, r6, sl, fp, lr}
   14638:	add	fp, sp, #16
   1463c:	mov	r4, r0
   14640:	bl	10df4 <__fpending@plt>
   14644:	ldr	r6, [r4]
   14648:	mov	r5, r0
   1464c:	mov	r0, r4
   14650:	bl	146b8 <close@plt+0x375c>
   14654:	tst	r6, #32
   14658:	bne	14690 <close@plt+0x3734>
   1465c:	cmp	r0, #0
   14660:	mov	r4, r0
   14664:	mvnne	r4, #0
   14668:	cmp	r5, #0
   1466c:	bne	1469c <close@plt+0x3740>
   14670:	cmp	r0, #0
   14674:	beq	1469c <close@plt+0x3740>
   14678:	bl	10e90 <__errno_location@plt>
   1467c:	ldr	r0, [r0]
   14680:	subs	r4, r0, #9
   14684:	mvnne	r4, #0
   14688:	mov	r0, r4
   1468c:	pop	{r4, r5, r6, sl, fp, pc}
   14690:	mvn	r4, #0
   14694:	cmp	r0, #0
   14698:	beq	146a4 <close@plt+0x3748>
   1469c:	mov	r0, r4
   146a0:	pop	{r4, r5, r6, sl, fp, pc}
   146a4:	bl	10e90 <__errno_location@plt>
   146a8:	mov	r1, #0
   146ac:	str	r1, [r0]
   146b0:	mov	r0, r4
   146b4:	pop	{r4, r5, r6, sl, fp, pc}
   146b8:	push	{r4, r5, r6, sl, fp, lr}
   146bc:	add	fp, sp, #16
   146c0:	sub	sp, sp, #8
   146c4:	mov	r4, r0
   146c8:	bl	10ec0 <fileno@plt>
   146cc:	cmn	r0, #1
   146d0:	ble	14744 <close@plt+0x37e8>
   146d4:	mov	r0, r4
   146d8:	bl	10e3c <__freading@plt>
   146dc:	cmp	r0, #0
   146e0:	beq	1470c <close@plt+0x37b0>
   146e4:	mov	r0, r4
   146e8:	bl	10ec0 <fileno@plt>
   146ec:	mov	r1, #1
   146f0:	mov	r2, #0
   146f4:	mov	r3, #0
   146f8:	str	r1, [sp]
   146fc:	bl	10ddc <lseek64@plt>
   14700:	and	r0, r0, r1
   14704:	cmn	r0, #1
   14708:	beq	14744 <close@plt+0x37e8>
   1470c:	mov	r0, r4
   14710:	bl	14754 <close@plt+0x37f8>
   14714:	cmp	r0, #0
   14718:	beq	14744 <close@plt+0x37e8>
   1471c:	bl	10e90 <__errno_location@plt>
   14720:	ldr	r6, [r0]
   14724:	mov	r5, r0
   14728:	mov	r0, r4
   1472c:	bl	10ed8 <fclose@plt>
   14730:	cmp	r6, #0
   14734:	strne	r6, [r5]
   14738:	mvnne	r0, #0
   1473c:	sub	sp, fp, #16
   14740:	pop	{r4, r5, r6, sl, fp, pc}
   14744:	mov	r0, r4
   14748:	sub	sp, fp, #16
   1474c:	pop	{r4, r5, r6, sl, fp, lr}
   14750:	b	10ed8 <fclose@plt>
   14754:	push	{r4, sl, fp, lr}
   14758:	add	fp, sp, #8
   1475c:	sub	sp, sp, #8
   14760:	mov	r4, r0
   14764:	cmp	r0, #0
   14768:	beq	147a0 <close@plt+0x3844>
   1476c:	mov	r0, r4
   14770:	bl	10e3c <__freading@plt>
   14774:	cmp	r0, #0
   14778:	beq	147a0 <close@plt+0x3844>
   1477c:	ldrb	r0, [r4, #1]
   14780:	tst	r0, #1
   14784:	beq	147a0 <close@plt+0x3844>
   14788:	mov	r0, #1
   1478c:	mov	r2, #0
   14790:	mov	r3, #0
   14794:	str	r0, [sp]
   14798:	mov	r0, r4
   1479c:	bl	147d8 <close@plt+0x387c>
   147a0:	mov	r0, r4
   147a4:	sub	sp, fp, #8
   147a8:	pop	{r4, sl, fp, lr}
   147ac:	b	10d58 <fflush@plt>
   147b0:	push	{r4, r5, r6, sl, fp, lr}
   147b4:	add	fp, sp, #16
   147b8:	mov	r4, r0
   147bc:	bl	10e90 <__errno_location@plt>
   147c0:	ldr	r6, [r0]
   147c4:	mov	r5, r0
   147c8:	mov	r0, r4
   147cc:	bl	10d64 <free@plt>
   147d0:	str	r6, [r5]
   147d4:	pop	{r4, r5, r6, sl, fp, pc}
   147d8:	push	{r4, r5, r6, r7, fp, lr}
   147dc:	add	fp, sp, #16
   147e0:	sub	sp, sp, #8
   147e4:	mov	r4, r0
   147e8:	ldr	r0, [r0, #4]
   147ec:	mov	r5, r3
   147f0:	mov	r6, r2
   147f4:	ldr	r1, [r4, #8]
   147f8:	cmp	r1, r0
   147fc:	bne	14818 <close@plt+0x38bc>
   14800:	ldrd	r0, [r4, #16]
   14804:	cmp	r1, r0
   14808:	bne	14818 <close@plt+0x38bc>
   1480c:	ldr	r0, [r4, #36]	; 0x24
   14810:	cmp	r0, #0
   14814:	beq	14830 <close@plt+0x38d4>
   14818:	mov	r0, r4
   1481c:	mov	r2, r6
   14820:	mov	r3, r5
   14824:	sub	sp, fp, #16
   14828:	pop	{r4, r5, r6, r7, fp, lr}
   1482c:	b	10ee4 <fseeko64@plt>
   14830:	ldr	r7, [fp, #8]
   14834:	mov	r0, r4
   14838:	bl	10ec0 <fileno@plt>
   1483c:	mov	r2, r6
   14840:	mov	r3, r5
   14844:	str	r7, [sp]
   14848:	bl	10ddc <lseek64@plt>
   1484c:	and	r2, r0, r1
   14850:	cmn	r2, #1
   14854:	beq	14874 <close@plt+0x3918>
   14858:	strd	r0, [r4, #80]	; 0x50
   1485c:	ldr	r0, [r4]
   14860:	bic	r0, r0, #16
   14864:	str	r0, [r4]
   14868:	mov	r0, #0
   1486c:	sub	sp, fp, #16
   14870:	pop	{r4, r5, r6, r7, fp, pc}
   14874:	mvn	r0, #0
   14878:	sub	sp, fp, #16
   1487c:	pop	{r4, r5, r6, r7, fp, pc}
   14880:	push	{fp, lr}
   14884:	mov	fp, sp
   14888:	mov	r0, #14
   1488c:	bl	10f14 <nl_langinfo@plt>
   14890:	movw	r1, #19385	; 0x4bb9
   14894:	cmp	r0, #0
   14898:	movt	r1, #1
   1489c:	movne	r1, r0
   148a0:	movw	r0, #21421	; 0x53ad
   148a4:	ldrb	r2, [r1]
   148a8:	movt	r0, #1
   148ac:	cmp	r2, #0
   148b0:	movne	r0, r1
   148b4:	pop	{fp, pc}
   148b8:	push	{r4, r5, r6, r7, fp, lr}
   148bc:	add	fp, sp, #16
   148c0:	sub	sp, sp, #8
   148c4:	cmp	r0, #0
   148c8:	add	r5, sp, #4
   148cc:	mov	r7, r2
   148d0:	mov	r4, r1
   148d4:	movne	r5, r0
   148d8:	mov	r0, r5
   148dc:	bl	10e00 <mbrtowc@plt>
   148e0:	mov	r6, r0
   148e4:	cmp	r7, #0
   148e8:	beq	14910 <close@plt+0x39b4>
   148ec:	cmn	r6, #2
   148f0:	bcc	14910 <close@plt+0x39b4>
   148f4:	mov	r0, #0
   148f8:	bl	14958 <close@plt+0x39fc>
   148fc:	cmp	r0, #0
   14900:	bne	14910 <close@plt+0x39b4>
   14904:	ldrb	r0, [r4]
   14908:	mov	r6, #1
   1490c:	str	r0, [r5]
   14910:	mov	r0, r6
   14914:	sub	sp, fp, #16
   14918:	pop	{r4, r5, r6, r7, fp, pc}
   1491c:	cmp	r2, #0
   14920:	beq	14950 <close@plt+0x39f4>
   14924:	mvn	r3, #0
   14928:	udiv	r3, r3, r2
   1492c:	cmp	r3, r1
   14930:	bcs	14950 <close@plt+0x39f4>
   14934:	push	{fp, lr}
   14938:	mov	fp, sp
   1493c:	bl	10e90 <__errno_location@plt>
   14940:	mov	r1, #12
   14944:	str	r1, [r0]
   14948:	mov	r0, #0
   1494c:	pop	{fp, pc}
   14950:	mul	r1, r2, r1
   14954:	b	145e0 <close@plt+0x3684>
   14958:	push	{r4, sl, fp, lr}
   1495c:	add	fp, sp, #8
   14960:	sub	sp, sp, #264	; 0x108
   14964:	add	r1, sp, #7
   14968:	movw	r2, #257	; 0x101
   1496c:	bl	149c4 <close@plt+0x3a68>
   14970:	mov	r4, #0
   14974:	cmp	r0, #0
   14978:	bne	149b8 <close@plt+0x3a5c>
   1497c:	movw	r1, #21427	; 0x53b3
   14980:	add	r0, sp, #7
   14984:	mov	r2, #2
   14988:	movt	r1, #1
   1498c:	bl	10e78 <bcmp@plt>
   14990:	cmp	r0, #0
   14994:	beq	149b8 <close@plt+0x3a5c>
   14998:	movw	r1, #21429	; 0x53b5
   1499c:	add	r0, sp, #7
   149a0:	mov	r2, #6
   149a4:	movt	r1, #1
   149a8:	bl	10e78 <bcmp@plt>
   149ac:	cmp	r0, #0
   149b0:	mov	r4, r0
   149b4:	movwne	r4, #1
   149b8:	mov	r0, r4
   149bc:	sub	sp, fp, #8
   149c0:	pop	{r4, sl, fp, pc}
   149c4:	push	{r4, r5, r6, r7, fp, lr}
   149c8:	add	fp, sp, #16
   149cc:	mov	r4, r1
   149d0:	mov	r1, #0
   149d4:	mov	r6, r2
   149d8:	bl	10efc <setlocale@plt>
   149dc:	cmp	r0, #0
   149e0:	beq	14a10 <close@plt+0x3ab4>
   149e4:	mov	r7, r0
   149e8:	bl	10e84 <strlen@plt>
   149ec:	cmp	r0, r6
   149f0:	bcs	14a2c <close@plt+0x3ad0>
   149f4:	add	r2, r0, #1
   149f8:	mov	r0, r4
   149fc:	mov	r1, r7
   14a00:	bl	10d7c <memcpy@plt>
   14a04:	mov	r5, #0
   14a08:	mov	r0, r5
   14a0c:	pop	{r4, r5, r6, r7, fp, pc}
   14a10:	mov	r5, #22
   14a14:	cmp	r6, #0
   14a18:	beq	14a54 <close@plt+0x3af8>
   14a1c:	mov	r0, #0
   14a20:	strb	r0, [r4]
   14a24:	mov	r0, r5
   14a28:	pop	{r4, r5, r6, r7, fp, pc}
   14a2c:	mov	r5, #34	; 0x22
   14a30:	cmp	r6, #0
   14a34:	beq	14a54 <close@plt+0x3af8>
   14a38:	sub	r6, r6, #1
   14a3c:	mov	r0, r4
   14a40:	mov	r1, r7
   14a44:	mov	r2, r6
   14a48:	bl	10d7c <memcpy@plt>
   14a4c:	mov	r0, #0
   14a50:	strb	r0, [r4, r6]
   14a54:	mov	r0, r5
   14a58:	pop	{r4, r5, r6, r7, fp, pc}
   14a5c:	mov	r1, #0
   14a60:	b	10efc <setlocale@plt>
   14a64:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14a68:	mov	r7, r0
   14a6c:	ldr	r6, [pc, #72]	; 14abc <close@plt+0x3b60>
   14a70:	ldr	r5, [pc, #72]	; 14ac0 <close@plt+0x3b64>
   14a74:	add	r6, pc, r6
   14a78:	add	r5, pc, r5
   14a7c:	sub	r6, r6, r5
   14a80:	mov	r8, r1
   14a84:	mov	r9, r2
   14a88:	bl	10d08 <calloc@plt-0x20>
   14a8c:	asrs	r6, r6, #2
   14a90:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14a94:	mov	r4, #0
   14a98:	add	r4, r4, #1
   14a9c:	ldr	r3, [r5], #4
   14aa0:	mov	r2, r9
   14aa4:	mov	r1, r8
   14aa8:	mov	r0, r7
   14aac:	blx	r3
   14ab0:	cmp	r6, r4
   14ab4:	bne	14a98 <close@plt+0x3b3c>
   14ab8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14abc:	muleq	r1, r0, r4
   14ac0:	andeq	r1, r1, r8, lsl #9
   14ac4:	bx	lr
   14ac8:	ldr	r3, [pc, #12]	; 14adc <close@plt+0x3b80>
   14acc:	mov	r1, #0
   14ad0:	add	r3, pc, r3
   14ad4:	ldr	r2, [r3]
   14ad8:	b	10e9c <__cxa_atexit@plt>
   14adc:	strdeq	r1, [r1], -ip

Disassembly of section .fini:

00014ae0 <.fini>:
   14ae0:	push	{r3, lr}
   14ae4:	pop	{r3, pc}
