$date
	Tue Jul 30 10:14:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vending_machine_tb $end
$var wire 1 ! out $end
$var wire 2 " change [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 2 & in [1:0] $end
$var wire 1 % rst $end
$var parameter 2 ' s0 $end
$var parameter 2 ( s1 $end
$var parameter 2 ) s2 $end
$var reg 2 * c_state [1:0] $end
$var reg 2 + change [1:0] $end
$var reg 2 , n_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 )
b1 (
b0 '
$end
#0
$dumpvars
bx ,
bx +
bx *
bx &
1%
bx $
0#
bx "
x!
$end
#6
b1 $
b1 &
0%
#58
