-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity drop_optional_header is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_dataBuffer3b_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    rxEng_dataBuffer3b_V_empty_n : IN STD_LOGIC;
    rxEng_dataBuffer3b_V_read : OUT STD_LOGIC;
    rxEng_optionalFields_4_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    rxEng_optionalFields_4_empty_n : IN STD_LOGIC;
    rxEng_optionalFields_4_read : OUT STD_LOGIC;
    rxEng_optionalFields_5_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rxEng_optionalFields_5_empty_n : IN STD_LOGIC;
    rxEng_optionalFields_5_read : OUT STD_LOGIC;
    rxEng_optionalFields_2_din : OUT STD_LOGIC_VECTOR (319 downto 0);
    rxEng_optionalFields_2_full_n : IN STD_LOGIC;
    rxEng_optionalFields_2_write : OUT STD_LOGIC;
    rxEng_dataOffsetFifo_1_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    rxEng_dataOffsetFifo_1_full_n : IN STD_LOGIC;
    rxEng_dataOffsetFifo_1_write : OUT STD_LOGIC;
    rxEng_dataBuffer3_V_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    rxEng_dataBuffer3_V_full_n : IN STD_LOGIC;
    rxEng_dataBuffer3_V_write : OUT STD_LOGIC );
end;


architecture behav of drop_optional_header is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_23C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111100";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv512_lc_10 : STD_LOGIC_VECTOR (511 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_13F : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100111111";
    constant ap_const_lv319_lc_1 : STD_LOGIC_VECTOR (318 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv320_lc_11 : STD_LOGIC_VECTOR (319 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv320_lc_12 : STD_LOGIC_VECTOR (319 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv320_lc_5 : STD_LOGIC_VECTOR (319 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv61_1 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv61_0 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal state_V_3_load_load_fu_344_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nbreadreq_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op44_read_state1 : BOOLEAN;
    signal io_acc_block_signal_op121 : STD_LOGIC;
    signal tmp_nbreadreq_fu_178_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op121_read_state1 : BOOLEAN;
    signal ap_predicate_op124_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_V_3_load_reg_1506 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_499_reg_1539 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_reg_1559 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op177_write_state2 : BOOLEAN;
    signal tmp_reg_1636 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_502_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_1664 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_syn_V_reg_1649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op228_write_state2 : BOOLEAN;
    signal ap_predicate_op229_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal state_V_3_load_reg_1506_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_499_reg_1539_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_49_reg_1563 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_49_reg_1563_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op254_write_state3 : BOOLEAN;
    signal ap_predicate_op256_write_state3 : BOOLEAN;
    signal tmp_reg_1636_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_502_reg_1640_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_1664_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op258_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal state_V_3 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal optionalHeader_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal optionalHeader_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal dataOffset_V_1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal optionalHeader_heade : STD_LOGIC_VECTOR (319 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal parseHeader : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal prevWord_data_V : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal headerWritten : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rxEng_optionalFields_4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_optionalFields_5_blk_n : STD_LOGIC;
    signal rxEng_dataBuffer3b_V_blk_n : STD_LOGIC;
    signal rxEng_dataBuffer3_V_blk_n : STD_LOGIC;
    signal rxEng_dataOffsetFifo_1_blk_n : STD_LOGIC;
    signal rxEng_optionalFields_2_blk_n : STD_LOGIC;
    signal reg_323 : STD_LOGIC_VECTOR (576 downto 0);
    signal reg_323_pp0_iter1_reg : STD_LOGIC_VECTOR (576 downto 0);
    signal optionalHeader_ready_1_reg_1510 : STD_LOGIC_VECTOR (0 downto 0);
    signal Lo_assign_s_fu_368_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal Lo_assign_s_reg_1515 : STD_LOGIC_VECTOR (8 downto 0);
    signal Lo_assign_1_fu_380_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal Lo_assign_1_reg_1522 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln391_fu_464_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln391_reg_1529 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln391_1_fu_542_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln391_1_reg_1534 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_71_fu_548_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Val2_71_reg_1543 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_fu_624_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_reg_1549 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_25_fu_630_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_25_reg_1554 : STD_LOGIC_VECTOR (319 downto 0);
    signal or_ln582_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_49_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Lo_assign_2_fu_680_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal Lo_assign_2_reg_1568 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln599_fu_688_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln599_reg_1575 : STD_LOGIC_VECTOR (9 downto 0);
    signal bvh_d_index_fu_692_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal bvh_d_index_reg_1580 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln601_fu_704_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln601_reg_1587 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln414_3_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_3_reg_1593 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_28_fu_770_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_28_reg_1599 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln414_4_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_4_reg_1605 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln414_11_fu_890_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln414_11_reg_1610 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_31_fu_908_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_31_reg_1616 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1622 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1622_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_509_reg_1627 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_123_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_123_reg_1631 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_dataOffset_V_reg_1644 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_syn_V_fu_970_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln537_fu_980_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln537_reg_1653 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_124_fu_984_p1 : STD_LOGIC_VECTOR (319 downto 0);
    signal p_Result_124_reg_1658 : STD_LOGIC_VECTOR (319 downto 0);
    signal icmp_ln879_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln563_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln563_reg_1668 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln563_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln563_reg_1673 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1677 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_137_fu_1170_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_137_reg_1682 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_138_fu_1175_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_138_reg_1687 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_130_fu_1394_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_130_reg_1692 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_132_fu_1431_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_132_reg_1697 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_state_V_1_flag_5_i_reg_233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_state_V_1_new_5_i_reg_268 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln566_fu_1475_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln563_fu_1471_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln611_fu_1446_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_state_V_3_load : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln581_fu_642_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_fu_1196_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal ap_sig_allocacmp_parseHeader_load : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_5_fu_1489_p4 : STD_LOGIC_VECTOR (576 downto 0);
    signal tmp_4_fu_1498_p4 : STD_LOGIC_VECTOR (576 downto 0);
    signal zext_ln621_fu_376_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln623_fu_392_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_500_fu_398_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln391_fu_406_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln391_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln391_fu_424_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln391_fu_416_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln391_2_fu_430_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln391_3_fu_438_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln391_4_fu_442_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln391_fu_446_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln391_fu_452_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln391_fu_458_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln622_fu_388_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln624_fu_470_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_501_fu_476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln391_5_fu_484_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln391_1_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln391_1_fu_502_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln391_3_fu_494_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln391_4_fu_508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln391_6_fu_516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln391_7_fu_520_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln391_1_fu_524_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln391_1_fu_530_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln391_3_fu_536_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal Lo_assign_fu_552_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln414_fu_570_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal st_fu_574_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_V_36_fu_560_p1 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_fu_582_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_503_fu_590_p4 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_22_fu_608_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_23_fu_616_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_21_fu_600_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal add_ln67_fu_636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln582_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_505_fu_710_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln414_41_fu_718_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln414_14_fu_736_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln414_24_fu_728_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln414_26_fu_742_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln414_43_fu_750_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_44_fu_754_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln414_10_fu_758_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_17_fu_764_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln600_fu_700_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln647_11_fu_802_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln647_30_fu_808_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_6_fu_782_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln647_27_fu_812_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln602_fu_776_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_507_fu_824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln414_45_fu_832_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln414_15_fu_842_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln414_16_fu_864_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_29_fu_856_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_28_fu_848_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_30_fu_870_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_131_fu_818_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_46_fu_878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_47_fu_882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_48_fu_886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln414_12_fu_896_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_18_fu_902_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln791_1_fu_914_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal trunc_ln1_fu_792_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln791_1_fu_918_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal and_ln791_1_fu_924_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal bvh_d_index_2_fu_936_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln791_2_fu_944_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln791_2_fu_948_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal grp_fu_305_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal and_ln791_2_fu_954_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal bvh_d_index_1_fu_1018_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln791_fu_1026_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln791_fu_1030_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal and_ln791_fu_1036_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal zext_ln647_fu_1065_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln647_22_fu_1068_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln647_fu_1071_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln647_19_fu_1077_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln621_fu_1060_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln414_fu_1089_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln414_fu_1093_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln414_34_fu_1099_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_133_fu_1083_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_fu_1103_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln647_23_fu_1120_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln647_24_fu_1123_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln647_20_fu_1126_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln647_21_fu_1132_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln622_fu_1115_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln414_35_fu_1144_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln414_9_fu_1148_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln414_36_fu_1154_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_135_fu_1138_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_14_fu_1158_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_134_fu_1109_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_136_fu_1164_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln414_10_fu_1180_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_24_fu_1185_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal p_Result_113_fu_1191_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal zext_ln647_25_fu_1215_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln647_26_fu_1218_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln647_22_fu_1221_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln647_23_fu_1227_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln599_fu_1210_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln414_37_fu_1239_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln414_11_fu_1243_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln414_38_fu_1249_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_125_fu_1233_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_15_fu_1253_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln647_27_fu_1270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln647_28_fu_1273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln647_24_fu_1276_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln647_25_fu_1282_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln600_fu_1265_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln414_39_fu_1294_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln414_12_fu_1298_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln414_40_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_127_fu_1288_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_16_fu_1308_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln647_fu_1320_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln647_29_fu_1325_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln647_26_fu_1329_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal sub_ln414_fu_1340_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln414_25_fu_1345_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_129_fu_1335_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_42_fu_1351_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln414_fu_1355_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_506_fu_1361_p4 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_126_fu_1259_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln414_13_fu_1378_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal select_ln414_27_fu_1371_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_29_fu_1383_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_30_fu_1389_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_508_fu_1400_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_128_fu_1314_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln414_14_fu_1415_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln414_31_fu_1409_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_32_fu_1420_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_33_fu_1426_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln611_fu_1442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_178 : BOOLEAN;
    signal ap_condition_1213 : BOOLEAN;
    signal ap_condition_109 : BOOLEAN;
    signal ap_condition_345 : BOOLEAN;
    signal ap_condition_436 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_fu_994_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (tmp_syn_V_fu_970_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217 <= ap_const_lv1_1;
            elsif ((((icmp_ln879_fu_994_p2 = ap_const_lv1_0) and (tmp_syn_V_fu_970_p1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (icmp_ln879_fu_994_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217 <= ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_217;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_3_load_load_fu_344_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233 <= ap_const_lv1_1;
            elsif ((((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_0) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_0) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_fu_315_p3 = ap_const_lv1_0) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_0) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((state_V_3_load_load_fu_344_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233 <= ap_phi_reg_pp0_iter0_state_V_1_flag_5_i_reg_233;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_178)) then
                if ((state_V_3_load_load_fu_344_p1 = ap_const_lv2_2)) then 
                    ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268 <= ap_const_lv2_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268 <= ap_phi_reg_pp0_iter0_state_V_1_new_5_i_reg_268;
                end if;
            end if; 
        end if;
    end process;

    headerWritten_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1213)) then
                if (((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0))) then 
                    headerWritten <= ap_const_lv1_0;
                elsif (((or_ln582_fu_662_p2 = ap_const_lv1_0) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1))) then 
                    headerWritten <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    optionalHeader_heade_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_345)) then
                if ((ap_const_boolean_1 = ap_condition_109)) then 
                    optionalHeader_heade <= p_Result_124_reg_1658;
                elsif (((tmp_499_reg_1539 = ap_const_lv1_1) and (state_V_3_load_reg_1506 = ap_const_lv2_1))) then 
                    optionalHeader_heade <= tmp_V_fu_1196_p3;
                end if;
            end if; 
        end if;
    end process;

    optionalHeader_idx_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1213)) then
                if (((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0))) then 
                    optionalHeader_idx <= ap_const_lv16_1;
                elsif ((ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1)) then 
                    optionalHeader_idx <= select_ln581_fu_642_p3;
                end if;
            end if; 
        end if;
    end process;

    prevWord_data_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_345)) then
                if ((ap_const_boolean_1 = ap_condition_109)) then 
                    prevWord_data_V <= trunc_ln537_reg_1653;
                elsif (((tmp_499_reg_1539 = ap_const_lv1_1) and (state_V_3_load_reg_1506 = ap_const_lv2_1))) then 
                    prevWord_data_V <= p_Val2_71_reg_1543;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_3_load_load_fu_344_p1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    Lo_assign_1_reg_1522(5 downto 2) <= Lo_assign_1_fu_380_p3(5 downto 2);
                    Lo_assign_s_reg_1515(8 downto 5) <= Lo_assign_s_fu_368_p3(8 downto 5);
                xor_ln391_1_reg_1534 <= xor_ln391_1_fu_542_p2;
                xor_ln391_reg_1529 <= xor_ln391_fu_464_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_49_fu_674_p2 = ap_const_lv1_0) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    Lo_assign_2_reg_1568(8 downto 5) <= Lo_assign_2_fu_680_p3(8 downto 5);
                and_ln414_28_reg_1599 <= and_ln414_28_fu_770_p2;
                and_ln414_31_reg_1616 <= and_ln414_31_fu_908_p2;
                    bvh_d_index_reg_1580(5 downto 2) <= bvh_d_index_fu_692_p3(5 downto 2);
                icmp_ln414_3_reg_1593 <= icmp_ln414_3_fu_722_p2;
                icmp_ln414_4_reg_1605 <= icmp_ln414_4_fu_836_p2;
                shl_ln414_11_reg_1610 <= shl_ln414_11_fu_890_p2;
                    sub_ln601_reg_1587(9 downto 5) <= sub_ln601_fu_704_p2(9 downto 5);
                tmp_last_V_reg_1622 <= tmp_last_V_fu_930_p2;
                    zext_ln599_reg_1575(8 downto 5) <= zext_ln599_fu_688_p1(8 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln414_25_reg_1554 <= and_ln414_25_fu_630_p2;
                and_ln414_reg_1549 <= and_ln414_fu_624_p2;
                icmp_ln879_49_reg_1563 <= icmp_ln879_49_fu_674_p2;
                or_ln582_reg_1559 <= or_ln582_fu_662_p2;
                p_Val2_71_reg_1543 <= p_Val2_71_fu_548_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dataOffset_V_1 <= rxEng_optionalFields_4_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln879_49_reg_1563_pp0_iter1_reg <= icmp_ln879_49_reg_1563;
                icmp_ln879_reg_1664_pp0_iter1_reg <= icmp_ln879_reg_1664;
                optionalHeader_ready_1_reg_1510 <= optionalHeader_ready;
                reg_323_pp0_iter1_reg <= reg_323;
                state_V_3_load_reg_1506 <= ap_sig_allocacmp_state_V_3_load;
                state_V_3_load_reg_1506_pp0_iter1_reg <= state_V_3_load_reg_1506;
                tmp_499_reg_1539_pp0_iter1_reg <= tmp_499_reg_1539;
                tmp_502_reg_1640_pp0_iter1_reg <= tmp_502_reg_1640;
                tmp_last_V_reg_1622_pp0_iter1_reg <= tmp_last_V_reg_1622;
                tmp_reg_1636_pp0_iter1_reg <= tmp_reg_1636;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln879_reg_1664 <= icmp_ln879_fu_994_p2;
                or_ln563_reg_1673 <= or_ln563_fu_1012_p2;
                p_Result_124_reg_1658 <= p_Result_124_fu_984_p1;
                tmp_dataOffset_V_reg_1644 <= rxEng_optionalFields_4_dout;
                tmp_syn_V_reg_1649 <= rxEng_optionalFields_5_dout;
                trunc_ln537_reg_1653 <= trunc_ln537_fu_980_p1;
                xor_ln563_reg_1668 <= xor_ln563_fu_1006_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                optionalHeader_ready <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_315_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_123_reg_1631 <= p_Result_123_fu_960_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_49_reg_1563 = ap_const_lv1_0) and (tmp_499_reg_1539 = ap_const_lv1_1) and (state_V_3_load_reg_1506 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_130_reg_1692 <= p_Result_130_fu_1394_p2;
                p_Result_132_reg_1697 <= p_Result_132_fu_1431_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_3_load_reg_1506 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_137_reg_1682 <= p_Result_137_fu_1170_p2;
                p_Result_138_reg_1687 <= p_Result_138_fu_1175_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln563_fu_1012_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_s_reg_1677 <= p_Result_s_fu_1042_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_3_load_reg_1506 = ap_const_lv2_0) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                parseHeader <= ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_499_reg_1539 = ap_const_lv1_1) and (state_V_3_load_reg_1506 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((state_V_3_load_reg_1506 = ap_const_lv2_0) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                prevWord_keep_V <= reg_323(575 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op124_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_323 <= rxEng_dataBuffer3b_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_V_3 <= ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_499_reg_1539 <= grp_nbreadreq_fu_164_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_502_reg_1640 <= grp_nbreadreq_fu_164_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_509_reg_1627 <= rxEng_dataBuffer3b_V_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_1636 <= tmp_nbreadreq_fu_178_p4;
            end if;
        end if;
    end process;
    Lo_assign_s_reg_1515(4 downto 0) <= "00000";
    Lo_assign_1_reg_1522(1 downto 0) <= "00";
    Lo_assign_2_reg_1568(4 downto 0) <= "00000";
    zext_ln599_reg_1575(4 downto 0) <= "00000";
    zext_ln599_reg_1575(9) <= '0';
    bvh_d_index_reg_1580(1 downto 0) <= "00";
    sub_ln601_reg_1587(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Lo_assign_1_fu_380_p3 <= (dataOffset_V_1 & ap_const_lv2_0);
    Lo_assign_2_fu_680_p3 <= (dataOffset_V_1 & ap_const_lv5_0);
    Lo_assign_fu_552_p3 <= (optionalHeader_idx & ap_const_lv9_0);
    Lo_assign_s_fu_368_p3 <= (dataOffset_V_1 & ap_const_lv5_0);
    add_ln67_fu_636_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(optionalHeader_idx));
    and_ln391_3_fu_536_p2 <= (shl_ln391_1_fu_524_p2 and lshr_ln391_1_fu_530_p2);
    and_ln391_fu_458_p2 <= (shl_ln391_fu_446_p2 and lshr_ln391_fu_452_p2);
    and_ln414_24_fu_1185_p2 <= (xor_ln414_10_fu_1180_p2 and optionalHeader_heade);
    and_ln414_25_fu_630_p2 <= (select_ln414_21_fu_600_p3 and and_ln414_fu_624_p2);
    and_ln414_28_fu_770_p2 <= (shl_ln414_10_fu_758_p2 and lshr_ln414_17_fu_764_p2);
    and_ln414_29_fu_1383_p2 <= (xor_ln414_13_fu_1378_p2 and p_Result_126_fu_1259_p2);
    and_ln414_30_fu_1389_p2 <= (select_ln414_27_fu_1371_p3 and and_ln414_28_reg_1599);
    and_ln414_31_fu_908_p2 <= (shl_ln414_12_fu_896_p2 and lshr_ln414_18_fu_902_p2);
    and_ln414_32_fu_1420_p2 <= (xor_ln414_14_fu_1415_p2 and p_Result_128_fu_1314_p2);
    and_ln414_33_fu_1426_p2 <= (select_ln414_31_fu_1409_p3 and and_ln414_31_reg_1616);
    and_ln414_fu_624_p2 <= (select_ln414_23_fu_616_p3 and select_ln414_22_fu_608_p3);
    and_ln791_1_fu_924_p2 <= (trunc_ln1_fu_792_p4 and shl_ln791_1_fu_918_p2);
    and_ln791_2_fu_954_p2 <= (shl_ln791_2_fu_948_p2 and grp_fu_305_p4);
    and_ln791_fu_1036_p2 <= (shl_ln791_fu_1030_p2 and grp_fu_305_p4);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op44_read_state1, io_acc_block_signal_op121, ap_predicate_op121_read_state1, ap_predicate_op124_read_state1, rxEng_optionalFields_2_full_n, ap_predicate_op177_write_state2, rxEng_dataOffsetFifo_1_full_n, ap_predicate_op228_write_state2, ap_predicate_op229_write_state2, rxEng_dataBuffer3_V_full_n, state_V_3_load_reg_1506_pp0_iter1_reg, ap_predicate_op254_write_state3, ap_predicate_op256_write_state3, ap_predicate_op258_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op121 = ap_const_logic_0) and (ap_predicate_op121_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op124_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op256_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op254_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_2)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((rxEng_optionalFields_2_full_n = ap_const_logic_0) and (ap_predicate_op177_write_state2 = ap_const_boolean_1)) or ((rxEng_optionalFields_2_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state2 = ap_const_boolean_1)) or ((rxEng_dataOffsetFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op44_read_state1, io_acc_block_signal_op121, ap_predicate_op121_read_state1, ap_predicate_op124_read_state1, rxEng_optionalFields_2_full_n, ap_predicate_op177_write_state2, rxEng_dataOffsetFifo_1_full_n, ap_predicate_op228_write_state2, ap_predicate_op229_write_state2, rxEng_dataBuffer3_V_full_n, state_V_3_load_reg_1506_pp0_iter1_reg, ap_predicate_op254_write_state3, ap_predicate_op256_write_state3, ap_predicate_op258_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op121 = ap_const_logic_0) and (ap_predicate_op121_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op124_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op256_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op254_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_2)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((rxEng_optionalFields_2_full_n = ap_const_logic_0) and (ap_predicate_op177_write_state2 = ap_const_boolean_1)) or ((rxEng_optionalFields_2_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state2 = ap_const_boolean_1)) or ((rxEng_dataOffsetFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op44_read_state1, io_acc_block_signal_op121, ap_predicate_op121_read_state1, ap_predicate_op124_read_state1, rxEng_optionalFields_2_full_n, ap_predicate_op177_write_state2, rxEng_dataOffsetFifo_1_full_n, ap_predicate_op228_write_state2, ap_predicate_op229_write_state2, rxEng_dataBuffer3_V_full_n, state_V_3_load_reg_1506_pp0_iter1_reg, ap_predicate_op254_write_state3, ap_predicate_op256_write_state3, ap_predicate_op258_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op121 = ap_const_logic_0) and (ap_predicate_op121_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op124_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op256_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op254_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_2)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((rxEng_optionalFields_2_full_n = ap_const_logic_0) and (ap_predicate_op177_write_state2 = ap_const_boolean_1)) or ((rxEng_optionalFields_2_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state2 = ap_const_boolean_1)) or ((rxEng_dataOffsetFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op44_read_state1, io_acc_block_signal_op121, ap_predicate_op121_read_state1, ap_predicate_op124_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op121 = ap_const_logic_0) and (ap_predicate_op121_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op124_read_state1 = ap_const_boolean_1)) or ((rxEng_dataBuffer3b_V_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rxEng_optionalFields_2_full_n, ap_predicate_op177_write_state2, rxEng_dataOffsetFifo_1_full_n, ap_predicate_op228_write_state2, ap_predicate_op229_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((rxEng_optionalFields_2_full_n = ap_const_logic_0) and (ap_predicate_op177_write_state2 = ap_const_boolean_1)) or ((rxEng_optionalFields_2_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state2 = ap_const_boolean_1)) or ((rxEng_dataOffsetFifo_1_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rxEng_dataBuffer3_V_full_n, state_V_3_load_reg_1506_pp0_iter1_reg, ap_predicate_op254_write_state3, ap_predicate_op256_write_state3, ap_predicate_op258_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op256_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (ap_predicate_op254_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_V_full_n = ap_const_logic_0) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_2)));
    end process;


    ap_condition_109_assign_proc : process(state_V_3_load_reg_1506, tmp_reg_1636, tmp_502_reg_1640)
    begin
                ap_condition_109 <= ((state_V_3_load_reg_1506 = ap_const_lv2_0) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1));
    end process;


    ap_condition_1213_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_164_p3, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1213 <= ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_178_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_178 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_345_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_345 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_436_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_436 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18_assign_proc : process(state_V_3_load_reg_1506, tmp_499_reg_1539, tmp_reg_1636, tmp_502_reg_1640, tmp_509_reg_1627, or_ln563_reg_1673, ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233)
    begin
        if ((((tmp_499_reg_1539 = ap_const_lv1_1) and (tmp_509_reg_1627 = ap_const_lv1_1) and (state_V_3_load_reg_1506 = ap_const_lv2_1)) or ((state_V_3_load_reg_1506 = ap_const_lv2_0) and (or_ln563_reg_1673 = ap_const_lv1_1) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1)) or ((or_ln563_reg_1673 = ap_const_lv1_0) and (state_V_3_load_reg_1506 = ap_const_lv2_0) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1)))) then 
            ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 <= ap_const_lv1_1;
        else 
            ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 <= ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233;
        end if; 
    end process;


    ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18_assign_proc : process(state_V_3_load_reg_1506, tmp_499_reg_1539, tmp_reg_1636, tmp_502_reg_1640, tmp_509_reg_1627, or_ln563_reg_1673, ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268, select_ln566_fu_1475_p3, zext_ln563_fu_1471_p1, select_ln611_fu_1446_p3)
    begin
        if (((tmp_499_reg_1539 = ap_const_lv1_1) and (tmp_509_reg_1627 = ap_const_lv1_1) and (state_V_3_load_reg_1506 = ap_const_lv2_1))) then 
            ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 <= select_ln611_fu_1446_p3;
        elsif (((state_V_3_load_reg_1506 = ap_const_lv2_0) and (or_ln563_reg_1673 = ap_const_lv1_1) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1))) then 
            ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 <= zext_ln563_fu_1471_p1;
        elsif (((or_ln563_reg_1673 = ap_const_lv1_0) and (state_V_3_load_reg_1506 = ap_const_lv2_0) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1))) then 
            ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 <= select_ln566_fu_1475_p3;
        else 
            ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 <= ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_217 <= "X";
    ap_phi_reg_pp0_iter0_state_V_1_flag_5_i_reg_233 <= "X";
    ap_phi_reg_pp0_iter0_state_V_1_new_5_i_reg_268 <= "XX";

    ap_predicate_op121_read_state1_assign_proc : process(grp_nbreadreq_fu_164_p3, tmp_nbreadreq_fu_178_p4, ap_sig_allocacmp_state_V_3_load)
    begin
                ap_predicate_op121_read_state1 <= ((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0));
    end process;


    ap_predicate_op124_read_state1_assign_proc : process(grp_nbreadreq_fu_164_p3, tmp_nbreadreq_fu_178_p4, ap_sig_allocacmp_state_V_3_load)
    begin
                ap_predicate_op124_read_state1 <= ((tmp_nbreadreq_fu_178_p4 = ap_const_lv1_1) and (grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_0));
    end process;


    ap_predicate_op177_write_state2_assign_proc : process(state_V_3_load_reg_1506, tmp_499_reg_1539, or_ln582_reg_1559)
    begin
                ap_predicate_op177_write_state2 <= ((or_ln582_reg_1559 = ap_const_lv1_0) and (tmp_499_reg_1539 = ap_const_lv1_1) and (state_V_3_load_reg_1506 = ap_const_lv2_1));
    end process;


    ap_predicate_op228_write_state2_assign_proc : process(state_V_3_load_reg_1506, tmp_reg_1636, tmp_502_reg_1640, icmp_ln879_reg_1664, tmp_syn_V_reg_1649)
    begin
                ap_predicate_op228_write_state2 <= ((icmp_ln879_reg_1664 = ap_const_lv1_0) and (state_V_3_load_reg_1506 = ap_const_lv2_0) and (tmp_syn_V_reg_1649 = ap_const_lv1_1) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1));
    end process;


    ap_predicate_op229_write_state2_assign_proc : process(state_V_3_load_reg_1506, tmp_reg_1636, tmp_502_reg_1640, icmp_ln879_reg_1664, tmp_syn_V_reg_1649)
    begin
                ap_predicate_op229_write_state2 <= ((icmp_ln879_reg_1664 = ap_const_lv1_0) and (state_V_3_load_reg_1506 = ap_const_lv2_0) and (tmp_syn_V_reg_1649 = ap_const_lv1_1) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1));
    end process;


    ap_predicate_op254_write_state3_assign_proc : process(state_V_3_load_reg_1506_pp0_iter1_reg, tmp_499_reg_1539_pp0_iter1_reg, icmp_ln879_49_reg_1563_pp0_iter1_reg)
    begin
                ap_predicate_op254_write_state3 <= ((icmp_ln879_49_reg_1563_pp0_iter1_reg = ap_const_lv1_0) and (tmp_499_reg_1539_pp0_iter1_reg = ap_const_lv1_1) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op256_write_state3_assign_proc : process(state_V_3_load_reg_1506_pp0_iter1_reg, tmp_499_reg_1539_pp0_iter1_reg, icmp_ln879_49_reg_1563_pp0_iter1_reg)
    begin
                ap_predicate_op256_write_state3 <= ((icmp_ln879_49_reg_1563_pp0_iter1_reg = ap_const_lv1_1) and (tmp_499_reg_1539_pp0_iter1_reg = ap_const_lv1_1) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op258_write_state3_assign_proc : process(state_V_3_load_reg_1506_pp0_iter1_reg, tmp_reg_1636_pp0_iter1_reg, tmp_502_reg_1640_pp0_iter1_reg, icmp_ln879_reg_1664_pp0_iter1_reg)
    begin
                ap_predicate_op258_write_state3 <= ((state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_0) and (icmp_ln879_reg_1664_pp0_iter1_reg = ap_const_lv1_1) and (tmp_502_reg_1640_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_1636_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op44_read_state1_assign_proc : process(grp_nbreadreq_fu_164_p3, ap_sig_allocacmp_state_V_3_load)
    begin
                ap_predicate_op44_read_state1 <= ((grp_nbreadreq_fu_164_p3 = ap_const_lv1_1) and (ap_sig_allocacmp_state_V_3_load = ap_const_lv2_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_parseHeader_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_V_3_load_reg_1506, tmp_reg_1636, tmp_502_reg_1640, parseHeader, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217)
    begin
        if (((state_V_3_load_reg_1506 = ap_const_lv2_0) and (tmp_502_reg_1640 = ap_const_lv1_1) and (tmp_reg_1636 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_parseHeader_load <= ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217;
        else 
            ap_sig_allocacmp_parseHeader_load <= parseHeader;
        end if; 
    end process;


    ap_sig_allocacmp_state_V_3_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_V_3, ap_block_pp0_stage0, ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18, ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18)
    begin
        if (((ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_state_V_3_load <= ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18;
        else 
            ap_sig_allocacmp_state_V_3_load <= state_V_3;
        end if; 
    end process;

    bvh_d_index_1_fu_1018_p3 <= (rxEng_optionalFields_4_dout & ap_const_lv2_0);
    bvh_d_index_2_fu_936_p3 <= (dataOffset_V_1 & ap_const_lv2_0);
    bvh_d_index_fu_692_p3 <= (dataOffset_V_1 & ap_const_lv2_0);
    grp_fu_305_p4 <= rxEng_dataBuffer3b_V_dout(572 downto 512);
    grp_fu_315_p3 <= rxEng_dataBuffer3b_V_dout(576 downto 576);
    grp_nbreadreq_fu_164_p3 <= (0=>(rxEng_dataBuffer3b_V_empty_n), others=>'-');
    icmp_ln391_1_fu_488_p2 <= "0" when (zext_ln391_5_fu_484_p1 = ap_const_lv26_0) else "1";
    icmp_ln391_fu_410_p2 <= "0" when (zext_ln391_fu_406_p1 = ap_const_lv23_0) else "1";
    icmp_ln414_3_fu_722_p2 <= "0" when (zext_ln414_41_fu_718_p1 = ap_const_lv23_0) else "1";
    icmp_ln414_4_fu_836_p2 <= "0" when (zext_ln414_45_fu_832_p1 = ap_const_lv26_0) else "1";
    icmp_ln414_fu_564_p2 <= "1" when (unsigned(Lo_assign_fu_552_p3) > unsigned(ap_const_lv25_13F)) else "0";
    icmp_ln879_49_fu_674_p2 <= "1" when (dataOffset_V_1 = ap_const_lv4_0) else "0";
    icmp_ln879_fu_994_p2 <= "1" when (rxEng_optionalFields_4_dout = ap_const_lv4_0) else "0";
    io_acc_block_signal_op121 <= (rxEng_optionalFields_5_empty_n and rxEng_optionalFields_4_empty_n);
    lshr_ln391_1_fu_530_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln391_7_fu_520_p1(31-1 downto 0)))));
    lshr_ln391_fu_452_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln391_4_fu_442_p1(31-1 downto 0)))));
    lshr_ln414_14_fu_1158_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_36_fu_1154_p1(31-1 downto 0)))));
    lshr_ln414_15_fu_1253_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln414_38_fu_1249_p1(31-1 downto 0)))));
    lshr_ln414_16_fu_1308_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_40_fu_1304_p1(31-1 downto 0)))));
    lshr_ln414_17_fu_764_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln414_44_fu_754_p1(31-1 downto 0)))));
    lshr_ln414_18_fu_902_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_48_fu_886_p1(31-1 downto 0)))));
    lshr_ln414_fu_1103_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln414_34_fu_1099_p1(31-1 downto 0)))));
    lshr_ln647_19_fu_1077_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln647_22_fu_1068_p1(31-1 downto 0)))));
    lshr_ln647_20_fu_1126_p2 <= std_logic_vector(shift_right(unsigned(prevWord_keep_V),to_integer(unsigned('0' & zext_ln647_23_fu_1120_p1(31-1 downto 0)))));
    lshr_ln647_21_fu_1132_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln647_24_fu_1123_p1(31-1 downto 0)))));
    lshr_ln647_22_fu_1221_p2 <= std_logic_vector(shift_right(unsigned(prevWord_data_V),to_integer(unsigned('0' & zext_ln647_25_fu_1215_p1(31-1 downto 0)))));
    lshr_ln647_23_fu_1227_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln647_26_fu_1218_p1(31-1 downto 0)))));
    lshr_ln647_24_fu_1276_p2 <= std_logic_vector(shift_right(unsigned(prevWord_keep_V),to_integer(unsigned('0' & zext_ln647_27_fu_1270_p1(31-1 downto 0)))));
    lshr_ln647_25_fu_1282_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln647_28_fu_1273_p1(31-1 downto 0)))));
    lshr_ln647_26_fu_1329_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln647_29_fu_1325_p1(31-1 downto 0)))));
    lshr_ln647_27_fu_812_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln647_30_fu_808_p1(31-1 downto 0)))));
    lshr_ln647_fu_1071_p2 <= std_logic_vector(shift_right(unsigned(prevWord_data_V),to_integer(unsigned('0' & zext_ln647_fu_1065_p1(31-1 downto 0)))));
    or_ln563_fu_1012_p2 <= (xor_ln563_fu_1006_p2 or icmp_ln879_fu_994_p2);
    or_ln582_fu_662_p2 <= (xor_ln582_fu_656_p2 or headerWritten);
    or_ln611_fu_1442_p2 <= (p_Result_123_reg_1631 or icmp_ln879_49_reg_1563);
    p_Result_113_fu_1191_p2 <= (and_ln414_25_reg_1554 or and_ln414_24_fu_1185_p2);
    p_Result_123_fu_960_p2 <= "1" when (and_ln791_2_fu_954_p2 = ap_const_lv61_0) else "0";
    p_Result_124_fu_984_p1 <= rxEng_dataBuffer3b_V_dout(320 - 1 downto 0);
    p_Result_125_fu_1233_p2 <= (lshr_ln647_23_fu_1227_p2 and lshr_ln647_22_fu_1221_p2);
    p_Result_126_fu_1259_p2 <= (p_Result_125_fu_1233_p2 and lshr_ln414_15_fu_1253_p2);
    p_Result_127_fu_1288_p2 <= (lshr_ln647_25_fu_1282_p2 and lshr_ln647_24_fu_1276_p2);
    p_Result_128_fu_1314_p2 <= (p_Result_127_fu_1288_p2 and lshr_ln414_16_fu_1308_p2);
    p_Result_129_fu_1335_p2 <= (p_Val2_71_reg_1543 and lshr_ln647_26_fu_1329_p2);
    p_Result_130_fu_1394_p2 <= (and_ln414_30_fu_1389_p2 or and_ln414_29_fu_1383_p2);
    p_Result_131_fu_818_p2 <= (p_Val2_6_fu_782_p4 and lshr_ln647_27_fu_812_p2);
    p_Result_132_fu_1431_p2 <= (and_ln414_33_fu_1426_p2 or and_ln414_32_fu_1420_p2);
    p_Result_133_fu_1083_p2 <= (lshr_ln647_fu_1071_p2 and lshr_ln647_19_fu_1077_p2);
    p_Result_134_fu_1109_p2 <= (p_Result_133_fu_1083_p2 and lshr_ln414_fu_1103_p2);
    p_Result_135_fu_1138_p2 <= (lshr_ln647_21_fu_1132_p2 and lshr_ln647_20_fu_1126_p2);
    p_Result_136_fu_1164_p2 <= (p_Result_135_fu_1138_p2 and lshr_ln414_14_fu_1158_p2);
    p_Result_137_fu_1170_p2 <= (xor_ln391_reg_1529 and p_Result_134_fu_1109_p2);
    p_Result_138_fu_1175_p2 <= (xor_ln391_1_reg_1534 and p_Result_136_fu_1164_p2);
    p_Result_s_fu_1042_p2 <= "1" when (and_ln791_fu_1036_p2 = ap_const_lv61_0) else "0";
    p_Val2_6_fu_782_p4 <= rxEng_dataBuffer3b_V_dout(575 downto 512);
    p_Val2_71_fu_548_p1 <= rxEng_dataBuffer3b_V_dout(512 - 1 downto 0);

    rxEng_dataBuffer3_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_dataBuffer3_V_full_n, state_V_3_load_reg_1506_pp0_iter1_reg, ap_predicate_op254_write_state3, ap_predicate_op256_write_state3, ap_predicate_op258_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op256_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op254_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_2)))) then 
            rxEng_dataBuffer3_V_blk_n <= rxEng_dataBuffer3_V_full_n;
        else 
            rxEng_dataBuffer3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer3_V_din_assign_proc : process(ap_enable_reg_pp0_iter2, state_V_3_load_reg_1506_pp0_iter1_reg, ap_predicate_op254_write_state3, ap_predicate_op256_write_state3, ap_predicate_op258_write_state3, reg_323_pp0_iter1_reg, ap_block_pp0_stage0_01001, tmp_5_fu_1489_p4, tmp_4_fu_1498_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op258_write_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op256_write_state3 = ap_const_boolean_1)))) then 
            rxEng_dataBuffer3_V_din <= reg_323_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op254_write_state3 = ap_const_boolean_1))) then 
            rxEng_dataBuffer3_V_din <= tmp_4_fu_1498_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_2))) then 
            rxEng_dataBuffer3_V_din <= tmp_5_fu_1489_p4;
        else 
            rxEng_dataBuffer3_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_dataBuffer3_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, state_V_3_load_reg_1506_pp0_iter1_reg, ap_predicate_op254_write_state3, ap_predicate_op256_write_state3, ap_predicate_op258_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op258_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op256_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op254_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (state_V_3_load_reg_1506_pp0_iter1_reg = ap_const_lv2_2)))) then 
            rxEng_dataBuffer3_V_write <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer3b_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_dataBuffer3b_V_empty_n, ap_predicate_op44_read_state1, ap_predicate_op124_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op124_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)))) then 
            rxEng_dataBuffer3b_V_blk_n <= rxEng_dataBuffer3b_V_empty_n;
        else 
            rxEng_dataBuffer3b_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer3b_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op44_read_state1, ap_predicate_op124_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op124_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_dataBuffer3b_V_read <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3b_V_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataOffsetFifo_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_dataOffsetFifo_1_full_n, ap_predicate_op228_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op228_write_state2 = ap_const_boolean_1))) then 
            rxEng_dataOffsetFifo_1_blk_n <= rxEng_dataOffsetFifo_1_full_n;
        else 
            rxEng_dataOffsetFifo_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_dataOffsetFifo_1_din <= tmp_dataOffset_V_reg_1644;

    rxEng_dataOffsetFifo_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op228_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op228_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_dataOffsetFifo_1_write <= ap_const_logic_1;
        else 
            rxEng_dataOffsetFifo_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFields_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_optionalFields_2_full_n, ap_predicate_op177_write_state2, ap_predicate_op229_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op177_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op229_write_state2 = ap_const_boolean_1)))) then 
            rxEng_optionalFields_2_blk_n <= rxEng_optionalFields_2_full_n;
        else 
            rxEng_optionalFields_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFields_2_din_assign_proc : process(ap_predicate_op177_write_state2, ap_predicate_op229_write_state2, p_Result_124_reg_1658, tmp_V_fu_1196_p3, ap_condition_436)
    begin
        if ((ap_const_boolean_1 = ap_condition_436)) then
            if ((ap_predicate_op229_write_state2 = ap_const_boolean_1)) then 
                rxEng_optionalFields_2_din <= p_Result_124_reg_1658;
            elsif ((ap_predicate_op177_write_state2 = ap_const_boolean_1)) then 
                rxEng_optionalFields_2_din <= tmp_V_fu_1196_p3;
            else 
                rxEng_optionalFields_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rxEng_optionalFields_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_optionalFields_2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op177_write_state2, ap_predicate_op229_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op177_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op229_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_optionalFields_2_write <= ap_const_logic_1;
        else 
            rxEng_optionalFields_2_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFields_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_optionalFields_4_empty_n, ap_predicate_op121_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op121_read_state1 = ap_const_boolean_1))) then 
            rxEng_optionalFields_4_blk_n <= rxEng_optionalFields_4_empty_n;
        else 
            rxEng_optionalFields_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFields_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op121_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op121_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_optionalFields_4_read <= ap_const_logic_1;
        else 
            rxEng_optionalFields_4_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFields_5_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_optionalFields_5_empty_n, ap_predicate_op121_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op121_read_state1 = ap_const_boolean_1))) then 
            rxEng_optionalFields_5_blk_n <= rxEng_optionalFields_5_empty_n;
        else 
            rxEng_optionalFields_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFields_5_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op121_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op121_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_optionalFields_5_read <= ap_const_logic_1;
        else 
            rxEng_optionalFields_5_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln391_2_fu_430_p3 <= 
        sub_ln391_fu_424_p2 when (icmp_ln391_fu_410_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln391_3_fu_494_p3 <= 
        ap_const_lv7_3F when (icmp_ln391_1_fu_488_p2(0) = '1') else 
        sub_ln624_fu_470_p2;
    select_ln391_4_fu_508_p3 <= 
        sub_ln391_1_fu_502_p2 when (icmp_ln391_1_fu_488_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln391_fu_416_p3 <= 
        ap_const_lv10_1FF when (icmp_ln391_fu_410_p2(0) = '1') else 
        sub_ln623_fu_392_p2;
    select_ln414_21_fu_600_p3 <= 
        tmp_503_fu_590_p4 when (icmp_ln414_fu_564_p2(0) = '1') else 
        tmp_V_36_fu_560_p1;
    select_ln414_22_fu_608_p3 <= 
        ap_const_lv320_lc_11 when (icmp_ln414_fu_564_p2(0) = '1') else 
        ap_const_lv320_lc_12;
    select_ln414_23_fu_616_p3 <= 
        ap_const_lv320_lc_5 when (icmp_ln414_fu_564_p2(0) = '1') else 
        ap_const_lv320_lc_12;
    select_ln414_24_fu_728_p3 <= 
        ap_const_lv10_1FF when (icmp_ln414_3_fu_722_p2(0) = '1') else 
        sub_ln601_fu_704_p2;
    select_ln414_25_fu_1345_p3 <= 
        sub_ln414_fu_1340_p2 when (icmp_ln414_3_reg_1593(0) = '1') else 
        sub_ln601_reg_1587;
    select_ln414_26_fu_742_p3 <= 
        sub_ln414_14_fu_736_p2 when (icmp_ln414_3_fu_722_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln414_27_fu_1371_p3 <= 
        tmp_506_fu_1361_p4 when (icmp_ln414_3_reg_1593(0) = '1') else 
        shl_ln414_fu_1355_p2;
    select_ln414_28_fu_848_p3 <= 
        ap_const_lv7_3F when (icmp_ln414_4_fu_836_p2(0) = '1') else 
        sub_ln602_fu_776_p2;
    select_ln414_29_fu_856_p3 <= 
        sub_ln414_15_fu_842_p2 when (icmp_ln414_4_fu_836_p2(0) = '1') else 
        sub_ln602_fu_776_p2;
    select_ln414_30_fu_870_p3 <= 
        sub_ln414_16_fu_864_p2 when (icmp_ln414_4_fu_836_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln414_31_fu_1409_p3 <= 
        tmp_508_fu_1400_p4 when (icmp_ln414_4_reg_1605(0) = '1') else 
        shl_ln414_11_reg_1610;
    select_ln414_fu_582_p3 <= 
        st_fu_574_p3 when (icmp_ln414_fu_564_p2(0) = '1') else 
        tmp_V_36_fu_560_p1;
    select_ln566_fu_1475_p3 <= 
        ap_const_lv2_0 when (p_Result_s_reg_1677(0) = '1') else 
        ap_const_lv2_2;
    select_ln581_fu_642_p3 <= 
        optionalHeader_idx when (optionalHeader_ready(0) = '1') else 
        add_ln67_fu_636_p2;
    select_ln611_fu_1446_p3 <= 
        ap_const_lv2_0 when (or_ln611_fu_1442_p2(0) = '1') else 
        ap_const_lv2_2;
    shl_ln391_1_fu_524_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln391_6_fu_516_p1(31-1 downto 0)))));
    shl_ln391_fu_446_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln391_3_fu_438_p1(31-1 downto 0)))));
    shl_ln414_10_fu_758_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln414_43_fu_750_p1(31-1 downto 0)))));
    shl_ln414_11_fu_890_p2 <= std_logic_vector(shift_left(unsigned(p_Result_131_fu_818_p2),to_integer(unsigned('0' & zext_ln414_46_fu_878_p1(31-1 downto 0)))));
    shl_ln414_12_fu_896_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_47_fu_882_p1(31-1 downto 0)))));
    shl_ln414_fu_1355_p2 <= std_logic_vector(shift_left(unsigned(p_Result_129_fu_1335_p2),to_integer(unsigned('0' & zext_ln414_42_fu_1351_p1(31-1 downto 0)))));
    shl_ln791_1_fu_918_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv61_1),to_integer(unsigned('0' & zext_ln791_1_fu_914_p1(31-1 downto 0)))));
    shl_ln791_2_fu_948_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv61_1),to_integer(unsigned('0' & zext_ln791_2_fu_944_p1(31-1 downto 0)))));
    shl_ln791_fu_1030_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv61_1),to_integer(unsigned('0' & zext_ln791_fu_1026_p1(31-1 downto 0)))));
    st_fu_574_p3 <= (trunc_ln414_fu_570_p1 & ap_const_lv319_lc_1);
    state_V_3_load_load_fu_344_p1 <= ap_sig_allocacmp_state_V_3_load;
    sub_ln391_1_fu_502_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln624_fu_470_p2));
    sub_ln391_fu_424_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln623_fu_392_p2));
    sub_ln414_14_fu_736_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln601_fu_704_p2));
    sub_ln414_15_fu_842_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln602_fu_776_p2));
    sub_ln414_16_fu_864_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln602_fu_776_p2));
    sub_ln414_fu_1340_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln601_reg_1587));
    sub_ln601_fu_704_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln599_fu_688_p1));
    sub_ln602_fu_776_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln600_fu_700_p1));
    sub_ln623_fu_392_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln621_fu_376_p1));
    sub_ln624_fu_470_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln622_fu_388_p1));
    sub_ln647_11_fu_802_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln600_fu_700_p1));
    sub_ln647_fu_1320_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln599_reg_1575));
    tmp_4_fu_1498_p4 <= ((tmp_last_V_reg_1622_pp0_iter1_reg & p_Result_132_reg_1697) & p_Result_130_reg_1692);
    tmp_500_fu_398_p3 <= sub_ln623_fu_392_p2(9 downto 9);
    tmp_501_fu_476_p3 <= sub_ln624_fu_470_p2(6 downto 6);
    
    tmp_503_fu_590_p4_proc : process(select_ln414_fu_582_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(320+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(320+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable tmp_503_fu_590_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(320 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(9 - 1 downto 0) := ap_const_lv32_13F(9 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(9 - 1 downto 0) := ap_const_lv32_0(9 - 1 downto 0);
        v0_cpy := select_ln414_fu_582_p3;
        if (vlo_cpy(9 - 1 downto 0) > vhi_cpy(9 - 1 downto 0)) then
            vhi_cpy(9-1 downto 0) := std_logic_vector(320-1-unsigned(ap_const_lv32_0(9-1 downto 0)));
            vlo_cpy(9-1 downto 0) := std_logic_vector(320-1-unsigned(ap_const_lv32_13F(9-1 downto 0)));
            for tmp_503_fu_590_p4_i in 0 to 320-1 loop
                v0_cpy(tmp_503_fu_590_p4_i) := select_ln414_fu_582_p3(320-1-tmp_503_fu_590_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(9-1 downto 0)))));

        section := (others=>'0');
        section(9-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(9-1 downto 0)) - unsigned(vlo_cpy(9-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(320-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_503_fu_590_p4 <= resvalue(320-1 downto 0);
    end process;

    tmp_505_fu_710_p3 <= sub_ln601_fu_704_p2(9 downto 9);
    
    tmp_506_fu_1361_p4_proc : process(shl_ln414_fu_1355_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(512+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(512+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable tmp_506_fu_1361_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(512 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(9 - 1 downto 0) := ap_const_lv32_1FF(9 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(9 - 1 downto 0) := ap_const_lv32_0(9 - 1 downto 0);
        v0_cpy := shl_ln414_fu_1355_p2;
        if (vlo_cpy(9 - 1 downto 0) > vhi_cpy(9 - 1 downto 0)) then
            vhi_cpy(9-1 downto 0) := std_logic_vector(512-1-unsigned(ap_const_lv32_0(9-1 downto 0)));
            vlo_cpy(9-1 downto 0) := std_logic_vector(512-1-unsigned(ap_const_lv32_1FF(9-1 downto 0)));
            for tmp_506_fu_1361_p4_i in 0 to 512-1 loop
                v0_cpy(tmp_506_fu_1361_p4_i) := shl_ln414_fu_1355_p2(512-1-tmp_506_fu_1361_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(9-1 downto 0)))));

        section := (others=>'0');
        section(9-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(9-1 downto 0)) - unsigned(vlo_cpy(9-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(512-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_506_fu_1361_p4 <= resvalue(512-1 downto 0);
    end process;

    tmp_507_fu_824_p3 <= sub_ln602_fu_776_p2(6 downto 6);
    
    tmp_508_fu_1400_p4_proc : process(shl_ln414_11_reg_1610)
    variable vlo_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_508_fu_1400_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_3F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := shl_ln414_11_reg_1610;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_3F(6-1 downto 0)));
            for tmp_508_fu_1400_p4_i in 0 to 64-1 loop
                v0_cpy(tmp_508_fu_1400_p4_i) := shl_ln414_11_reg_1610(64-1-tmp_508_fu_1400_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(64-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_508_fu_1400_p4 <= resvalue(64-1 downto 0);
    end process;

    tmp_5_fu_1489_p4 <= ((ap_const_lv1_1 & p_Result_138_reg_1687) & p_Result_137_reg_1682);
    tmp_V_36_fu_560_p1 <= rxEng_dataBuffer3b_V_dout(320 - 1 downto 0);
    tmp_V_fu_1196_p3 <= 
        optionalHeader_heade when (optionalHeader_ready_1_reg_1510(0) = '1') else 
        p_Result_113_fu_1191_p2;
    tmp_last_V_fu_930_p2 <= "1" when (and_ln791_1_fu_924_p2 = ap_const_lv61_0) else "0";
    tmp_nbreadreq_fu_178_p4 <= (0=>(rxEng_optionalFields_5_empty_n and rxEng_optionalFields_4_empty_n), others=>'-');
    tmp_syn_V_fu_970_p1 <= rxEng_optionalFields_5_dout;
    trunc_ln1_fu_792_p4 <= rxEng_dataBuffer3b_V_dout(572 downto 512);
    trunc_ln414_fu_570_p1 <= rxEng_dataBuffer3b_V_dout(1 - 1 downto 0);
    trunc_ln537_fu_980_p1 <= rxEng_dataBuffer3b_V_dout(512 - 1 downto 0);
    xor_ln391_1_fu_542_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln391_3_fu_536_p2);
    xor_ln391_fu_464_p2 <= (ap_const_lv512_lc_10 xor and_ln391_fu_458_p2);
    xor_ln414_10_fu_1180_p2 <= (ap_const_lv320_lc_12 xor and_ln414_reg_1549);
    xor_ln414_11_fu_1243_p2 <= (zext_ln414_37_fu_1239_p1 xor ap_const_lv10_1FF);
    xor_ln414_12_fu_1298_p2 <= (zext_ln414_39_fu_1294_p1 xor ap_const_lv7_3F);
    xor_ln414_13_fu_1378_p2 <= (ap_const_lv512_lc_10 xor and_ln414_28_reg_1599);
    xor_ln414_14_fu_1415_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln414_31_reg_1616);
    xor_ln414_9_fu_1148_p2 <= (zext_ln414_35_fu_1144_p1 xor ap_const_lv7_3F);
    xor_ln414_fu_1093_p2 <= (zext_ln414_fu_1089_p1 xor ap_const_lv10_1FF);
    xor_ln563_fu_1006_p2 <= (grp_fu_315_p3 xor ap_const_lv1_1);
    xor_ln582_fu_656_p2 <= (ap_sig_allocacmp_parseHeader_load xor ap_const_lv1_1);
    xor_ln599_fu_1210_p2 <= (ap_const_lv9_1FF xor Lo_assign_2_reg_1568);
    xor_ln600_fu_1265_p2 <= (bvh_d_index_reg_1580 xor ap_const_lv6_3F);
    xor_ln621_fu_1060_p2 <= (ap_const_lv9_1FF xor Lo_assign_s_reg_1515);
    xor_ln622_fu_1115_p2 <= (ap_const_lv6_3F xor Lo_assign_1_reg_1522);
    zext_ln391_3_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_fu_416_p3),512));
    zext_ln391_4_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_2_fu_430_p3),512));
    zext_ln391_5_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_501_fu_476_p3),26));
    zext_ln391_6_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_3_fu_494_p3),64));
    zext_ln391_7_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_4_fu_508_p3),64));
    zext_ln391_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_500_fu_398_p3),23));
    zext_ln414_34_fu_1099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln414_fu_1093_p2),512));
    zext_ln414_35_fu_1144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln622_fu_1115_p2),7));
    zext_ln414_36_fu_1154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln414_9_fu_1148_p2),64));
    zext_ln414_37_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln599_fu_1210_p2),10));
    zext_ln414_38_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln414_11_fu_1243_p2),512));
    zext_ln414_39_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln600_fu_1265_p2),7));
    zext_ln414_40_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln414_12_fu_1298_p2),64));
    zext_ln414_41_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_505_fu_710_p3),23));
    zext_ln414_42_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_25_fu_1345_p3),512));
    zext_ln414_43_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_24_fu_728_p3),512));
    zext_ln414_44_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_26_fu_742_p3),512));
    zext_ln414_45_fu_832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_507_fu_824_p3),26));
    zext_ln414_46_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_29_fu_856_p3),64));
    zext_ln414_47_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_28_fu_848_p3),64));
    zext_ln414_48_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_30_fu_870_p3),64));
    zext_ln414_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln621_fu_1060_p2),10));
    zext_ln563_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln563_reg_1668),2));
    zext_ln599_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_2_fu_680_p3),10));
    zext_ln600_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_fu_692_p3),7));
    zext_ln621_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_s_fu_368_p3),10));
    zext_ln622_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_1_fu_380_p3),7));
    zext_ln647_22_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_s_reg_1515),512));
    zext_ln647_23_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_1_reg_1522),64));
    zext_ln647_24_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_1_reg_1522),64));
    zext_ln647_25_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_2_reg_1568),512));
    zext_ln647_26_fu_1218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_2_reg_1568),512));
    zext_ln647_27_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_1580),64));
    zext_ln647_28_fu_1273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_1580),64));
    zext_ln647_29_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln647_fu_1320_p2),512));
    zext_ln647_30_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln647_11_fu_802_p2),64));
    zext_ln647_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_s_reg_1515),512));
    zext_ln791_1_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_fu_692_p3),61));
    zext_ln791_2_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_2_fu_936_p3),61));
    zext_ln791_fu_1026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_1_fu_1018_p3),61));
end behav;
