Date Wed Nov GMT Server NCSA Content type text html Last modified Wed Nov GMT Content length Intelligent DRAM IRAM Intelligent DRAM IRAM Computer Science Division University California BerkeleyPEOPLEPUBLICATIONSCALENDARLINKSLOCALWORKINGHOMEMAILCSUCBProject Overview Microprocessors and memories are made distinct manufacturing lines yielding transistor microprocessors and transistor DRAMs One the biggest performance challenge today the speed mismatch between the microprocessors and memory address this challenge predict that over the next decade processors and memory will merged onto single chip Not only will this narrow altogether remove the processor memory performance gap will have the following additional benefits provide ideal building block for parallel processing amortize the costs fabrication lines and better utilize the phenomenal number transistors that can placed single chip Let dub IRAM standing for Intelligent RAM since most transistors this merged chip will devoted memory Whereas current microprocessors rely hundreds wires connect external memory chips IRAMs will need more than computer network connections and power plug All input output devices will linked them via networks will other IRAMs they need more memory they get more processing power well and vice versa arrangement that will keep the memory capacity and processor speed balance single gigabit IRAM should have internal memory bandwidth nearly gigabits per second bits hundredfold increase over the fastest computers today Off chip accesses will over gigabit per second serial links Hence the fastest programs will keep most memory accesses within single IRAM rewarding compact representations code and data History The initial efforts the IRAM project were undertaken during the Spring offerring Berkeley This advanced graduate course led Prof David Patterson examined the design hardware and software that based the traditional separation the memory and the processor The course web page contains considerable amount useful information including copies slides from many guest speakers well the results from three sets projects performed more than dozen graduate students earlier discussion that helped lead the development this course can found the article Microprocessors Dave Patterson the September issue pages Scientific American Related Work IRAM large improvement memory system bandwidth has significant potential for helpng configurable systems achieve their full performance potential Configurable systems offer improved performance adapting processing capabilities application specific needs But making the processing portion application faster conventional memory system will more and more drag performance Memory bandwidth also the performance bottleneck rapid reprogramming the configurable elements For these reasons the IRAM group working closely with the BRASS Berkeley Reconfigurable Architecture Systems and Software group headed Prof John Wawrzynek IRAM Index PeoplePublicationsCalendarUseful LinksLocal Directory You must Berkeley access this directory Working Directory You must part the IRAM BRASS groups access this directory You can always return this page clicking the IRAM icon The IRAM Project part the Computer Science divisionat the University California Berkeley Questions comments about these pages Send mail Last modified nov This page maintained Richard Fromm rfromm berkeley edu 