

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Dec 10 16:18:25 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3753783|  3832463|  3753784|  3832464|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  112896|  112896|         9|          -|          -|  12544|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	11  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !87

ST_1: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !93

ST_1: stg_16 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: sound_in [1/1] 2.71ns
:5  %sound_in = alloca [12544 x float], align 16

ST_1: stg_18 [1/1] 1.57ns
:6  br label %1


 <State 2>: 4.38ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i14 [ 0, %0 ], [ %i_8, %2 ]

ST_2: exitcond [1/1] 2.21ns
:1  %exitcond = icmp eq i14 %i, -3840

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)

ST_2: i_8 [1/1] 1.96ns
:3  %i_8 = add i14 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp_V_1 [1/1] 4.38ns
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_2: val_assign [2/2] 0.00ns
:0  %val_assign = call fastcc i1 @dut_mfcc([12544 x float]* %sound_in)


 <State 3>: 4.38ns
ST_3: tmp_V_2 [1/1] 4.38ns
:1  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)


 <State 4>: 6.41ns
ST_4: p_Result_s [1/1] 0.00ns
:2  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_V_2, i32 %tmp_V_1)

ST_4: tmp_s [6/6] 6.41ns
:3  %tmp_s = uitofp i64 %p_Result_s to float


 <State 5>: 6.41ns
ST_5: tmp_s [5/6] 6.41ns
:3  %tmp_s = uitofp i64 %p_Result_s to float


 <State 6>: 6.41ns
ST_6: tmp_s [4/6] 6.41ns
:3  %tmp_s = uitofp i64 %p_Result_s to float


 <State 7>: 6.41ns
ST_7: tmp_s [3/6] 6.41ns
:3  %tmp_s = uitofp i64 %p_Result_s to float


 <State 8>: 6.41ns
ST_8: tmp_s [2/6] 6.41ns
:3  %tmp_s = uitofp i64 %p_Result_s to float


 <State 9>: 6.41ns
ST_9: tmp_s [1/6] 6.41ns
:3  %tmp_s = uitofp i64 %p_Result_s to float


 <State 10>: 2.71ns
ST_10: tmp_63 [1/1] 0.00ns
:4  %tmp_63 = zext i14 %i to i64

ST_10: sound_in_addr [1/1] 0.00ns
:5  %sound_in_addr = getelementptr inbounds [12544 x float]* %sound_in, i64 0, i64 %tmp_63

ST_10: stg_36 [1/1] 2.71ns
:6  store float %tmp_s, float* %sound_in_addr, align 4

ST_10: stg_37 [1/1] 0.00ns
:7  br label %1


 <State 11>: 8.26ns
ST_11: val_assign [1/2] 3.89ns
:0  %val_assign = call fastcc i1 @dut_mfcc([12544 x float]* %sound_in)

ST_11: tmp_V [1/1] 0.00ns
:1  %tmp_V = zext i1 %val_assign to i32

ST_11: stg_40 [1/1] 4.38ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)

ST_11: stg_41 [1/1] 0.00ns
:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hamming]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xn_input_M_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xk_output_M_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xk_output_M_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ melfb]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pp_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ training_data_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_12        (specinterface    ) [ 000000000000]
stg_13        (specinterface    ) [ 000000000000]
stg_14        (specbitsmap      ) [ 000000000000]
stg_15        (specbitsmap      ) [ 000000000000]
stg_16        (spectopmodule    ) [ 000000000000]
sound_in      (alloca           ) [ 001111111111]
stg_18        (br               ) [ 011111111110]
i             (phi              ) [ 001111111110]
exitcond      (icmp             ) [ 001111111110]
empty         (speclooptripcount) [ 000000000000]
i_8           (add              ) [ 011111111110]
stg_23        (br               ) [ 000000000000]
tmp_V_1       (read             ) [ 000110000000]
tmp_V_2       (read             ) [ 000010000000]
p_Result_s    (bitconcatenate   ) [ 000001111100]
tmp_s         (uitofp           ) [ 000000000010]
tmp_63        (zext             ) [ 000000000000]
sound_in_addr (getelementptr    ) [ 000000000000]
stg_36        (store            ) [ 000000000000]
stg_37        (br               ) [ 011111111110]
val_assign    (call             ) [ 000000000000]
tmp_V         (zext             ) [ 000000000000]
stg_40        (write            ) [ 000000000000]
stg_41        (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hamming">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hamming"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xn_input_M_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn_input_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xk_output_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk_output_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xk_output_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk_output_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="melfb">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="melfb"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pp_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="hls_sin_cos_K0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hls_sin_cos_K1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="hls_sin_cos_K2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="training_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_mfcc"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="sound_in_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sound_in/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/2 tmp_V_2/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="stg_40_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_40/11 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sound_in_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="14" slack="0"/>
<pin id="85" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sound_in_addr/10 "/>
</bind>
</comp>

<comp id="87" class="1004" name="stg_36_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_36/10 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="1"/>
<pin id="94" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_dut_mfcc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="0" index="7" bw="40" slack="0"/>
<pin id="113" dir="0" index="8" bw="30" slack="0"/>
<pin id="114" dir="0" index="9" bw="23" slack="0"/>
<pin id="115" dir="0" index="10" bw="15" slack="0"/>
<pin id="116" dir="0" index="11" bw="6" slack="0"/>
<pin id="117" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="0" index="1" bw="13" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_8_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_Result_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="32" slack="2"/>
<pin id="148" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_63_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="8"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/11 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_8_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="0"/>
<pin id="166" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_V_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2"/>
<pin id="171" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_V_2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="p_Result_s_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_s_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="54" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="62" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="60" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="81" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="136"><net_src comp="96" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="96" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="154"><net_src comp="92" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="159"><net_src comp="104" pin="12"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="167"><net_src comp="138" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="172"><net_src comp="68" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="177"><net_src comp="68" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="182"><net_src comp="144" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="187"><net_src comp="129" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="87" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {11 }
	Port: xn_input_M_real | {2 11 }
	Port: xk_output_M_real | {2 11 }
	Port: xk_output_M_imag | {2 11 }
 - Input state : 
	Port: dut : strm_in_V_V | {2 3 }
	Port: dut : hamming | {2 11 }
	Port: dut : xn_input_M_real | {2 11 }
	Port: dut : xk_output_M_real | {2 11 }
	Port: dut : xk_output_M_imag | {2 11 }
	Port: dut : melfb | {2 11 }
	Port: dut : pp_V | {2 11 }
	Port: dut : hls_sin_cos_K0_V | {2 11 }
	Port: dut : hls_sin_cos_K1_V | {2 11 }
	Port: dut : hls_sin_cos_K2_V | {2 11 }
	Port: dut : training_data_V | {2 11 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_8 : 1
		stg_23 : 2
	State 3
	State 4
		tmp_s : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sound_in_addr : 1
		stg_36 : 2
	State 11
		tmp_V : 1
		stg_40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|---------|
| Operation|   Functional Unit   |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|---------|
|   call   | grp_dut_mfcc_fu_104 |   111   |    54   |  96.324 |  19376  |  19454  |
|----------|---------------------|---------|---------|---------|---------|---------|
|  uitofp  |      grp_fu_129     |    0    |    0    |    0    |   340   |   554   |
|----------|---------------------|---------|---------|---------|---------|---------|
|    add   |      i_8_fu_138     |    0    |    0    |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|---------|---------|
|   icmp   |   exitcond_fu_132   |    0    |    0    |    0    |    0    |    5    |
|----------|---------------------|---------|---------|---------|---------|---------|
|   read   |    grp_read_fu_68   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|---------|
|   write  |  stg_40_write_fu_74 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|---------|
|bitconcatenate|  p_Result_s_fu_144  |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|---------|
|   zext   |    tmp_63_fu_151    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_V_fu_156    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|---------|
|   Total  |                     |   111   |    54   |  96.324 |  19716  |  20027  |
|----------|---------------------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|     hamming    |    1   |    0   |    0   |
|hls_sin_cos_K0_V|    -   |   30   |   150  |
|hls_sin_cos_K1_V|    -   |   23   |   115  |
|hls_sin_cos_K2_V|    -   |   15   |   75   |
|      melfb     |    8   |    0   |    0   |
|      pp_V      |    0   |   40   |    4   |
|    sound_in    |   32   |    0   |    0   |
| training_data_V|    6   |    0   |    0   |
|xk_output_M_imag|   32   |    0   |    0   |
|xk_output_M_real|   32   |    0   |    0   |
| xn_input_M_real|   32   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |   143  |   108  |   344  |
+----------------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_8_reg_164   |   14   |
|     i_reg_92     |   14   |
|p_Result_s_reg_179|   64   |
|  tmp_V_1_reg_169 |   32   |
|  tmp_V_2_reg_174 |   32   |
|   tmp_s_reg_184  |   32   |
+------------------+--------+
|       Total      |   188  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  i_reg_92  |  p0  |   2  |  14  |   28   ||    14   |
| grp_fu_129 |  p0  |   2  |  64  |   128  ||    64   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   156  ||  3.142  ||    78   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   111  |   54   |   96   |  19716 |  20027 |
|   Memory  |   143  |    -   |    -   |   108  |   344  |
|Multiplexer|    -   |    -   |    3   |    -   |   78   |
|  Register |    -   |    -   |    -   |   188  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   254  |   54   |   99   |  20012 |  20449 |
+-----------+--------+--------+--------+--------+--------+
