INFO: [VRFC 10-2263] Analyzing Verilog file "/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/subfn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/total_fn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sim_1/new/func_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
