<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::ConvergingVLIWScheduler Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ConvergingVLIWScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::ConvergingVLIWScheduler" --><!-- doxytag: inherits="llvm::MachineSchedStrategy" -->
<p><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html" title="ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics to balance the schedule...">ConvergingVLIWScheduler</a> shrinks the unscheduled zone using heuristics to balance the schedule.  
 <a href="classllvm_1_1ConvergingVLIWScheduler.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ConvergingVLIWScheduler__inherit__graph.png" border="0" usemap="#llvm_1_1ConvergingVLIWScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ConvergingVLIWScheduler_inherit__map" id="llvm_1_1ConvergingVLIWScheduler_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="15,5,217,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ConvergingVLIWScheduler__coll__graph.png" border="0" usemap="#llvm_1_1ConvergingVLIWScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ConvergingVLIWScheduler_coll__map" id="llvm_1_1ConvergingVLIWScheduler_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="15,5,217,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1ConvergingVLIWScheduler-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><b>SchedCandidate</b></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the state used by <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html" title="ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics to balance the schedule...">ConvergingVLIWScheduler</a> heuristics, required for the lifetime of one invocation of <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy.">pickNode()</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><b>VLIWSchedBoundary</b></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Each Scheduling boundary is associated with ready queues. <br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a4ced6f2c647d28ee915250526ed8f3f5a40f7f0675083aaa0ae6f43946859c03b">TopQID</a> =  1, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a4ced6f2c647d28ee915250526ed8f3f5a0644396ca457428e0f89e799f32a1906">BotQID</a> =  2, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a4ced6f2c647d28ee915250526ed8f3f5a2ec88327b6f9d8705576e81f14e6a2fc">LogMaxQID</a> =  2
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both)  <a href="classllvm_1_1ConvergingVLIWScheduler.html#a4ced6f2c647d28ee915250526ed8f3f5">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">ConvergingVLIWScheduler</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#aef655ef720977fd68fbd4bf24b5ab3d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>.  <a href="#a3bee087d8d270d2eb8823dc5b9dd4e0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the scheduler's state after scheduling a node.  <a href="#ab76f5e165cdf261f940b854e739a789b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="#ad8c1e5b05c8d75032ef68b1282aef2b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="#a241c866b4c0500ad383acfd1d87d3983"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a79b797089947789681df45ea27014104">ReportPackets</a> ()</td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">pickNodeBidrectional</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate node from either the top or bottom queue.  <a href="#adb98e755dacbd7d91a9910fe4dcea63c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">SchedulingCost</a> (<a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, SchedCandidate &amp;Candidate, <a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta, <a class="el" href="classbool.html">bool</a> verbose)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Single point to compute overall scheduling cost.  <a href="#af64a330eb150020132eb5c092cb3f454"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CandResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ae5417fc48b8edec3f301038df41a03f3">pickNodeFromQueue</a> (<a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, SchedCandidate &amp;Candidate)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate from the top queue.  <a href="#ae5417fc48b8edec3f301038df41a03f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#afec35bee0d5627e1af26c329a8ff7515">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *<a class="el" href="namespacellvm.html#a34befc12d1e11eb797ec00299fb094a6a82ecc7890a8cf650b7b01b7af3b0d8fa">Label</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="el" href="Mips16ISelLowering_8cpp.html#a2748566f4c443ee77aa831e63dbb5ebe">P</a>=<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>())</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html" title="ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics to balance the schedule...">ConvergingVLIWScheduler</a> shrinks the unscheduled zone using heuristics to balance the schedule. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00109">109</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>
</div><hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a4ced6f2c647d28ee915250526ed8f3f5"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::@225" ref="a4ced6f2c647d28ee915250526ed8f3f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both) </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4ced6f2c647d28ee915250526ed8f3f5a40f7f0675083aaa0ae6f43946859c03b"></a><!-- doxytag: member="TopQID" ref="a4ced6f2c647d28ee915250526ed8f3f5a40f7f0675083aaa0ae6f43946859c03b" args="" -->TopQID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4ced6f2c647d28ee915250526ed8f3f5a0644396ca457428e0f89e799f32a1906"></a><!-- doxytag: member="BotQID" ref="a4ced6f2c647d28ee915250526ed8f3f5a0644396ca457428e0f89e799f32a1906" args="" -->BotQID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4ced6f2c647d28ee915250526ed8f3f5a2ec88327b6f9d8705576e81f14e6a2fc"></a><!-- doxytag: member="LogMaxQID" ref="a4ced6f2c647d28ee915250526ed8f3f5a2ec88327b6f9d8705576e81f14e6a2fc" args="" -->LogMaxQID</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00200">200</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aeb7ccdb955d8d00eb2e06f255a5da223"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler" ref="aeb7ccdb955d8d00eb2e06f255a5da223" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00206">206</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="aef655ef720977fd68fbd4bf24b5ab3d8"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::initialize" ref="aef655ef720977fd68fbd4bf24b5ab3d8" args="(ScheduleDAGMI *dag) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">ConvergingVLIWScheduler::initialize</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00198">198</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00711">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00068">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00078">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00169">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a3bee087d8d270d2eb8823dc5b9dd4e0e"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::pickNode" ref="a3bee087d8d270d2eb8823dc5b9dd4e0e" args="(bool &amp;IsTopNode) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">ConvergingVLIWScheduler::pickNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00639">639</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00288">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="MachineScheduler_8h_source.html#l00402">llvm::ScheduleDAGMILive::getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00398">llvm::ScheduleDAGMILive::getTopRPTracker()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00476">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00473">llvm::SUnit::isTopReady()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00581">pickNodeBidrectional()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">pickNodeFromQueue()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00287">llvm::ScheduleDAGMI::top()</a>.</p>

</div>
</div>
<a class="anchor" id="adb98e755dacbd7d91a9910fe4dcea63c"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::pickNodeBidrectional" ref="adb98e755dacbd7d91a9910fe4dcea63c" args="(bool &amp;IsTopNode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">ConvergingVLIWScheduler::pickNodeBidrectional</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pick the best candidate node from either the top or bottom queue. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00581">581</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00402">llvm::ScheduleDAGMILive::getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00398">llvm::ScheduleDAGMILive::getTopRPTracker()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">pickNodeFromQueue()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00639">pickNode()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5417fc48b8edec3f301038df41a03f3"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::pickNodeFromQueue" ref="ae5417fc48b8edec3f301038df41a03f3" args="(ReadyQueue &amp;Q, const RegPressureTracker &amp;RPTracker, SchedCandidate &amp;Candidate)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ConvergingVLIWScheduler::CandResult <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ae5417fc48b8edec3f301038df41a03f3">ConvergingVLIWScheduler::pickNodeFromQueue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td>
          <td class="paramname"><em>RPTracker</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pick the best candidate from the top queue. </p>
<p>TODO: getMaxPressureDelta results can be mostly cached for each <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> during DAG building. To adjust for the current scheduling location we need to maintain the number of vreg uses remaining to be top-scheduled. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">536</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00497">llvm::ReadyQueue::begin()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00501">llvm::ReadyQueue::dump()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00499">llvm::ReadyQueue::end()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00407">llvm::ScheduleDAGMILive::getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00405">llvm::ScheduleDAGMILive::getRegPressure()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="RegisterPressure_8h_source.html#l00032">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00470">SchedulingCost()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00412">traceCandidate()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00639">pickNode()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00581">pickNodeBidrectional()</a>.</p>

</div>
</div>
<a class="anchor" id="a241c866b4c0500ad383acfd1d87d3983"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::releaseBottomNode" ref="a241c866b4c0500ad383acfd1d87d3983" args="(SUnit *SU) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">ConvergingVLIWScheduler::releaseBottomNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00241">241</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00318">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a class="anchor" id="ad8c1e5b05c8d75032ef68b1282aef2b2"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::releaseTopNode" ref="ad8c1e5b05c8d75032ef68b1282aef2b2" args="(SUnit *SU) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">ConvergingVLIWScheduler::releaseTopNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00224">224</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00317">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a class="anchor" id="a79b797089947789681df45ea27014104"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::ReportPackets" ref="a79b797089947789681df45ea27014104" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a79b797089947789681df45ea27014104">llvm::ConvergingVLIWScheduler::ReportPackets</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00220">220</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab76f5e165cdf261f940b854e739a789b"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::schedNode" ref="ab76f5e165cdf261f940b854e739a789b" args="(SUnit *SU, bool IsTopNode) override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">ConvergingVLIWScheduler::schedNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Update the scheduler's state after scheduling a node. </p>
<p>This is the same node that was just returned by <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy.">pickNode()</a>. However, <a class="el" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMI to provide more context and override the top-level schedule() drive...">VLIWMachineScheduler</a> needs to update it's state based on the current cycle before <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> does. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00687">687</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00318">llvm::SUnit::BotReadyCycle</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00317">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a class="anchor" id="af64a330eb150020132eb5c092cb3f454"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::SchedulingCost" ref="af64a330eb150020132eb5c092cb3f454" args="(ReadyQueue &amp;Q, SUnit *SU, SchedCandidate &amp;Candidate, RegPressureDelta &amp;Delta, bool verbose)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">ConvergingVLIWScheduler::SchedulingCost</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;&#160;</td>
          <td class="paramname"><em>Delta</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>verbose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Single point to compute overall scheduling cost. </p>
<p>TODO: More heuristics will be used soon. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00470">470</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00178">llvm::RegPressureDelta::CriticalMax</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00177">llvm::RegPressureDelta::Excess</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00466">FactorOne</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00431">llvm::SUnit::getHeight()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00482">llvm::ReadyQueue::getID()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00427">getSingleUnscheduledPred()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00445">getSingleUnscheduledSucc()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00103">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00304">llvm::SUnit::isScheduleHigh</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00463">PriorityOne</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00464">PriorityTwo</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00465">ScaleTwo</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>, and <a class="el" href="HexagonMachineScheduler_8h_source.html#l00201">TopQID</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">pickNodeFromQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="afec35bee0d5627e1af26c329a8ff7515"></a><!-- doxytag: member="llvm::ConvergingVLIWScheduler::traceCandidate" ref="afec35bee0d5627e1af26c329a8ff7515" args="(const char *Label, const ReadyQueue &amp;Q, SUnit *SU, PressureChange P=PressureChange())" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#afec35bee0d5627e1af26c329a8ff7515">ConvergingVLIWScheduler::traceCandidate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Label</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&#160;</td>
          <td class="paramname"><em>P</em> = <code><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00412">412</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00484">llvm::ReadyQueue::getName()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00096">llvm::PressureChange::getPSet()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00103">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00094">llvm::PressureChange::isValid()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">pickNodeFromQueue()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a></li>
<li><a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
