Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 03:50:46 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 17         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 6          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/CE_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/MOSI_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/bit_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/bit_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/bit_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/bit_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/OLEDrgb_0/inst/OLEDrgb_v1_0_S00_AXI_inst/aw_en_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/OLEDrgb_0/inst/spi/CE_reg/CLR, design_1_i/OLEDrgb_0/inst/spi/FSM_sequential_state_reg[0]/CLR, design_1_i/OLEDrgb_0/inst/spi/FSM_sequential_state_reg[1]/CLR, design_1_i/OLEDrgb_0/inst/spi/MOSI_reg/CLR, design_1_i/OLEDrgb_0/inst/spi/bit_cnt_reg[0]/CLR, design_1_i/OLEDrgb_0/inst/spi/bit_cnt_reg[1]/CLR, design_1_i/OLEDrgb_0/inst/spi/bit_cnt_reg[2]/CLR, design_1_i/OLEDrgb_0/inst/spi/bit_cnt_reg[3]/CLR, design_1_i/OLEDrgb_0/inst/spi/counter_reg[0]/CLR, design_1_i/OLEDrgb_0/inst/spi/counter_reg[1]/CLR, design_1_i/OLEDrgb_0/inst/spi/counter_reg[2]/CLR, design_1_i/OLEDrgb_0/inst/spi/counter_reg[3]/CLR, design_1_i/OLEDrgb_0/inst/spi/done_reg/CLR, design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[0]/CLR, design_1_i/OLEDrgb_0/inst/spi/shift_reg_reg[1]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on DC relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on PMODEN relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on RES relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on SCK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on SPI_EN relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on VCCEN relative to clock(s) clk_fpga_0
Related violations: <none>


