{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 11:10:26 2006 " "Info: Processing started: Fri Jan 27 11:10:26 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off config_controller -c config_controller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off config_controller -c config_controller" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_CPLD register dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[0\] register State_Done 12.3 ns " "Info: Slack time is 12.3 ns for clock \"clk_CPLD\" between source register \"dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[0\]\" and destination register \"State_Done\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "129.87 MHz 7.7 ns " "Info: Fmax is 129.87 MHz (period= 7.7 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.800 ns + Largest register register " "Info: + Largest register to register requirement is 16.800 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_CPLD 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_CPLD\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_CPLD 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_CPLD\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD destination 2.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_CPLD\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 104 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns State_Done 2 REG LC11 27 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC11; Fanout = 27; REG Node = 'State_Done'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "0.900 ns" { clk_CPLD State_Done } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 137 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns 100.00 % " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD State_Done } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Done } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD source 2.600 ns - Longest register " "Info: - Longest clock path from clock \"clk_CPLD\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 104 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC60 28 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC60; Fanout = 28; REG Node = 'dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "0.900 ns" { clk_CPLD dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } "" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns 100.00 % " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD State_Done } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Done } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.200 ns - " "Info: - Micro clock to output delay of source is 1.200 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns - " "Info: - Micro setup delay of destination is 2.000 ns" {  } { { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 137 3 0 } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD State_Done } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Done } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns - Longest register register " "Info: - Longest register to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[0\] 1 REG LC60 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC60; Fanout = 28; REG Node = 'dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } "" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.500 ns) 4.500 ns State_Done 2 REG LC11 27 " "Info: 2: + IC(2.000 ns) + CELL(2.500 ns) = 4.500 ns; Loc. = LC11; Fanout = 27; REG Node = 'State_Done'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "4.500 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] State_Done } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 137 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns 55.56 % " "Info: Total cell delay = 2.500 ns ( 55.56 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns 44.44 % " "Info: Total interconnect delay = 2.000 ns ( 44.44 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "4.500 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] State_Done } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.500 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] State_Done } { 0.000ns 2.000ns } { 0.000ns 2.500ns } } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD State_Done } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out State_Done } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "4.500 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] State_Done } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.500 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] State_Done } { 0.000ns 2.000ns } { 0.000ns 2.500ns } } }  } 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_CPLD register address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[16\] register counter_wrapped 2.9 ns " "Info: Minimum slack time is 2.9 ns for clock \"clk_CPLD\" between source register \"address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[16\]\" and destination register \"counter_wrapped\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.700 ns + Shortest register register " "Info: + Shortest register to register delay is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[16\] 1 REG LC46 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC46; Fanout = 4; REG Node = 'address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[16\]'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } "NODE_NAME" } "" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.000 ns) 2.700 ns counter_wrapped 2 REG LC50 2 " "Info: 2: + IC(1.700 ns) + CELL(1.000 ns) = 2.700 ns; Loc. = LC50; Fanout = 2; REG Node = 'counter_wrapped'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] counter_wrapped } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 141 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns 37.04 % " "Info: Total cell delay = 1.000 ns ( 37.04 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns 62.96 % " "Info: Total interconnect delay = 1.700 ns ( 62.96 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] counter_wrapped } { 0.0ns 1.7ns } { 0.0ns 1.0ns } } }  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.200 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.200 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_CPLD 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_CPLD\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_CPLD 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_CPLD\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD destination 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_CPLD\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 104 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns counter_wrapped 2 REG LC50 2 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC50; Fanout = 2; REG Node = 'counter_wrapped'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "0.900 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 141 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns 100.00 % " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } { 0.0ns 0.0ns 0.0ns } { 0.0ns 1.7ns 0.9ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD source 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_CPLD\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 104 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[16\] 2 REG LC46 4 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC46; Fanout = 4; REG Node = 'address_counter:The_Address_Counter\|lpm_counter:lpm_counter_component\|dffs\[16\]'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "0.900 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } "NODE_NAME" } "" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns 100.00 % " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } { 0.0ns 0.0ns 0.0ns } { 0.0ns 1.7ns 0.9ns } } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } { 0.0ns 0.0ns 0.0ns } { 0.0ns 1.7ns 0.9ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } { 0.0ns 0.0ns 0.0ns } { 0.0ns 1.7ns 0.9ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.200 ns - " "Info: - Micro clock to output delay of source is 1.200 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "1.000 ns + " "Info: + Micro hold delay of destination is 1.000 ns" {  } { { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 141 3 0 } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } { 0.0ns 0.0ns 0.0ns } { 0.0ns 1.7ns 0.9ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } { 0.0ns 0.0ns 0.0ns } { 0.0ns 1.7ns 0.9ns } } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.700 ns" { address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] counter_wrapped } { 0.0ns 1.7ns } { 0.0ns 1.0ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD counter_wrapped } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out counter_wrapped } { 0.0ns 0.0ns 0.0ns } { 0.0ns 1.7ns 0.9ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] } { 0.0ns 0.0ns 0.0ns } { 0.0ns 1.7ns 0.9ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "eek_an_error Apex_nSTATUS clk_CPLD 4.800 ns register " "Info: tsu for register \"eek_an_error\" (data pin = \"Apex_nSTATUS\", clock pin = \"clk_CPLD\") is 4.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.400 ns + Longest pin register " "Info: + Longest pin to register delay is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns Apex_nSTATUS 1 PIN PIN_40 3 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_40; Fanout = 3; PIN Node = 'Apex_nSTATUS'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { Apex_nSTATUS } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 106 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(2.500 ns) 5.400 ns eek_an_error 2 REG LC9 2 " "Info: 2: + IC(1.200 ns) + CELL(2.500 ns) = 5.400 ns; Loc. = LC9; Fanout = 2; REG Node = 'eek_an_error'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "3.700 ns" { Apex_nSTATUS eek_an_error } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 139 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns 77.78 % " "Info: Total cell delay = 4.200 ns ( 77.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns 22.22 % " "Info: Total interconnect delay = 1.200 ns ( 22.22 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "5.400 ns" { Apex_nSTATUS eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.400 ns" { Apex_nSTATUS Apex_nSTATUS~out eek_an_error } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.700ns 2.500ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 139 3 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD destination 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_CPLD\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 104 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns eek_an_error 2 REG LC9 2 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC9; Fanout = 2; REG Node = 'eek_an_error'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "0.900 ns" { clk_CPLD eek_an_error } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 139 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns 100.00 % " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out eek_an_error } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "5.400 ns" { Apex_nSTATUS eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.400 ns" { Apex_nSTATUS Apex_nSTATUS~out eek_an_error } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.700ns 2.500ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD eek_an_error } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out eek_an_error } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_CPLD Apex_DCLK dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[1\] 10.500 ns register " "Info: tco from clock \"clk_CPLD\" to destination pin \"Apex_DCLK\" through register \"dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[1\]\" is 10.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD source 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_CPLD\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 104 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[1\] 2 REG LC61 28 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC61; Fanout = 28; REG Node = 'dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[1\]'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "0.900 ns" { clk_CPLD dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } "" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns 100.00 % " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.200 ns + " "Info: + Micro clock to output delay of source is 1.200 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.700 ns + Longest register pin " "Info: + Longest register to pin delay is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[1\] 1 REG LC61 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC61; Fanout = 28; REG Node = 'dclk_divider:The_Dclk_Divider\|lpm_counter:lpm_counter_component\|dffs\[1\]'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } "" } } { "lpm_counter.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf" 262 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(3.400 ns) 5.400 ns dclk~8 2 COMB LC53 1 " "Info: 2: + IC(2.000 ns) + CELL(3.400 ns) = 5.400 ns; Loc. = LC53; Fanout = 1; COMB Node = 'dclk~8'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "5.400 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] dclk~8 } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 272 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 6.700 ns Apex_DCLK 3 PIN PIN_31 0 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 6.700 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'Apex_DCLK'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "1.300 ns" { dclk~8 Apex_DCLK } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 403 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns 70.15 % " "Info: Total cell delay = 4.700 ns ( 70.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns 29.85 % " "Info: Total interconnect delay = 2.000 ns ( 29.85 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "6.700 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] dclk~8 Apex_DCLK } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.700 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] dclk~8 Apex_DCLK } { 0.000ns 2.000ns 0.000ns } { 0.000ns 3.400ns 1.300ns } } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "6.700 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] dclk~8 Apex_DCLK } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.700 ns" { dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1] dclk~8 Apex_DCLK } { 0.000ns 2.000ns 0.000ns } { 0.000ns 3.400ns 1.300ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "sync_boot_sel Apex_boot_sel clk_CPLD -1.700 ns register " "Info: th for register \"sync_boot_sel\" (data pin = \"Apex_boot_sel\", clock pin = \"clk_CPLD\") is -1.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_CPLD destination 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk_CPLD\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 1.700 ns clk_CPLD 1 CLK PIN_37 31 " "Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = PIN_37; Fanout = 31; CLK Node = 'clk_CPLD'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { clk_CPLD } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 104 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 2.600 ns sync_boot_sel 2 REG LC26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC26; Fanout = 1; REG Node = 'sync_boot_sel'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "0.900 ns" { clk_CPLD sync_boot_sel } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 142 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns 100.00 % " "Info: Total cell delay = 2.600 ns ( 100.00 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD sync_boot_sel } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out sync_boot_sel } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "1.000 ns + " "Info: + Micro hold delay of destination is 1.000 ns" {  } { { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 142 3 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Apex_boot_sel 1 PIN PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_34; Fanout = 1; PIN Node = 'Apex_boot_sel'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "" { Apex_boot_sel } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 108 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.500 ns) 5.300 ns sync_boot_sel 2 REG LC26 1 " "Info: 2: + IC(1.700 ns) + CELL(2.500 ns) = 5.300 ns; Loc. = LC26; Fanout = 1; REG Node = 'sync_boot_sel'" {  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "4.200 ns" { Apex_boot_sel sync_boot_sel } "NODE_NAME" } "" } } { "config_controller.tdf" "" { Text "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/config_controller.tdf" 142 3 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns 67.92 % " "Info: Total cell delay = 3.600 ns ( 67.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns 32.08 % " "Info: Total interconnect delay = 1.700 ns ( 32.08 % )" {  } {  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "5.300 ns" { Apex_boot_sel sync_boot_sel } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.300 ns" { Apex_boot_sel Apex_boot_sel~out sync_boot_sel } { 0.000ns 0.000ns 1.700ns } { 0.000ns 1.100ns 2.500ns } } }  } 0}  } { { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "2.600 ns" { clk_CPLD sync_boot_sel } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.600 ns" { clk_CPLD clk_CPLD~out sync_boot_sel } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.700ns 0.900ns } } } { "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" "" { Report "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller_cmp.qrpt" Compiler "config_controller" "UNKNOWN" "V1" "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/db/config_controller.quartus_db" { Floorplan "D:/qdesigns_5_0/sub_designs/MAX_7064_FLASH_config_controller/" "" "5.300 ns" { Apex_boot_sel sync_boot_sel } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.300 ns" { Apex_boot_sel Apex_boot_sel~out sync_boot_sel } { 0.000ns 0.000ns 1.700ns } { 0.000ns 1.100ns 2.500ns } } }  } 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 11:10:27 2006 " "Info: Processing ended: Fri Jan 27 11:10:27 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
