
out/k60_gpio_demo.elf:     file format elf32-littlearm


Disassembly of section .vectortable:

00000000 <__vector_table>:
   0:	20000000 	andcs	r0, r0, r0
   4:	00000949 	andeq	r0, r0, r9, asr #18
	...
  40:	00000941 	andeq	r0, r0, r1, asr #18
  44:	00000941 	andeq	r0, r0, r1, asr #18
  48:	00000941 	andeq	r0, r0, r1, asr #18
  4c:	00000941 	andeq	r0, r0, r1, asr #18
  50:	00000941 	andeq	r0, r0, r1, asr #18
  54:	00000941 	andeq	r0, r0, r1, asr #18
  58:	00000941 	andeq	r0, r0, r1, asr #18
  5c:	00000941 	andeq	r0, r0, r1, asr #18
  60:	00000941 	andeq	r0, r0, r1, asr #18
  64:	00000941 	andeq	r0, r0, r1, asr #18
  68:	00000941 	andeq	r0, r0, r1, asr #18
  6c:	00000941 	andeq	r0, r0, r1, asr #18
  70:	00000941 	andeq	r0, r0, r1, asr #18
  74:	00000941 	andeq	r0, r0, r1, asr #18
  78:	00000941 	andeq	r0, r0, r1, asr #18
  7c:	00000941 	andeq	r0, r0, r1, asr #18
  80:	00000941 	andeq	r0, r0, r1, asr #18
  84:	00000941 	andeq	r0, r0, r1, asr #18
  88:	00000941 	andeq	r0, r0, r1, asr #18
  8c:	00000941 	andeq	r0, r0, r1, asr #18
  90:	00000941 	andeq	r0, r0, r1, asr #18
  94:	00000941 	andeq	r0, r0, r1, asr #18
  98:	00000941 	andeq	r0, r0, r1, asr #18
  9c:	00000941 	andeq	r0, r0, r1, asr #18
  a0:	00000941 	andeq	r0, r0, r1, asr #18
  a4:	00000941 	andeq	r0, r0, r1, asr #18
  a8:	00000941 	andeq	r0, r0, r1, asr #18
  ac:	00000941 	andeq	r0, r0, r1, asr #18
  b0:	00000941 	andeq	r0, r0, r1, asr #18
  b4:	00000941 	andeq	r0, r0, r1, asr #18
  b8:	00000941 	andeq	r0, r0, r1, asr #18
  bc:	00000941 	andeq	r0, r0, r1, asr #18
  c0:	00000941 	andeq	r0, r0, r1, asr #18
  c4:	00000941 	andeq	r0, r0, r1, asr #18
  c8:	00000941 	andeq	r0, r0, r1, asr #18
  cc:	00000941 	andeq	r0, r0, r1, asr #18
  d0:	00000941 	andeq	r0, r0, r1, asr #18
  d4:	00000941 	andeq	r0, r0, r1, asr #18
  d8:	00000941 	andeq	r0, r0, r1, asr #18
  dc:	00000941 	andeq	r0, r0, r1, asr #18
  e0:	00000941 	andeq	r0, r0, r1, asr #18
  e4:	00000941 	andeq	r0, r0, r1, asr #18
  e8:	00000941 	andeq	r0, r0, r1, asr #18
  ec:	00000941 	andeq	r0, r0, r1, asr #18
  f0:	00000941 	andeq	r0, r0, r1, asr #18
  f4:	00000941 	andeq	r0, r0, r1, asr #18
  f8:	00000941 	andeq	r0, r0, r1, asr #18
  fc:	00000941 	andeq	r0, r0, r1, asr #18
 100:	00000941 	andeq	r0, r0, r1, asr #18
 104:	00000941 	andeq	r0, r0, r1, asr #18
 108:	00000941 	andeq	r0, r0, r1, asr #18
 10c:	00000941 	andeq	r0, r0, r1, asr #18
 110:	00000941 	andeq	r0, r0, r1, asr #18
 114:	00000941 	andeq	r0, r0, r1, asr #18
 118:	00000941 	andeq	r0, r0, r1, asr #18
 11c:	00000941 	andeq	r0, r0, r1, asr #18
 120:	00000941 	andeq	r0, r0, r1, asr #18
 124:	00000941 	andeq	r0, r0, r1, asr #18
 128:	00000941 	andeq	r0, r0, r1, asr #18
 12c:	00000941 	andeq	r0, r0, r1, asr #18
 130:	00000941 	andeq	r0, r0, r1, asr #18
 134:	00000941 	andeq	r0, r0, r1, asr #18
 138:	00000941 	andeq	r0, r0, r1, asr #18
 13c:	00000941 	andeq	r0, r0, r1, asr #18
 140:	00000941 	andeq	r0, r0, r1, asr #18
 144:	00000941 	andeq	r0, r0, r1, asr #18
 148:	00000941 	andeq	r0, r0, r1, asr #18
 14c:	00000941 	andeq	r0, r0, r1, asr #18
 150:	00000941 	andeq	r0, r0, r1, asr #18
 154:	00000941 	andeq	r0, r0, r1, asr #18
 158:	00000941 	andeq	r0, r0, r1, asr #18
 15c:	00000941 	andeq	r0, r0, r1, asr #18
 160:	00000941 	andeq	r0, r0, r1, asr #18
 164:	00000941 	andeq	r0, r0, r1, asr #18
 168:	00000941 	andeq	r0, r0, r1, asr #18
 16c:	00000941 	andeq	r0, r0, r1, asr #18
 170:	00000941 	andeq	r0, r0, r1, asr #18
 174:	00000941 	andeq	r0, r0, r1, asr #18
 178:	00000941 	andeq	r0, r0, r1, asr #18
 17c:	00000941 	andeq	r0, r0, r1, asr #18
 180:	00000941 	andeq	r0, r0, r1, asr #18
 184:	00000941 	andeq	r0, r0, r1, asr #18
 188:	00000941 	andeq	r0, r0, r1, asr #18
 18c:	00000941 	andeq	r0, r0, r1, asr #18
 190:	00000941 	andeq	r0, r0, r1, asr #18
 194:	00000941 	andeq	r0, r0, r1, asr #18
 198:	00000941 	andeq	r0, r0, r1, asr #18
 19c:	00001059 	andeq	r1, r0, r9, asr r0
 1a0:	0000107d 	andeq	r1, r0, sp, ror r0
 1a4:	000010a1 	andeq	r1, r0, r1, lsr #1
 1a8:	000010c5 	andeq	r1, r0, r5, asr #1
 1ac:	000010e9 	andeq	r1, r0, r9, ror #1
 1b0:	00000941 	andeq	r0, r0, r1, asr #18
 1b4:	00000941 	andeq	r0, r0, r1, asr #18
 1b8:	00000941 	andeq	r0, r0, r1, asr #18
 1bc:	00000941 	andeq	r0, r0, r1, asr #18
 1c0:	00000941 	andeq	r0, r0, r1, asr #18
 1c4:	00000941 	andeq	r0, r0, r1, asr #18
 1c8:	00000941 	andeq	r0, r0, r1, asr #18
 1cc:	00000941 	andeq	r0, r0, r1, asr #18
 1d0:	00000941 	andeq	r0, r0, r1, asr #18
 1d4:	00000941 	andeq	r0, r0, r1, asr #18
 1d8:	00000941 	andeq	r0, r0, r1, asr #18
 1dc:	00000941 	andeq	r0, r0, r1, asr #18
 1e0:	00000941 	andeq	r0, r0, r1, asr #18
 1e4:	00000941 	andeq	r0, r0, r1, asr #18
 1e8:	00000941 	andeq	r0, r0, r1, asr #18
 1ec:	00000941 	andeq	r0, r0, r1, asr #18
 1f0:	00000941 	andeq	r0, r0, r1, asr #18
 1f4:	00000941 	andeq	r0, r0, r1, asr #18
 1f8:	00000941 	andeq	r0, r0, r1, asr #18
 1fc:	00000941 	andeq	r0, r0, r1, asr #18
 200:	00000941 	andeq	r0, r0, r1, asr #18
 204:	00000941 	andeq	r0, r0, r1, asr #18
 208:	00000941 	andeq	r0, r0, r1, asr #18
 20c:	00000941 	andeq	r0, r0, r1, asr #18
 210:	00000941 	andeq	r0, r0, r1, asr #18
 214:	00000941 	andeq	r0, r0, r1, asr #18
 218:	00000941 	andeq	r0, r0, r1, asr #18
 21c:	00000941 	andeq	r0, r0, r1, asr #18
 220:	00000941 	andeq	r0, r0, r1, asr #18
 224:	00000941 	andeq	r0, r0, r1, asr #18
 228:	00000941 	andeq	r0, r0, r1, asr #18
 22c:	00000941 	andeq	r0, r0, r1, asr #18
 230:	00000941 	andeq	r0, r0, r1, asr #18
 234:	00000941 	andeq	r0, r0, r1, asr #18
 238:	00000941 	andeq	r0, r0, r1, asr #18
 23c:	00000941 	andeq	r0, r0, r1, asr #18
 240:	00000941 	andeq	r0, r0, r1, asr #18
 244:	00000941 	andeq	r0, r0, r1, asr #18
 248:	00000941 	andeq	r0, r0, r1, asr #18
 24c:	00000941 	andeq	r0, r0, r1, asr #18
 250:	00000941 	andeq	r0, r0, r1, asr #18
 254:	00000941 	andeq	r0, r0, r1, asr #18
 258:	00000941 	andeq	r0, r0, r1, asr #18
 25c:	00000941 	andeq	r0, r0, r1, asr #18
 260:	00000941 	andeq	r0, r0, r1, asr #18
 264:	00000941 	andeq	r0, r0, r1, asr #18
 268:	00000941 	andeq	r0, r0, r1, asr #18
 26c:	00000941 	andeq	r0, r0, r1, asr #18
 270:	00000941 	andeq	r0, r0, r1, asr #18
 274:	00000941 	andeq	r0, r0, r1, asr #18
 278:	00000941 	andeq	r0, r0, r1, asr #18
 27c:	00000941 	andeq	r0, r0, r1, asr #18
 280:	00000941 	andeq	r0, r0, r1, asr #18
 284:	00000941 	andeq	r0, r0, r1, asr #18
 288:	00000941 	andeq	r0, r0, r1, asr #18
 28c:	00000941 	andeq	r0, r0, r1, asr #18
 290:	00000941 	andeq	r0, r0, r1, asr #18
 294:	00000941 	andeq	r0, r0, r1, asr #18
 298:	00000941 	andeq	r0, r0, r1, asr #18
 29c:	00000941 	andeq	r0, r0, r1, asr #18
 2a0:	00000941 	andeq	r0, r0, r1, asr #18
 2a4:	00000941 	andeq	r0, r0, r1, asr #18
 2a8:	00000941 	andeq	r0, r0, r1, asr #18
 2ac:	00000941 	andeq	r0, r0, r1, asr #18
 2b0:	00000941 	andeq	r0, r0, r1, asr #18
 2b4:	00000941 	andeq	r0, r0, r1, asr #18
 2b8:	00000941 	andeq	r0, r0, r1, asr #18
 2bc:	00000941 	andeq	r0, r0, r1, asr #18
 2c0:	00000941 	andeq	r0, r0, r1, asr #18
 2c4:	00000941 	andeq	r0, r0, r1, asr #18
 2c8:	00000941 	andeq	r0, r0, r1, asr #18
 2cc:	00000941 	andeq	r0, r0, r1, asr #18
 2d0:	00000941 	andeq	r0, r0, r1, asr #18
 2d4:	00000941 	andeq	r0, r0, r1, asr #18
 2d8:	00000941 	andeq	r0, r0, r1, asr #18
 2dc:	00000941 	andeq	r0, r0, r1, asr #18
 2e0:	00000941 	andeq	r0, r0, r1, asr #18
 2e4:	00000941 	andeq	r0, r0, r1, asr #18
 2e8:	00000941 	andeq	r0, r0, r1, asr #18
 2ec:	00000941 	andeq	r0, r0, r1, asr #18
 2f0:	00000941 	andeq	r0, r0, r1, asr #18
 2f4:	00000941 	andeq	r0, r0, r1, asr #18
 2f8:	00000941 	andeq	r0, r0, r1, asr #18
 2fc:	00000941 	andeq	r0, r0, r1, asr #18
 300:	00000941 	andeq	r0, r0, r1, asr #18
 304:	00000941 	andeq	r0, r0, r1, asr #18
 308:	00000941 	andeq	r0, r0, r1, asr #18
 30c:	00000941 	andeq	r0, r0, r1, asr #18
 310:	00000941 	andeq	r0, r0, r1, asr #18
 314:	00000941 	andeq	r0, r0, r1, asr #18
 318:	00000941 	andeq	r0, r0, r1, asr #18
 31c:	00000941 	andeq	r0, r0, r1, asr #18
 320:	00000941 	andeq	r0, r0, r1, asr #18
 324:	00000941 	andeq	r0, r0, r1, asr #18
 328:	00000941 	andeq	r0, r0, r1, asr #18
 32c:	00000941 	andeq	r0, r0, r1, asr #18
 330:	00000941 	andeq	r0, r0, r1, asr #18
 334:	00000941 	andeq	r0, r0, r1, asr #18
 338:	00000941 	andeq	r0, r0, r1, asr #18
 33c:	00000941 	andeq	r0, r0, r1, asr #18
 340:	00000941 	andeq	r0, r0, r1, asr #18
 344:	00000941 	andeq	r0, r0, r1, asr #18
 348:	00000941 	andeq	r0, r0, r1, asr #18
 34c:	00000941 	andeq	r0, r0, r1, asr #18
 350:	00000941 	andeq	r0, r0, r1, asr #18
 354:	00000941 	andeq	r0, r0, r1, asr #18
 358:	00000941 	andeq	r0, r0, r1, asr #18
 35c:	00000941 	andeq	r0, r0, r1, asr #18
 360:	00000941 	andeq	r0, r0, r1, asr #18
 364:	00000941 	andeq	r0, r0, r1, asr #18
 368:	00000941 	andeq	r0, r0, r1, asr #18
 36c:	00000941 	andeq	r0, r0, r1, asr #18
 370:	00000941 	andeq	r0, r0, r1, asr #18
 374:	00000941 	andeq	r0, r0, r1, asr #18
 378:	00000941 	andeq	r0, r0, r1, asr #18
 37c:	00000941 	andeq	r0, r0, r1, asr #18
 380:	00000941 	andeq	r0, r0, r1, asr #18
 384:	00000941 	andeq	r0, r0, r1, asr #18
 388:	00000941 	andeq	r0, r0, r1, asr #18
 38c:	00000941 	andeq	r0, r0, r1, asr #18
 390:	00000941 	andeq	r0, r0, r1, asr #18
 394:	00000941 	andeq	r0, r0, r1, asr #18
 398:	00000941 	andeq	r0, r0, r1, asr #18
 39c:	00000941 	andeq	r0, r0, r1, asr #18
 3a0:	00000941 	andeq	r0, r0, r1, asr #18
 3a4:	00000941 	andeq	r0, r0, r1, asr #18
 3a8:	00000941 	andeq	r0, r0, r1, asr #18
 3ac:	00000941 	andeq	r0, r0, r1, asr #18
 3b0:	00000941 	andeq	r0, r0, r1, asr #18
 3b4:	00000941 	andeq	r0, r0, r1, asr #18
 3b8:	00000941 	andeq	r0, r0, r1, asr #18
 3bc:	00000941 	andeq	r0, r0, r1, asr #18
 3c0:	00000941 	andeq	r0, r0, r1, asr #18
 3c4:	00000941 	andeq	r0, r0, r1, asr #18
 3c8:	00000941 	andeq	r0, r0, r1, asr #18
 3cc:	00000941 	andeq	r0, r0, r1, asr #18
 3d0:	00000941 	andeq	r0, r0, r1, asr #18
 3d4:	00000941 	andeq	r0, r0, r1, asr #18
 3d8:	00000941 	andeq	r0, r0, r1, asr #18
 3dc:	00000941 	andeq	r0, r0, r1, asr #18
 3e0:	00000941 	andeq	r0, r0, r1, asr #18
 3e4:	00000941 	andeq	r0, r0, r1, asr #18
 3e8:	00000941 	andeq	r0, r0, r1, asr #18
 3ec:	00000941 	andeq	r0, r0, r1, asr #18
 3f0:	00000941 	andeq	r0, r0, r1, asr #18
 3f4:	00000941 	andeq	r0, r0, r1, asr #18
 3f8:	00000941 	andeq	r0, r0, r1, asr #18
 3fc:	00000941 	andeq	r0, r0, r1, asr #18
 400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 40c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe

Disassembly of section .text:

00000800 <main>:
 * \param  void
 *
 * \return void
 */
int main(void)
{
     800:	b580      	push	{r7, lr}
     802:	af00      	add	r7, sp, #0
    init_gpio();
     804:	f000 f828 	bl	858 <init_gpio>
    //MOS_GPIO_Toggle (PTB,LED2);
    //MOS_GPIO_Output (PTB,LED2);
    while (1)
    {
        //toggle();
        delay();
     808:	f000 f802 	bl	810 <delay>
    }
     80c:	e7fc      	b.n	808 <main+0x8>
     80e:	bf00      	nop

00000810 <delay>:
 * \param  void
 *
 * \return void
 */
void delay(void)
{
     810:	b480      	push	{r7}
     812:	b083      	sub	sp, #12
     814:	af00      	add	r7, sp, #0
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
     816:	f04f 0300 	mov.w	r3, #0
     81a:	607b      	str	r3, [r7, #4]
     81c:	e011      	b.n	842 <delay+0x32>
  {
	for(j=0; j<300; j++)
     81e:	f04f 0300 	mov.w	r3, #0
     822:	603b      	str	r3, [r7, #0]
     824:	e004      	b.n	830 <delay+0x20>
      __asm__("nop");
     826:	bf00      	nop
{
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
  {
	for(j=0; j<300; j++)
     828:	683b      	ldr	r3, [r7, #0]
     82a:	f103 0301 	add.w	r3, r3, #1
     82e:	603b      	str	r3, [r7, #0]
     830:	683a      	ldr	r2, [r7, #0]
     832:	f240 132b 	movw	r3, #299	; 0x12b
     836:	429a      	cmp	r2, r3
     838:	d9f5      	bls.n	826 <delay+0x16>
 */
void delay(void)
{
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
     83a:	687b      	ldr	r3, [r7, #4]
     83c:	f103 0301 	add.w	r3, r3, #1
     840:	607b      	str	r3, [r7, #4]
     842:	687a      	ldr	r2, [r7, #4]
     844:	f242 730f 	movw	r3, #9999	; 0x270f
     848:	429a      	cmp	r2, r3
     84a:	d9e8      	bls.n	81e <delay+0xe>
  {
	for(j=0; j<300; j++)
      __asm__("nop");
  }
}
     84c:	f107 070c 	add.w	r7, r7, #12
     850:	46bd      	mov	sp, r7
     852:	bc80      	pop	{r7}
     854:	4770      	bx	lr
     856:	bf00      	nop

00000858 <init_gpio>:

void init_gpio(void)
{
     858:	b580      	push	{r7, lr}
     85a:	b082      	sub	sp, #8
     85c:	af02      	add	r7, sp, #8
    gpio_init_struct.GPIO_PTx = PTB;
     85e:	f240 0314 	movw	r3, #20
     862:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     866:	f24f 0240 	movw	r2, #61504	; 0xf040
     86a:	f2c4 020f 	movt	r2, #16399	; 0x400f
     86e:	601a      	str	r2, [r3, #0]
    gpio_init_struct.GPIO_Pins = LED2;
     870:	f240 0314 	movw	r3, #20
     874:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     878:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     87c:	605a      	str	r2, [r3, #4]
    gpio_init_struct.GPIO_Dir = DIR_OUTPUT;
     87e:	f240 0314 	movw	r3, #20
     882:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     886:	f04f 0201 	mov.w	r2, #1
     88a:	731a      	strb	r2, [r3, #12]
    gpio_init_struct.GPIO_Output = OUTPUT_L;
     88c:	f240 0314 	movw	r3, #20
     890:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     894:	f04f 0200 	mov.w	r2, #0
     898:	735a      	strb	r2, [r3, #13]
    MOS_GPIO_Init (gpio_init_struct);
     89a:	f240 0314 	movw	r3, #20
     89e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8a2:	691a      	ldr	r2, [r3, #16]
     8a4:	9200      	str	r2, [sp, #0]
     8a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
     8a8:	f000 fa0c 	bl	cc4 <MOS_GPIO_Init>

    gpio_init_struct.GPIO_PTx = PTD;
     8ac:	f240 0314 	movw	r3, #20
     8b0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8b4:	f24f 02c0 	movw	r2, #61632	; 0xf0c0
     8b8:	f2c4 020f 	movt	r2, #16399	; 0x400f
     8bc:	601a      	str	r2, [r3, #0]
    gpio_init_struct.GPIO_Pins = BUTTON;
     8be:	f240 0314 	movw	r3, #20
     8c2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8c6:	f04f 0280 	mov.w	r2, #128	; 0x80
     8ca:	605a      	str	r2, [r3, #4]
    gpio_init_struct.GPIO_Dir = DIR_INPUT;
     8cc:	f240 0314 	movw	r3, #20
     8d0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8d4:	f04f 0200 	mov.w	r2, #0
     8d8:	731a      	strb	r2, [r3, #12]
    gpio_init_struct.GPIO_PinControl = IRQC_FA | INPUT_PULL_UP;
     8da:	f240 0314 	movw	r3, #20
     8de:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8e2:	f04f 0203 	mov.w	r2, #3
     8e6:	f2c0 020a 	movt	r2, #10
     8ea:	609a      	str	r2, [r3, #8]
    gpio_init_struct.GPIO_Isr = toggle;
     8ec:	f240 0314 	movw	r3, #20
     8f0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     8f4:	f640 1229 	movw	r2, #2345	; 0x929
     8f8:	f2c0 0200 	movt	r2, #0
     8fc:	611a      	str	r2, [r3, #16]
    MOS_GPIO_Init (gpio_init_struct);
     8fe:	f240 0314 	movw	r3, #20
     902:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     906:	691a      	ldr	r2, [r3, #16]
     908:	9200      	str	r2, [sp, #0]
     90a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
     90c:	f000 f9da 	bl	cc4 <MOS_GPIO_Init>
    MOS_GPIO_EnableIrq (gpio_init_struct);
     910:	f240 0314 	movw	r3, #20
     914:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     918:	691a      	ldr	r2, [r3, #16]
     91a:	9200      	str	r2, [sp, #0]
     91c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
     91e:	f000 fa73 	bl	e08 <MOS_GPIO_EnableIrq>
}
     922:	46bd      	mov	sp, r7
     924:	bd80      	pop	{r7, pc}
     926:	bf00      	nop

00000928 <toggle>:

void toggle (void)
{
     928:	b580      	push	{r7, lr}
     92a:	af00      	add	r7, sp, #0
     MOS_GPIO_Toggle(PTB,LED2);
     92c:	f24f 0040 	movw	r0, #61504	; 0xf040
     930:	f2c4 000f 	movt	r0, #16399	; 0x400f
     934:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
     938:	f000 fb72 	bl	1020 <MOS_GPIO_Toggle>
}
     93c:	bd80      	pop	{r7, pc}
     93e:	bf00      	nop

00000940 <ADC0_IRQHandler>:
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
     940:	b480      	push	{r7}
     942:	af00      	add	r7, sp, #0
  while (1);
     944:	e7fe      	b.n	944 <ADC0_IRQHandler+0x4>
     946:	bf00      	nop

00000948 <Reset_Handler>:
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
     948:	b580      	push	{r7, lr}
     94a:	b082      	sub	sp, #8
     94c:	af00      	add	r7, sp, #0
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
     94e:	f242 030e 	movw	r3, #8206	; 0x200e
     952:	f2c4 0305 	movt	r3, #16389	; 0x4005
     956:	f24c 5220 	movw	r2, #50464	; 0xc520
     95a:	801a      	strh	r2, [r3, #0]
  *((volatile unsigned short *)0x4005200E) = 0xD928;
     95c:	f242 030e 	movw	r3, #8206	; 0x200e
     960:	f2c4 0305 	movt	r3, #16389	; 0x4005
     964:	f64d 1228 	movw	r2, #55592	; 0xd928
     968:	801a      	strh	r2, [r3, #0]
  *((volatile unsigned short *)0x40052000) = 0x01D2;
     96a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     96e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     972:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
     976:	801a      	strh	r2, [r3, #0]

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
     978:	f241 4334 	movw	r3, #5172	; 0x1434
     97c:	f2c0 0300 	movt	r3, #0
     980:	607b      	str	r3, [r7, #4]
  destination = (unsigned char *)&_sdata;
     982:	f240 0300 	movw	r3, #0
     986:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     98a:	603b      	str	r3, [r7, #0]
  while (destination < (unsigned char*)&_edata) {
     98c:	e00b      	b.n	9a6 <Reset_Handler+0x5e>
    *(destination++) = *(source++);
     98e:	687b      	ldr	r3, [r7, #4]
     990:	781a      	ldrb	r2, [r3, #0]
     992:	683b      	ldr	r3, [r7, #0]
     994:	701a      	strb	r2, [r3, #0]
     996:	683b      	ldr	r3, [r7, #0]
     998:	f103 0301 	add.w	r3, r3, #1
     99c:	603b      	str	r3, [r7, #0]
     99e:	687b      	ldr	r3, [r7, #4]
     9a0:	f103 0301 	add.w	r3, r3, #1
     9a4:	607b      	str	r3, [r7, #4]
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
     9a6:	683a      	ldr	r2, [r7, #0]
     9a8:	f240 0314 	movw	r3, #20
     9ac:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     9b0:	429a      	cmp	r2, r3
     9b2:	d3ec      	bcc.n	98e <Reset_Handler+0x46>
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
     9b4:	f240 0314 	movw	r3, #20
     9b8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     9bc:	607b      	str	r3, [r7, #4]
  destination = (unsigned char *)&_ebss;
     9be:	f240 033c 	movw	r3, #60	; 0x3c
     9c2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     9c6:	603b      	str	r3, [r7, #0]
  while (source < destination ) {
     9c8:	e007      	b.n	9da <Reset_Handler+0x92>
    *source++ = 0;
     9ca:	687b      	ldr	r3, [r7, #4]
     9cc:	f04f 0200 	mov.w	r2, #0
     9d0:	701a      	strb	r2, [r3, #0]
     9d2:	687b      	ldr	r3, [r7, #4]
     9d4:	f103 0301 	add.w	r3, r3, #1
     9d8:	607b      	str	r3, [r7, #4]
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
     9da:	687a      	ldr	r2, [r7, #4]
     9dc:	683b      	ldr	r3, [r7, #0]
     9de:	429a      	cmp	r2, r3
     9e0:	d3f3      	bcc.n	9ca <Reset_Handler+0x82>
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
     9e2:	f000 f803 	bl	9ec <SystemInit>
 //进入用户函数
  main();
     9e6:	f7ff ff0b 	bl	800 <main>

  while(1);
     9ea:	e7fe      	b.n	9ea <Reset_Handler+0xa2>

000009ec <SystemInit>:
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
     9ec:	b580      	push	{r7, lr}
     9ee:	af00      	add	r7, sp, #0
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
     9f0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     9f4:	f2c4 0304 	movt	r3, #16388	; 0x4004
     9f8:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
     9fc:	f2c4 0204 	movt	r2, #16388	; 0x4004
     a00:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
     a04:	f102 0218 	add.w	r2, r2, #24
     a08:	6812      	ldr	r2, [r2, #0]
     a0a:	f442 5278 	orr.w	r2, r2, #15872	; 0x3e00
     a0e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
     a12:	f103 0318 	add.w	r3, r3, #24
     a16:	601a      	str	r2, [r3, #0]
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
     a18:	f04f 0064 	mov.w	r0, #100	; 0x64
     a1c:	f000 fb76 	bl	110c <LPLD_PLL_Setup>
  
  //更新内核主频
  SystemCoreClockUpdate();
     a20:	f000 f85c 	bl	adc <SystemCoreClockUpdate>
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
     a24:	f240 0300 	movw	r3, #0
     a28:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a2c:	681a      	ldr	r2, [r3, #0]
     a2e:	f240 0304 	movw	r3, #4
     a32:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a36:	601a      	str	r2, [r3, #0]
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
     a38:	f240 0304 	movw	r3, #4
     a3c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a40:	681a      	ldr	r2, [r3, #0]
     a42:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     a46:	f2c4 0304 	movt	r3, #16388	; 0x4004
     a4a:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     a4e:	f103 0304 	add.w	r3, r3, #4
     a52:	681b      	ldr	r3, [r3, #0]
     a54:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
     a58:	ea4f 6313 	mov.w	r3, r3, lsr #24
     a5c:	f103 0301 	add.w	r3, r3, #1
     a60:	fbb2 f2f3 	udiv	r2, r2, r3
     a64:	f240 0308 	movw	r3, #8
     a68:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a6c:	601a      	str	r2, [r3, #0]
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
     a6e:	f240 0304 	movw	r3, #4
     a72:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a76:	681a      	ldr	r2, [r3, #0]
     a78:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     a7c:	f2c4 0304 	movt	r3, #16388	; 0x4004
     a80:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     a84:	f103 0304 	add.w	r3, r3, #4
     a88:	681b      	ldr	r3, [r3, #0]
     a8a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     a8e:	ea4f 5313 	mov.w	r3, r3, lsr #20
     a92:	f103 0301 	add.w	r3, r3, #1
     a96:	fbb2 f2f3 	udiv	r2, r2, r3
     a9a:	f240 0310 	movw	r3, #16
     a9e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     aa2:	601a      	str	r2, [r3, #0]
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
     aa4:	f240 0304 	movw	r3, #4
     aa8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     aac:	681a      	ldr	r2, [r3, #0]
     aae:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
     ab2:	f2c4 0304 	movt	r3, #16388	; 0x4004
     ab6:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
     aba:	f103 0304 	add.w	r3, r3, #4
     abe:	681b      	ldr	r3, [r3, #0]
     ac0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
     ac4:	ea4f 4313 	mov.w	r3, r3, lsr #16
     ac8:	f103 0301 	add.w	r3, r3, #1
     acc:	fbb2 f2f3 	udiv	r2, r2, r3
     ad0:	f240 030c 	movw	r3, #12
     ad4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     ad8:	601a      	str	r2, [r3, #0]
 
}
     ada:	bd80      	pop	{r7, pc}

00000adc <SystemCoreClockUpdate>:
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
     adc:	b480      	push	{r7}
     ade:	b083      	sub	sp, #12
     ae0:	af00      	add	r7, sp, #0
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 24u );
     ae2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     ae6:	f2c4 0306 	movt	r3, #16390	; 0x4006
     aea:	795b      	ldrb	r3, [r3, #5]
     aec:	b2db      	uxtb	r3, r3
     aee:	f003 021f 	and.w	r2, r3, #31
     af2:	f24f 0380 	movw	r3, #61568	; 0xf080
     af6:	f2c0 23fa 	movt	r3, #762	; 0x2fa
     afa:	fb03 f202 	mul.w	r2, r3, r2
     afe:	f44f 430c 	mov.w	r3, #35840	; 0x8c00
     b02:	f2c4 7386 	movt	r3, #18310	; 0x4786
     b06:	18d3      	adds	r3, r2, r3
     b08:	607b      	str	r3, [r7, #4]
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ));
     b0a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     b0e:	f2c4 0306 	movt	r3, #16390	; 0x4006
     b12:	791b      	ldrb	r3, [r3, #4]
     b14:	b2db      	uxtb	r3, r3
     b16:	f003 0307 	and.w	r3, r3, #7
     b1a:	f103 0301 	add.w	r3, r3, #1
     b1e:	687a      	ldr	r2, [r7, #4]
     b20:	fbb2 f3f3 	udiv	r3, r2, r3
     b24:	607b      	str	r3, [r7, #4]
    SystemCoreClock = temp;
     b26:	f240 0300 	movw	r3, #0
     b2a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     b2e:	687a      	ldr	r2, [r7, #4]
     b30:	601a      	str	r2, [r3, #0]
}
     b32:	f107 070c 	add.w	r7, r7, #12
     b36:	46bd      	mov	sp, r7
     b38:	bc80      	pop	{r7}
     b3a:	4770      	bx	lr

00000b3c <enable_irq>:
/*
 * 使能中断
 */

void enable_irq (int irq)
{
     b3c:	b480      	push	{r7}
     b3e:	b085      	sub	sp, #20
     b40:	af00      	add	r7, sp, #0
     b42:	6078      	str	r0, [r7, #4]
    int div;
    if (irq > 105)
     b44:	687b      	ldr	r3, [r7, #4]
     b46:	2b69      	cmp	r3, #105	; 0x69
     b48:	dd02      	ble.n	b50 <enable_irq+0x14>
        irq = 105;
     b4a:	f04f 0369 	mov.w	r3, #105	; 0x69
     b4e:	607b      	str	r3, [r7, #4]
    div = irq / 32;
     b50:	687b      	ldr	r3, [r7, #4]
     b52:	2b00      	cmp	r3, #0
     b54:	da01      	bge.n	b5a <enable_irq+0x1e>
     b56:	f103 031f 	add.w	r3, r3, #31
     b5a:	ea4f 1363 	mov.w	r3, r3, asr #5
     b5e:	60fb      	str	r3, [r7, #12]
    switch (div)
     b60:	68fb      	ldr	r3, [r7, #12]
     b62:	2b03      	cmp	r3, #3
     b64:	f200 80a8 	bhi.w	cb8 <enable_irq+0x17c>
     b68:	a201      	add	r2, pc, #4	; (adr r2, b70 <enable_irq+0x34>)
     b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     b6e:	bf00      	nop
     b70:	00000b81 	andeq	r0, r0, r1, lsl #23
     b74:	00000bcf 	andeq	r0, r0, pc, asr #23
     b78:	00000c1d 	andeq	r0, r0, sp, lsl ip
     b7c:	00000c6b 	andeq	r0, r0, fp, ror #24
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     b80:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     b84:	f2ce 0300 	movt	r3, #57344	; 0xe000
     b88:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     b8c:	f2ce 0200 	movt	r2, #57344	; 0xe000
     b90:	f8d2 1180 	ldr.w	r1, [r2, #384]	; 0x180
     b94:	687a      	ldr	r2, [r7, #4]
     b96:	f002 021f 	and.w	r2, r2, #31
     b9a:	f04f 0001 	mov.w	r0, #1
     b9e:	fa00 f202 	lsl.w	r2, r0, r2
     ba2:	430a      	orrs	r2, r1
     ba4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
            NVICISER0 |= 1 << (irq & 0x1F);
     ba8:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     bac:	f2ce 0300 	movt	r3, #57344	; 0xe000
     bb0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     bb4:	f2ce 0200 	movt	r2, #57344	; 0xe000
     bb8:	6811      	ldr	r1, [r2, #0]
     bba:	687a      	ldr	r2, [r7, #4]
     bbc:	f002 021f 	and.w	r2, r2, #31
     bc0:	f04f 0001 	mov.w	r0, #1
     bc4:	fa00 f202 	lsl.w	r2, r0, r2
     bc8:	430a      	orrs	r2, r1
     bca:	601a      	str	r2, [r3, #0]
            break;
     bcc:	e074      	b.n	cb8 <enable_irq+0x17c>
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     bce:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     bd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
     bd6:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     bda:	f2ce 0200 	movt	r2, #57344	; 0xe000
     bde:	f8d2 1184 	ldr.w	r1, [r2, #388]	; 0x184
     be2:	687a      	ldr	r2, [r7, #4]
     be4:	f002 021f 	and.w	r2, r2, #31
     be8:	f04f 0001 	mov.w	r0, #1
     bec:	fa00 f202 	lsl.w	r2, r0, r2
     bf0:	430a      	orrs	r2, r1
     bf2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
            NVICISER1 |= 1 << (irq & 0x1F);
     bf6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     bfa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     bfe:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c02:	f2ce 0200 	movt	r2, #57344	; 0xe000
     c06:	6851      	ldr	r1, [r2, #4]
     c08:	687a      	ldr	r2, [r7, #4]
     c0a:	f002 021f 	and.w	r2, r2, #31
     c0e:	f04f 0001 	mov.w	r0, #1
     c12:	fa00 f202 	lsl.w	r2, r0, r2
     c16:	430a      	orrs	r2, r1
     c18:	605a      	str	r2, [r3, #4]
            break;
     c1a:	e04d      	b.n	cb8 <enable_irq+0x17c>
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     c1c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     c20:	f2ce 0300 	movt	r3, #57344	; 0xe000
     c24:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c28:	f2ce 0200 	movt	r2, #57344	; 0xe000
     c2c:	f8d2 1188 	ldr.w	r1, [r2, #392]	; 0x188
     c30:	687a      	ldr	r2, [r7, #4]
     c32:	f002 021f 	and.w	r2, r2, #31
     c36:	f04f 0001 	mov.w	r0, #1
     c3a:	fa00 f202 	lsl.w	r2, r0, r2
     c3e:	430a      	orrs	r2, r1
     c40:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
            NVICISER2 |= 1 << (irq & 0x1F);
     c44:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     c48:	f2ce 0300 	movt	r3, #57344	; 0xe000
     c4c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c50:	f2ce 0200 	movt	r2, #57344	; 0xe000
     c54:	6891      	ldr	r1, [r2, #8]
     c56:	687a      	ldr	r2, [r7, #4]
     c58:	f002 021f 	and.w	r2, r2, #31
     c5c:	f04f 0001 	mov.w	r0, #1
     c60:	fa00 f202 	lsl.w	r2, r0, r2
     c64:	430a      	orrs	r2, r1
     c66:	609a      	str	r2, [r3, #8]
            break;
     c68:	e026      	b.n	cb8 <enable_irq+0x17c>
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     c6a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     c6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     c72:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c76:	f2ce 0200 	movt	r2, #57344	; 0xe000
     c7a:	f8d2 118c 	ldr.w	r1, [r2, #396]	; 0x18c
     c7e:	687a      	ldr	r2, [r7, #4]
     c80:	f002 021f 	and.w	r2, r2, #31
     c84:	f04f 0001 	mov.w	r0, #1
     c88:	fa00 f202 	lsl.w	r2, r0, r2
     c8c:	430a      	orrs	r2, r1
     c8e:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
            NVICISER3 |= 1 << (irq & 0x1F);
     c92:	f44f 4361 	mov.w	r3, #57600	; 0xe100
     c96:	f2ce 0300 	movt	r3, #57344	; 0xe000
     c9a:	f44f 4261 	mov.w	r2, #57600	; 0xe100
     c9e:	f2ce 0200 	movt	r2, #57344	; 0xe000
     ca2:	68d1      	ldr	r1, [r2, #12]
     ca4:	687a      	ldr	r2, [r7, #4]
     ca6:	f002 021f 	and.w	r2, r2, #31
     caa:	f04f 0001 	mov.w	r0, #1
     cae:	fa00 f202 	lsl.w	r2, r0, r2
     cb2:	430a      	orrs	r2, r1
     cb4:	60da      	str	r2, [r3, #12]
            break;
     cb6:	bf00      	nop
    }
}
     cb8:	f107 0714 	add.w	r7, r7, #20
     cbc:	46bd      	mov	sp, r7
     cbe:	bc80      	pop	{r7}
     cc0:	4770      	bx	lr
     cc2:	bf00      	nop

00000cc4 <MOS_GPIO_Init>:
 * \param gpio_init_structure
 * \return 0--配置失败
 *         1--配置成功
 */
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
     cc4:	b084      	sub	sp, #16
     cc6:	b480      	push	{r7}
     cc8:	b087      	sub	sp, #28
     cca:	af00      	add	r7, sp, #0
     ccc:	f107 0c20 	add.w	ip, r7, #32
     cd0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
                |gpio_init_structure.GPIO_PinControl;
     cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
     cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     cda:	60fb      	str	r3, [r7, #12]
                |gpio_init_structure.GPIO_PinControl;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     cdc:	6a3b      	ldr	r3, [r7, #32]
     cde:	60bb      	str	r3, [r7, #8]
    uint32 pins = gpio_init_structure.GPIO_Pins;
     ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     ce2:	607b      	str	r3, [r7, #4]
    uint8 dir = gpio_init_structure.GPIO_Dir;
     ce4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
     ce8:	70fb      	strb	r3, [r7, #3]
    uint8 output = gpio_init_structure.GPIO_Output;
     cea:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     cee:	70bb      	strb	r3, [r7, #2]
    //GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    

    if  (ptx == PTA)
     cf0:	68ba      	ldr	r2, [r7, #8]
     cf2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
     cf6:	f2c4 030f 	movt	r3, #16399	; 0x400f
     cfa:	429a      	cmp	r2, r3
     cfc:	d105      	bne.n	d0a <MOS_GPIO_Init+0x46>
        portx = PORTA_BASE_PTR;
     cfe:	f44f 4310 	mov.w	r3, #36864	; 0x9000
     d02:	f2c4 0304 	movt	r3, #16388	; 0x4004
     d06:	613b      	str	r3, [r7, #16]
     d08:	e043      	b.n	d92 <MOS_GPIO_Init+0xce>
    else if (ptx == PTB)
     d0a:	68ba      	ldr	r2, [r7, #8]
     d0c:	f24f 0340 	movw	r3, #61504	; 0xf040
     d10:	f2c4 030f 	movt	r3, #16399	; 0x400f
     d14:	429a      	cmp	r2, r3
     d16:	d105      	bne.n	d24 <MOS_GPIO_Init+0x60>
        portx = PORTB_BASE_PTR;
     d18:	f44f 4320 	mov.w	r3, #40960	; 0xa000
     d1c:	f2c4 0304 	movt	r3, #16388	; 0x4004
     d20:	613b      	str	r3, [r7, #16]
     d22:	e036      	b.n	d92 <MOS_GPIO_Init+0xce>
    else if (ptx == PTC)
     d24:	68ba      	ldr	r2, [r7, #8]
     d26:	f24f 0380 	movw	r3, #61568	; 0xf080
     d2a:	f2c4 030f 	movt	r3, #16399	; 0x400f
     d2e:	429a      	cmp	r2, r3
     d30:	d105      	bne.n	d3e <MOS_GPIO_Init+0x7a>
        portx = PORTC_BASE_PTR;
     d32:	f44f 4330 	mov.w	r3, #45056	; 0xb000
     d36:	f2c4 0304 	movt	r3, #16388	; 0x4004
     d3a:	613b      	str	r3, [r7, #16]
     d3c:	e029      	b.n	d92 <MOS_GPIO_Init+0xce>
    else if (ptx == PTD)
     d3e:	68ba      	ldr	r2, [r7, #8]
     d40:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
     d44:	f2c4 030f 	movt	r3, #16399	; 0x400f
     d48:	429a      	cmp	r2, r3
     d4a:	d105      	bne.n	d58 <MOS_GPIO_Init+0x94>
        portx = PORTD_BASE_PTR;
     d4c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
     d50:	f2c4 0304 	movt	r3, #16388	; 0x4004
     d54:	613b      	str	r3, [r7, #16]
     d56:	e01c      	b.n	d92 <MOS_GPIO_Init+0xce>
    else if (ptx == PTE)
     d58:	68ba      	ldr	r2, [r7, #8]
     d5a:	f44f 4371 	mov.w	r3, #61696	; 0xf100
     d5e:	f2c4 030f 	movt	r3, #16399	; 0x400f
     d62:	429a      	cmp	r2, r3
     d64:	d105      	bne.n	d72 <MOS_GPIO_Init+0xae>
        portx = PORTE_BASE_PTR;
     d66:	f44f 4350 	mov.w	r3, #53248	; 0xd000
     d6a:	f2c4 0304 	movt	r3, #16388	; 0x4004
     d6e:	613b      	str	r3, [r7, #16]
     d70:	e00f      	b.n	d92 <MOS_GPIO_Init+0xce>
    else if (ptx == PTF)
     d72:	68ba      	ldr	r2, [r7, #8]
     d74:	f24f 1340 	movw	r3, #61760	; 0xf140
     d78:	f2c4 030f 	movt	r3, #16399	; 0x400f
     d7c:	429a      	cmp	r2, r3
     d7e:	d105      	bne.n	d8c <MOS_GPIO_Init+0xc8>
        portx = PORTF_BASE_PTR;
     d80:	f44f 4360 	mov.w	r3, #57344	; 0xe000
     d84:	f2c4 0304 	movt	r3, #16388	; 0x4004
     d88:	613b      	str	r3, [r7, #16]
     d8a:	e002      	b.n	d92 <MOS_GPIO_Init+0xce>
    else
        return 0;
     d8c:	f04f 0300 	mov.w	r3, #0
     d90:	e032      	b.n	df8 <MOS_GPIO_Init+0x134>
    
    if (dir == DIR_OUTPUT)
     d92:	78fb      	ldrb	r3, [r7, #3]
     d94:	2b01      	cmp	r3, #1
     d96:	d10d      	bne.n	db4 <MOS_GPIO_Init+0xf0>
    {
        ptx->PDDR = pins;
     d98:	68bb      	ldr	r3, [r7, #8]
     d9a:	687a      	ldr	r2, [r7, #4]
     d9c:	615a      	str	r2, [r3, #20]
        if (output == OUTPUT_H)
     d9e:	78bb      	ldrb	r3, [r7, #2]
     da0:	2b01      	cmp	r3, #1
     da2:	d103      	bne.n	dac <MOS_GPIO_Init+0xe8>
            ptx->PSOR = pins;
     da4:	68bb      	ldr	r3, [r7, #8]
     da6:	687a      	ldr	r2, [r7, #4]
     da8:	605a      	str	r2, [r3, #4]
     daa:	e00b      	b.n	dc4 <MOS_GPIO_Init+0x100>
        else
            ptx->PCOR = pins;
     dac:	68bb      	ldr	r3, [r7, #8]
     dae:	687a      	ldr	r2, [r7, #4]
     db0:	609a      	str	r2, [r3, #8]
     db2:	e007      	b.n	dc4 <MOS_GPIO_Init+0x100>
    }
    else
    {
        ptx->PDDR &= ~(pins);
     db4:	68bb      	ldr	r3, [r7, #8]
     db6:	695a      	ldr	r2, [r3, #20]
     db8:	687b      	ldr	r3, [r7, #4]
     dba:	ea6f 0303 	mvn.w	r3, r3
     dbe:	401a      	ands	r2, r3
     dc0:	68bb      	ldr	r3, [r7, #8]
     dc2:	615a      	str	r2, [r3, #20]
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     dc4:	f04f 0300 	mov.w	r3, #0
     dc8:	75fb      	strb	r3, [r7, #23]
     dca:	e010      	b.n	dee <MOS_GPIO_Init+0x12a>
    {
        if (pins&(1ul<<i))
     dcc:	7dfb      	ldrb	r3, [r7, #23]
     dce:	687a      	ldr	r2, [r7, #4]
     dd0:	fa22 f303 	lsr.w	r3, r2, r3
     dd4:	f003 0301 	and.w	r3, r3, #1
     dd8:	2b00      	cmp	r3, #0
     dda:	d004      	beq.n	de6 <MOS_GPIO_Init+0x122>
            portx->PCR[i] = pcr;
     ddc:	7dfa      	ldrb	r2, [r7, #23]
     dde:	693b      	ldr	r3, [r7, #16]
     de0:	68f9      	ldr	r1, [r7, #12]
     de2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    else
    {
        ptx->PDDR &= ~(pins);
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     de6:	7dfb      	ldrb	r3, [r7, #23]
     de8:	f103 0301 	add.w	r3, r3, #1
     dec:	75fb      	strb	r3, [r7, #23]
     dee:	7dfb      	ldrb	r3, [r7, #23]
     df0:	2b1f      	cmp	r3, #31
     df2:	d9eb      	bls.n	dcc <MOS_GPIO_Init+0x108>
    {
        if (pins&(1ul<<i))
            portx->PCR[i] = pcr;
    }

    return 1;
     df4:	f04f 0301 	mov.w	r3, #1
     df8:	b25b      	sxtb	r3, r3

}
     dfa:	4618      	mov	r0, r3
     dfc:	f107 071c 	add.w	r7, r7, #28
     e00:	46bd      	mov	sp, r7
     e02:	bc80      	pop	{r7}
     e04:	b004      	add	sp, #16
     e06:	4770      	bx	lr

00000e08 <MOS_GPIO_EnableIrq>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_EnableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     e08:	b084      	sub	sp, #16
     e0a:	b580      	push	{r7, lr}
     e0c:	b082      	sub	sp, #8
     e0e:	af00      	add	r7, sp, #0
     e10:	f107 0c10 	add.w	ip, r7, #16
     e14:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     e18:	693b      	ldr	r3, [r7, #16]
     e1a:	607b      	str	r3, [r7, #4]
    GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
     e1c:	6a3b      	ldr	r3, [r7, #32]
     e1e:	603b      	str	r3, [r7, #0]
    
    if (isr_func == NULL)
     e20:	683b      	ldr	r3, [r7, #0]
     e22:	2b00      	cmp	r3, #0
     e24:	d102      	bne.n	e2c <MOS_GPIO_EnableIrq+0x24>
        return 0;
     e26:	f04f 0300 	mov.w	r3, #0
     e2a:	e05e      	b.n	eea <MOS_GPIO_EnableIrq+0xe2>
    if (ptx == PTA)
     e2c:	687a      	ldr	r2, [r7, #4]
     e2e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
     e32:	f2c4 030f 	movt	r3, #16399	; 0x400f
     e36:	429a      	cmp	r2, r3
     e38:	d10a      	bne.n	e50 <MOS_GPIO_EnableIrq+0x48>
    {
        enable_irq(87);
     e3a:	f04f 0057 	mov.w	r0, #87	; 0x57
     e3e:	f7ff fe7d 	bl	b3c <enable_irq>
        GPIO_ISR[0] = isr_func;
     e42:	f240 0328 	movw	r3, #40	; 0x28
     e46:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     e4a:	683a      	ldr	r2, [r7, #0]
     e4c:	601a      	str	r2, [r3, #0]
     e4e:	e04a      	b.n	ee6 <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTB)
     e50:	687a      	ldr	r2, [r7, #4]
     e52:	f24f 0340 	movw	r3, #61504	; 0xf040
     e56:	f2c4 030f 	movt	r3, #16399	; 0x400f
     e5a:	429a      	cmp	r2, r3
     e5c:	d10a      	bne.n	e74 <MOS_GPIO_EnableIrq+0x6c>
    {
        enable_irq(88);
     e5e:	f04f 0058 	mov.w	r0, #88	; 0x58
     e62:	f7ff fe6b 	bl	b3c <enable_irq>
        GPIO_ISR[1] = isr_func;
     e66:	f240 0328 	movw	r3, #40	; 0x28
     e6a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     e6e:	683a      	ldr	r2, [r7, #0]
     e70:	605a      	str	r2, [r3, #4]
     e72:	e038      	b.n	ee6 <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTC)
     e74:	687a      	ldr	r2, [r7, #4]
     e76:	f24f 0380 	movw	r3, #61568	; 0xf080
     e7a:	f2c4 030f 	movt	r3, #16399	; 0x400f
     e7e:	429a      	cmp	r2, r3
     e80:	d10a      	bne.n	e98 <MOS_GPIO_EnableIrq+0x90>
    {
        enable_irq(89);
     e82:	f04f 0059 	mov.w	r0, #89	; 0x59
     e86:	f7ff fe59 	bl	b3c <enable_irq>
        GPIO_ISR[2] = isr_func;
     e8a:	f240 0328 	movw	r3, #40	; 0x28
     e8e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     e92:	683a      	ldr	r2, [r7, #0]
     e94:	609a      	str	r2, [r3, #8]
     e96:	e026      	b.n	ee6 <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTD)
     e98:	687a      	ldr	r2, [r7, #4]
     e9a:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
     e9e:	f2c4 030f 	movt	r3, #16399	; 0x400f
     ea2:	429a      	cmp	r2, r3
     ea4:	d10a      	bne.n	ebc <MOS_GPIO_EnableIrq+0xb4>
    {
        enable_irq(90);
     ea6:	f04f 005a 	mov.w	r0, #90	; 0x5a
     eaa:	f7ff fe47 	bl	b3c <enable_irq>
        GPIO_ISR[3] = isr_func;
     eae:	f240 0328 	movw	r3, #40	; 0x28
     eb2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     eb6:	683a      	ldr	r2, [r7, #0]
     eb8:	60da      	str	r2, [r3, #12]
     eba:	e014      	b.n	ee6 <MOS_GPIO_EnableIrq+0xde>
    }
    else if (ptx == PTE)
     ebc:	687a      	ldr	r2, [r7, #4]
     ebe:	f44f 4371 	mov.w	r3, #61696	; 0xf100
     ec2:	f2c4 030f 	movt	r3, #16399	; 0x400f
     ec6:	429a      	cmp	r2, r3
     ec8:	d10a      	bne.n	ee0 <MOS_GPIO_EnableIrq+0xd8>
    {
        enable_irq(91);
     eca:	f04f 005b 	mov.w	r0, #91	; 0x5b
     ece:	f7ff fe35 	bl	b3c <enable_irq>
        GPIO_ISR[4] = isr_func;
     ed2:	f240 0328 	movw	r3, #40	; 0x28
     ed6:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     eda:	683a      	ldr	r2, [r7, #0]
     edc:	611a      	str	r2, [r3, #16]
     ede:	e002      	b.n	ee6 <MOS_GPIO_EnableIrq+0xde>
    }
    else
        return 0;
     ee0:	f04f 0300 	mov.w	r3, #0
     ee4:	e001      	b.n	eea <MOS_GPIO_EnableIrq+0xe2>
    return 1;
     ee6:	f04f 0301 	mov.w	r3, #1
}
     eea:	4618      	mov	r0, r3
     eec:	f107 0708 	add.w	r7, r7, #8
     ef0:	46bd      	mov	sp, r7
     ef2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
     ef6:	b004      	add	sp, #16
     ef8:	4770      	bx	lr
     efa:	bf00      	nop

00000efc <MOS_GPIO_DisableIrq>:
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_DisableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     efc:	b084      	sub	sp, #16
     efe:	b480      	push	{r7}
     f00:	b085      	sub	sp, #20
     f02:	af00      	add	r7, sp, #0
     f04:	f107 0c18 	add.w	ip, r7, #24
     f08:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8 i;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     f0c:	69bb      	ldr	r3, [r7, #24]
     f0e:	607b      	str	r3, [r7, #4]
    PORT_MemMapPtr portx;
    uint32 pins = gpio_init_structure.GPIO_Pins;
     f10:	69fb      	ldr	r3, [r7, #28]
     f12:	603b      	str	r3, [r7, #0]
 
    if  (ptx == PTA)
     f14:	687a      	ldr	r2, [r7, #4]
     f16:	f44f 4370 	mov.w	r3, #61440	; 0xf000
     f1a:	f2c4 030f 	movt	r3, #16399	; 0x400f
     f1e:	429a      	cmp	r2, r3
     f20:	d105      	bne.n	f2e <MOS_GPIO_DisableIrq+0x32>
        portx = PORTA_BASE_PTR;
     f22:	f44f 4310 	mov.w	r3, #36864	; 0x9000
     f26:	f2c4 0304 	movt	r3, #16388	; 0x4004
     f2a:	60bb      	str	r3, [r7, #8]
     f2c:	e043      	b.n	fb6 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTB)
     f2e:	687a      	ldr	r2, [r7, #4]
     f30:	f24f 0340 	movw	r3, #61504	; 0xf040
     f34:	f2c4 030f 	movt	r3, #16399	; 0x400f
     f38:	429a      	cmp	r2, r3
     f3a:	d105      	bne.n	f48 <MOS_GPIO_DisableIrq+0x4c>
        portx = PORTB_BASE_PTR;
     f3c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
     f40:	f2c4 0304 	movt	r3, #16388	; 0x4004
     f44:	60bb      	str	r3, [r7, #8]
     f46:	e036      	b.n	fb6 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTC)
     f48:	687a      	ldr	r2, [r7, #4]
     f4a:	f24f 0380 	movw	r3, #61568	; 0xf080
     f4e:	f2c4 030f 	movt	r3, #16399	; 0x400f
     f52:	429a      	cmp	r2, r3
     f54:	d105      	bne.n	f62 <MOS_GPIO_DisableIrq+0x66>
        portx = PORTC_BASE_PTR;
     f56:	f44f 4330 	mov.w	r3, #45056	; 0xb000
     f5a:	f2c4 0304 	movt	r3, #16388	; 0x4004
     f5e:	60bb      	str	r3, [r7, #8]
     f60:	e029      	b.n	fb6 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTD)
     f62:	687a      	ldr	r2, [r7, #4]
     f64:	f24f 03c0 	movw	r3, #61632	; 0xf0c0
     f68:	f2c4 030f 	movt	r3, #16399	; 0x400f
     f6c:	429a      	cmp	r2, r3
     f6e:	d105      	bne.n	f7c <MOS_GPIO_DisableIrq+0x80>
        portx = PORTD_BASE_PTR;
     f70:	f44f 4340 	mov.w	r3, #49152	; 0xc000
     f74:	f2c4 0304 	movt	r3, #16388	; 0x4004
     f78:	60bb      	str	r3, [r7, #8]
     f7a:	e01c      	b.n	fb6 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTE)
     f7c:	687a      	ldr	r2, [r7, #4]
     f7e:	f44f 4371 	mov.w	r3, #61696	; 0xf100
     f82:	f2c4 030f 	movt	r3, #16399	; 0x400f
     f86:	429a      	cmp	r2, r3
     f88:	d105      	bne.n	f96 <MOS_GPIO_DisableIrq+0x9a>
        portx = PORTE_BASE_PTR;
     f8a:	f44f 4350 	mov.w	r3, #53248	; 0xd000
     f8e:	f2c4 0304 	movt	r3, #16388	; 0x4004
     f92:	60bb      	str	r3, [r7, #8]
     f94:	e00f      	b.n	fb6 <MOS_GPIO_DisableIrq+0xba>
    else if (ptx == PTF)
     f96:	687a      	ldr	r2, [r7, #4]
     f98:	f24f 1340 	movw	r3, #61760	; 0xf140
     f9c:	f2c4 030f 	movt	r3, #16399	; 0x400f
     fa0:	429a      	cmp	r2, r3
     fa2:	d105      	bne.n	fb0 <MOS_GPIO_DisableIrq+0xb4>
        portx = PORTF_BASE_PTR;
     fa4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
     fa8:	f2c4 0304 	movt	r3, #16388	; 0x4004
     fac:	60bb      	str	r3, [r7, #8]
     fae:	e002      	b.n	fb6 <MOS_GPIO_DisableIrq+0xba>
    else
        return 0;
     fb0:	f04f 0300 	mov.w	r3, #0
     fb4:	e01e      	b.n	ff4 <MOS_GPIO_DisableIrq+0xf8>
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     fb6:	f04f 0300 	mov.w	r3, #0
     fba:	73fb      	strb	r3, [r7, #15]
     fbc:	e015      	b.n	fea <MOS_GPIO_DisableIrq+0xee>
    {
        if (pins&(1ul<<i))
     fbe:	7bfb      	ldrb	r3, [r7, #15]
     fc0:	683a      	ldr	r2, [r7, #0]
     fc2:	fa22 f303 	lsr.w	r3, r2, r3
     fc6:	f003 0301 	and.w	r3, r3, #1
     fca:	2b00      	cmp	r3, #0
     fcc:	d009      	beq.n	fe2 <MOS_GPIO_DisableIrq+0xe6>
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
     fce:	7bfa      	ldrb	r2, [r7, #15]
     fd0:	7bf9      	ldrb	r1, [r7, #15]
     fd2:	68bb      	ldr	r3, [r7, #8]
     fd4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
     fd8:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
     fdc:	68bb      	ldr	r3, [r7, #8]
     fde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    else if (ptx == PTF)
        portx = PORTF_BASE_PTR;
    else
        return 0;
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     fe2:	7bfb      	ldrb	r3, [r7, #15]
     fe4:	f103 0301 	add.w	r3, r3, #1
     fe8:	73fb      	strb	r3, [r7, #15]
     fea:	7bfb      	ldrb	r3, [r7, #15]
     fec:	2b1f      	cmp	r3, #31
     fee:	d9e6      	bls.n	fbe <MOS_GPIO_DisableIrq+0xc2>
    {
        if (pins&(1ul<<i))
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    }
    return 1;
     ff0:	f04f 0301 	mov.w	r3, #1
}
     ff4:	4618      	mov	r0, r3
     ff6:	f107 0714 	add.w	r7, r7, #20
     ffa:	46bd      	mov	sp, r7
     ffc:	bc80      	pop	{r7}
     ffe:	b004      	add	sp, #16
    1000:	4770      	bx	lr
    1002:	bf00      	nop

00001004 <MOS_GPIO_Output>:
 * /param ptx   --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Output(GPIO_MemMapPtr ptx, uint32 data32)
{
    1004:	b480      	push	{r7}
    1006:	b083      	sub	sp, #12
    1008:	af00      	add	r7, sp, #0
    100a:	6078      	str	r0, [r7, #4]
    100c:	6039      	str	r1, [r7, #0]
    ptx->PDOR = data32;
    100e:	687b      	ldr	r3, [r7, #4]
    1010:	683a      	ldr	r2, [r7, #0]
    1012:	601a      	str	r2, [r3, #0]
}
    1014:	f107 070c 	add.w	r7, r7, #12
    1018:	46bd      	mov	sp, r7
    101a:	bc80      	pop	{r7}
    101c:	4770      	bx	lr
    101e:	bf00      	nop

00001020 <MOS_GPIO_Toggle>:
 * /param ptx --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Toggle(GPIO_MemMapPtr ptx, uint32 data32)
{
    1020:	b480      	push	{r7}
    1022:	b083      	sub	sp, #12
    1024:	af00      	add	r7, sp, #0
    1026:	6078      	str	r0, [r7, #4]
    1028:	6039      	str	r1, [r7, #0]
    ptx->PTOR = data32;
    102a:	687b      	ldr	r3, [r7, #4]
    102c:	683a      	ldr	r2, [r7, #0]
    102e:	60da      	str	r2, [r3, #12]
}
    1030:	f107 070c 	add.w	r7, r7, #12
    1034:	46bd      	mov	sp, r7
    1036:	bc80      	pop	{r7}
    1038:	4770      	bx	lr
    103a:	bf00      	nop

0000103c <MOS_GPIO_Input>:
 * /brief 读取GPIO端口0~31的数据
 * /param ptx --
 * /return 取得的32为数据
 */
uint32 MOS_GPIO_Input(GPIO_MemMapPtr ptx)
{
    103c:	b480      	push	{r7}
    103e:	b085      	sub	sp, #20
    1040:	af00      	add	r7, sp, #0
    1042:	6078      	str	r0, [r7, #4]
    uint32 tmp;
    tmp = ptx->PDIR;
    1044:	687b      	ldr	r3, [r7, #4]
    1046:	691b      	ldr	r3, [r3, #16]
    1048:	60fb      	str	r3, [r7, #12]
    return (tmp);
    104a:	68fb      	ldr	r3, [r7, #12]
}
    104c:	4618      	mov	r0, r3
    104e:	f107 0714 	add.w	r7, r7, #20
    1052:	46bd      	mov	sp, r7
    1054:	bc80      	pop	{r7}
    1056:	4770      	bx	lr

00001058 <PORTA_IRQHandler>:

/*
 * PORTA-PORTE中断处理函数
 */
void PORTA_IRQHandler (void)
{
    1058:	b580      	push	{r7, lr}
    105a:	af00      	add	r7, sp, #0
    GPIO_ISR[0]();
    105c:	f240 0328 	movw	r3, #40	; 0x28
    1060:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1064:	681b      	ldr	r3, [r3, #0]
    1066:	4798      	blx	r3
    PORTA_ISFR = 0xFFFFFFFF;
    1068:	f44f 4310 	mov.w	r3, #36864	; 0x9000
    106c:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1070:	f04f 32ff 	mov.w	r2, #4294967295
    1074:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1078:	bd80      	pop	{r7, pc}
    107a:	bf00      	nop

0000107c <PORTB_IRQHandler>:
void PORTB_IRQHandler (void)
{
    107c:	b580      	push	{r7, lr}
    107e:	af00      	add	r7, sp, #0
    GPIO_ISR[1]();
    1080:	f240 0328 	movw	r3, #40	; 0x28
    1084:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    1088:	685b      	ldr	r3, [r3, #4]
    108a:	4798      	blx	r3
    PORTB_ISFR = 0xFFFFFFFF;
    108c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
    1090:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1094:	f04f 32ff 	mov.w	r2, #4294967295
    1098:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    109c:	bd80      	pop	{r7, pc}
    109e:	bf00      	nop

000010a0 <PORTC_IRQHandler>:
void PORTC_IRQHandler (void)
{
    10a0:	b580      	push	{r7, lr}
    10a2:	af00      	add	r7, sp, #0
    GPIO_ISR[2]();
    10a4:	f240 0328 	movw	r3, #40	; 0x28
    10a8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    10ac:	689b      	ldr	r3, [r3, #8]
    10ae:	4798      	blx	r3
    PORTC_ISFR = 0xFFFFFFFF;
    10b0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    10b4:	f2c4 0304 	movt	r3, #16388	; 0x4004
    10b8:	f04f 32ff 	mov.w	r2, #4294967295
    10bc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    10c0:	bd80      	pop	{r7, pc}
    10c2:	bf00      	nop

000010c4 <PORTD_IRQHandler>:

void PORTD_IRQHandler (void)
{
    10c4:	b580      	push	{r7, lr}
    10c6:	af00      	add	r7, sp, #0
    GPIO_ISR[3]();
    10c8:	f240 0328 	movw	r3, #40	; 0x28
    10cc:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    10d0:	68db      	ldr	r3, [r3, #12]
    10d2:	4798      	blx	r3
    PORTD_ISFR = 0xFFFFFFFF;
    10d4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    10d8:	f2c4 0304 	movt	r3, #16388	; 0x4004
    10dc:	f04f 32ff 	mov.w	r2, #4294967295
    10e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    10e4:	bd80      	pop	{r7, pc}
    10e6:	bf00      	nop

000010e8 <PORTE_IRQHandler>:

void PORTE_IRQHandler (void)
{
    10e8:	b580      	push	{r7, lr}
    10ea:	af00      	add	r7, sp, #0
    GPIO_ISR[4]();
    10ec:	f240 0328 	movw	r3, #40	; 0x28
    10f0:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
    10f4:	691b      	ldr	r3, [r3, #16]
    10f6:	4798      	blx	r3
    PORTE_ISFR = 0xFFFFFFFF;
    10f8:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    10fc:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1100:	f04f 32ff 	mov.w	r2, #4294967295
    1104:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
    1108:	bd80      	pop	{r7, pc}
    110a:	bf00      	nop

0000110c <LPLD_PLL_Setup>:
 *
 * 输出:
 *    内核频率，单位MHz
 */
uint8 LPLD_PLL_Setup(PllOptionEnum_Type core_clk_mhz)
{
    110c:	b580      	push	{r7, lr}
    110e:	b084      	sub	sp, #16
    1110:	af00      	add	r7, sp, #0
    1112:	4603      	mov	r3, r0
    1114:	71fb      	strb	r3, [r7, #7]
  PLL参考时钟范围: 2MHz~4MHz
  PLL参考时钟 = 外部参考时钟(CPU_XTAL_CLK_HZ)/prdiv
  CoreClk = PLL参考时钟 x PLL倍频系数 /OUTDIV1
 *************************************************
 */
  core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
    1116:	79fb      	ldrb	r3, [r7, #7]
    1118:	2bc8      	cmp	r3, #200	; 0xc8
    111a:	bf28      	it	cs
    111c:	23c8      	movcs	r3, #200	; 0xc8
    111e:	71fb      	strb	r3, [r7, #7]
   switch(core_clk_mhz)
    1120:	79fb      	ldrb	r3, [r7, #7]
    1122:	2b78      	cmp	r3, #120	; 0x78
    1124:	d01b      	beq.n	115e <LPLD_PLL_Setup+0x52>
    1126:	2b78      	cmp	r3, #120	; 0x78
    1128:	dc04      	bgt.n	1134 <LPLD_PLL_Setup+0x28>
    112a:	2b32      	cmp	r3, #50	; 0x32
    112c:	d009      	beq.n	1142 <LPLD_PLL_Setup+0x36>
    112e:	2b64      	cmp	r3, #100	; 0x64
    1130:	d00e      	beq.n	1150 <LPLD_PLL_Setup+0x44>
    1132:	e030      	b.n	1196 <LPLD_PLL_Setup+0x8a>
    1134:	2bb4      	cmp	r3, #180	; 0xb4
    1136:	d020      	beq.n	117a <LPLD_PLL_Setup+0x6e>
    1138:	2bc8      	cmp	r3, #200	; 0xc8
    113a:	d025      	beq.n	1188 <LPLD_PLL_Setup+0x7c>
    113c:	2b96      	cmp	r3, #150	; 0x96
    113e:	d015      	beq.n	116c <LPLD_PLL_Setup+0x60>
    1140:	e029      	b.n	1196 <LPLD_PLL_Setup+0x8a>
  {
  case PLL_50:
    prdiv = 7u;
    1142:	f04f 0307 	mov.w	r3, #7
    1146:	73fb      	strb	r3, [r7, #15]
    vdiv = 1u;
    1148:	f04f 0301 	mov.w	r3, #1
    114c:	73bb      	strb	r3, [r7, #14]
    break;
    114e:	e028      	b.n	11a2 <LPLD_PLL_Setup+0x96>
  case PLL_100:
    prdiv = 7u;
    1150:	f04f 0307 	mov.w	r3, #7
    1154:	73fb      	strb	r3, [r7, #15]
    vdiv = 16u;
    1156:	f04f 0310 	mov.w	r3, #16
    115a:	73bb      	strb	r3, [r7, #14]
    break;
    115c:	e021      	b.n	11a2 <LPLD_PLL_Setup+0x96>
  case PLL_120:
    prdiv = 4u;
    115e:	f04f 0304 	mov.w	r3, #4
    1162:	73fb      	strb	r3, [r7, #15]
    vdiv = 8u;
    1164:	f04f 0308 	mov.w	r3, #8
    1168:	73bb      	strb	r3, [r7, #14]
    break;
    116a:	e01a      	b.n	11a2 <LPLD_PLL_Setup+0x96>
  case PLL_150:
    prdiv = 4u;
    116c:	f04f 0304 	mov.w	r3, #4
    1170:	73fb      	strb	r3, [r7, #15]
    vdiv = 14u;
    1172:	f04f 030e 	mov.w	r3, #14
    1176:	73bb      	strb	r3, [r7, #14]
    break;
    1178:	e013      	b.n	11a2 <LPLD_PLL_Setup+0x96>
  case PLL_180:
    prdiv = 4u;
    117a:	f04f 0304 	mov.w	r3, #4
    117e:	73fb      	strb	r3, [r7, #15]
    vdiv = 20u;
    1180:	f04f 0314 	mov.w	r3, #20
    1184:	73bb      	strb	r3, [r7, #14]
    break;
    1186:	e00c      	b.n	11a2 <LPLD_PLL_Setup+0x96>
  case PLL_200:
    prdiv = 4u;
    1188:	f04f 0304 	mov.w	r3, #4
    118c:	73fb      	strb	r3, [r7, #15]
    vdiv = 24u;
    118e:	f04f 0318 	mov.w	r3, #24
    1192:	73bb      	strb	r3, [r7, #14]
    break;
    1194:	e005      	b.n	11a2 <LPLD_PLL_Setup+0x96>
  default:
    return LPLD_PLL_Setup(PLL_120);
    1196:	f04f 0078 	mov.w	r0, #120	; 0x78
    119a:	f7ff ffb7 	bl	110c <LPLD_PLL_Setup>
    119e:	4603      	mov	r3, r0
    11a0:	e0f2      	b.n	1388 <LPLD_PLL_Setup+0x27c>
  }
  pll_freq = core_clk_mhz * 1;
    11a2:	79fb      	ldrb	r3, [r7, #7]
    11a4:	72bb      	strb	r3, [r7, #10]
  core_div = 0;
    11a6:	f04f 0300 	mov.w	r3, #0
    11aa:	727b      	strb	r3, [r7, #9]
  if((bus_div = (uint8)(core_clk_mhz/BUS_CLK_MHZ - 1u)) == (uint8)-1)
    11ac:	79fa      	ldrb	r2, [r7, #7]
    11ae:	f248 531f 	movw	r3, #34079	; 0x851f
    11b2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    11b6:	fba3 1302 	umull	r1, r3, r3, r2
    11ba:	ea4f 1313 	mov.w	r3, r3, lsr #4
    11be:	b2db      	uxtb	r3, r3
    11c0:	f103 33ff 	add.w	r3, r3, #4294967295
    11c4:	737b      	strb	r3, [r7, #13]
    11c6:	7b7b      	ldrb	r3, [r7, #13]
    11c8:	2bff      	cmp	r3, #255	; 0xff
    11ca:	d103      	bne.n	11d4 <LPLD_PLL_Setup+0xc8>
  {
    bus_div = 0;
    11cc:	f04f 0300 	mov.w	r3, #0
    11d0:	737b      	strb	r3, [r7, #13]
    11d2:	e00b      	b.n	11ec <LPLD_PLL_Setup+0xe0>
  }
  else if(core_clk_mhz/(bus_div+1) > BUS_CLK_MHZ)
    11d4:	79fa      	ldrb	r2, [r7, #7]
    11d6:	7b7b      	ldrb	r3, [r7, #13]
    11d8:	f103 0301 	add.w	r3, r3, #1
    11dc:	fb92 f3f3 	sdiv	r3, r2, r3
    11e0:	2b32      	cmp	r3, #50	; 0x32
    11e2:	d903      	bls.n	11ec <LPLD_PLL_Setup+0xe0>
  {
    bus_div += 1;
    11e4:	7b7b      	ldrb	r3, [r7, #13]
    11e6:	f103 0301 	add.w	r3, r3, #1
    11ea:	737b      	strb	r3, [r7, #13]
  }
  if((flexbus_div = (core_clk_mhz/FLEXBUS_CLK_MHZ - 1u)) == (uint8)-1)
    11ec:	79fa      	ldrb	r2, [r7, #7]
    11ee:	f248 531f 	movw	r3, #34079	; 0x851f
    11f2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    11f6:	fba3 1302 	umull	r1, r3, r3, r2
    11fa:	ea4f 1313 	mov.w	r3, r3, lsr #4
    11fe:	b2db      	uxtb	r3, r3
    1200:	f103 33ff 	add.w	r3, r3, #4294967295
    1204:	733b      	strb	r3, [r7, #12]
    1206:	7b3b      	ldrb	r3, [r7, #12]
    1208:	2bff      	cmp	r3, #255	; 0xff
    120a:	d103      	bne.n	1214 <LPLD_PLL_Setup+0x108>
  {
    flexbus_div = 0;
    120c:	f04f 0300 	mov.w	r3, #0
    1210:	733b      	strb	r3, [r7, #12]
    1212:	e00b      	b.n	122c <LPLD_PLL_Setup+0x120>
  }
  else if(core_clk_mhz/(flexbus_div+1) > FLEXBUS_CLK_MHZ)
    1214:	79fa      	ldrb	r2, [r7, #7]
    1216:	7b3b      	ldrb	r3, [r7, #12]
    1218:	f103 0301 	add.w	r3, r3, #1
    121c:	fb92 f3f3 	sdiv	r3, r2, r3
    1220:	2b32      	cmp	r3, #50	; 0x32
    1222:	d903      	bls.n	122c <LPLD_PLL_Setup+0x120>
  {
    flexbus_div += 1;
    1224:	7b3b      	ldrb	r3, [r7, #12]
    1226:	f103 0301 	add.w	r3, r3, #1
    122a:	733b      	strb	r3, [r7, #12]
  }
  if((flash_div = (core_clk_mhz/FLASH_CLK_MHZ - 1u)) == (uint8)-1)
    122c:	79fa      	ldrb	r2, [r7, #7]
    122e:	f248 531f 	movw	r3, #34079	; 0x851f
    1232:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    1236:	fba3 1302 	umull	r1, r3, r3, r2
    123a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    123e:	b2db      	uxtb	r3, r3
    1240:	f103 33ff 	add.w	r3, r3, #4294967295
    1244:	72fb      	strb	r3, [r7, #11]
    1246:	7afb      	ldrb	r3, [r7, #11]
    1248:	2bff      	cmp	r3, #255	; 0xff
    124a:	d103      	bne.n	1254 <LPLD_PLL_Setup+0x148>
  {
    flash_div = 0;
    124c:	f04f 0300 	mov.w	r3, #0
    1250:	72fb      	strb	r3, [r7, #11]
    1252:	e00b      	b.n	126c <LPLD_PLL_Setup+0x160>
  }
  else if(core_clk_mhz/(flash_div+1) > FLASH_CLK_MHZ)
    1254:	79fa      	ldrb	r2, [r7, #7]
    1256:	7afb      	ldrb	r3, [r7, #11]
    1258:	f103 0301 	add.w	r3, r3, #1
    125c:	fb92 f3f3 	sdiv	r3, r2, r3
    1260:	2b19      	cmp	r3, #25
    1262:	d903      	bls.n	126c <LPLD_PLL_Setup+0x160>
  {
    flash_div += 1;
    1264:	7afb      	ldrb	r3, [r7, #11]
    1266:	f103 0301 	add.w	r3, r3, #1
    126a:	72fb      	strb	r3, [r7, #11]
  }
 
  // 这里假设复位后 MCG 模块默认为 FEI 模式 
  
  // 首先移动到 FBE 模式
  MCG_C2 = 0;
    126c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1270:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1274:	f04f 0200 	mov.w	r2, #0
    1278:	705a      	strb	r2, [r3, #1]
  
  // 振荡器初始化完成后,释放锁存状态下的 oscillator 和 GPIO 
  SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
    127a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    127e:	f2c4 0304 	movt	r3, #16388	; 0x4004
    1282:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
    1286:	f2c4 0204 	movt	r2, #16388	; 0x4004
    128a:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
    128e:	f102 0214 	add.w	r2, r2, #20
    1292:	6812      	ldr	r2, [r2, #0]
    1294:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    1298:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
    129c:	f103 0314 	add.w	r3, r3, #20
    12a0:	601a      	str	r2, [r3, #0]
//  LLWU->CS |= LLWU_CS_ACKISO_MASK;
  
  // 选择外部 oscilator 、参考分频器 and 清零 IREFS 启动外部osc
  // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);  
    12a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    12a6:	f2c4 0306 	movt	r3, #16390	; 0x4006
    12aa:	f04f 0298 	mov.w	r2, #152	; 0x98
    12ae:	701a      	strb	r2, [r3, #0]
  
  while (MCG_S & MCG_S_IREFST_MASK){}; // 等待参考时钟清零
    12b0:	bf00      	nop
    12b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    12b6:	f2c4 0306 	movt	r3, #16390	; 0x4006
    12ba:	799b      	ldrb	r3, [r3, #6]
    12bc:	b2db      	uxtb	r3, r3
    12be:	f003 0310 	and.w	r3, r3, #16
    12c2:	2b00      	cmp	r3, #0
    12c4:	d1f5      	bne.n	12b2 <LPLD_PLL_Setup+0x1a6>
  
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // 等待时钟状态显示为外部参考时钟(ext ref clk)
    12c6:	bf00      	nop
    12c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    12cc:	f2c4 0306 	movt	r3, #16390	; 0x4006
    12d0:	799b      	ldrb	r3, [r3, #6]
    12d2:	b2db      	uxtb	r3, r3
    12d4:	f003 030c 	and.w	r3, r3, #12
    12d8:	ea4f 0393 	mov.w	r3, r3, lsr #2
    12dc:	2b02      	cmp	r3, #2
    12de:	d1f3      	bne.n	12c8 <LPLD_PLL_Setup+0x1bc>
  
  // 进入FBE模式
  // 配置 PLL 参考分频器, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
  // 用晶振频率来选择 PRDIV 值. 仅在有频率晶振的时候支持
  // 产生 2MHz 的参考时钟给 PLL.
  MCG_C5 = MCG_C5_PRDIV(prdiv); // 设置 PLL 匹配晶振的参考分频数 
    12e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    12e4:	f2c4 0306 	movt	r3, #16390	; 0x4006
    12e8:	7bfa      	ldrb	r2, [r7, #15]
    12ea:	f002 0207 	and.w	r2, r2, #7
    12ee:	b2d2      	uxtb	r2, r2
    12f0:	711a      	strb	r2, [r3, #4]
  
  // 确保MCG_C6处于复位状态,禁止LOLIE、PLL、和时钟控制器,清PLL VCO分频器
  MCG_C6 = 0x0;
    12f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    12f6:	f2c4 0306 	movt	r3, #16390	; 0x4006
    12fa:	f04f 0200 	mov.w	r2, #0
    12fe:	715a      	strb	r2, [r3, #5]
  
  //设置系统时钟分频系数
  LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    1300:	7a78      	ldrb	r0, [r7, #9]
    1302:	7b79      	ldrb	r1, [r7, #13]
    1304:	7b3a      	ldrb	r2, [r7, #12]
    1306:	7afb      	ldrb	r3, [r7, #11]
    1308:	f000 f844 	bl	1394 <LPLD_Set_SYS_DIV>
 // LPLD_Set_SYS_DIV(0, 1, 4, 4);  
  
  //设置倍频系数
  MCG_C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(vdiv); 
    130c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1310:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1314:	7bba      	ldrb	r2, [r7, #14]
    1316:	f002 021f 	and.w	r2, r2, #31
    131a:	b2d2      	uxtb	r2, r2
    131c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    1320:	b2d2      	uxtb	r2, r2
    1322:	715a      	strb	r2, [r3, #5]
  
  while (!(MCG_S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    1324:	bf00      	nop
    1326:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    132a:	f2c4 0306 	movt	r3, #16390	; 0x4006
    132e:	799b      	ldrb	r3, [r3, #6]
    1330:	b2db      	uxtb	r3, r3
    1332:	f003 0320 	and.w	r3, r3, #32
    1336:	2b00      	cmp	r3, #0
    1338:	d0f5      	beq.n	1326 <LPLD_PLL_Setup+0x21a>
  
  while (!(MCG_S & MCG_S_LOCK_MASK)){}; // Wait for LOCK bit to set
    133a:	bf00      	nop
    133c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1340:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1344:	799b      	ldrb	r3, [r3, #6]
    1346:	b2db      	uxtb	r3, r3
    1348:	f003 0340 	and.w	r3, r3, #64	; 0x40
    134c:	2b00      	cmp	r3, #0
    134e:	d0f5      	beq.n	133c <LPLD_PLL_Setup+0x230>
  
  // 已经进入PBE模式
  
  // Transition into PEE by setting CLKS to 0
  // CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 &= ~MCG_C1_CLKS_MASK;
    1350:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1354:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1358:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    135c:	f2c4 0206 	movt	r2, #16390	; 0x4006
    1360:	7812      	ldrb	r2, [r2, #0]
    1362:	b2d2      	uxtb	r2, r2
    1364:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    1368:	b2d2      	uxtb	r2, r2
    136a:	701a      	strb	r2, [r3, #0]
  
  // Wait for clock status bits to update
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    136c:	bf00      	nop
    136e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    1372:	f2c4 0306 	movt	r3, #16390	; 0x4006
    1376:	799b      	ldrb	r3, [r3, #6]
    1378:	b2db      	uxtb	r3, r3
    137a:	f003 030c 	and.w	r3, r3, #12
    137e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    1382:	2b03      	cmp	r3, #3
    1384:	d1f3      	bne.n	136e <LPLD_PLL_Setup+0x262>
  
  // 已经进入PEE模式
  
  return pll_freq;
    1386:	7abb      	ldrb	r3, [r7, #10]
} 
    1388:	4618      	mov	r0, r3
    138a:	f107 0710 	add.w	r7, r7, #16
    138e:	46bd      	mov	sp, r7
    1390:	bd80      	pop	{r7, pc}
    1392:	bf00      	nop

00001394 <LPLD_Set_SYS_DIV>:
 *
 * 参数:
 *    outdiv1~outdiv4--分别为core, bus, FlexBus, Flash时钟分频系数
 */
void LPLD_Set_SYS_DIV(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)
{
    1394:	b480      	push	{r7}
    1396:	b087      	sub	sp, #28
    1398:	af00      	add	r7, sp, #0
    139a:	60f8      	str	r0, [r7, #12]
    139c:	60b9      	str	r1, [r7, #8]
    139e:	607a      	str	r2, [r7, #4]
    13a0:	603b      	str	r3, [r7, #0]
  uint32 temp_reg;
  uint8 i;
  
  temp_reg = FMC_PFAPR; // 备份 FMC_PFAPR 寄存器
    13a2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    13a6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    13aa:	681b      	ldr	r3, [r3, #0]
    13ac:	613b      	str	r3, [r7, #16]
  
  // 设置 M0PFD 到 M7PFD 为 1 禁用预先读取
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
    13ae:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    13b2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    13b6:	f44f 4270 	mov.w	r2, #61440	; 0xf000
    13ba:	f2c4 0201 	movt	r2, #16385	; 0x4001
    13be:	6812      	ldr	r2, [r2, #0]
    13c0:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
    13c4:	601a      	str	r2, [r3, #0]
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    13c6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    13ca:	f2c4 0304 	movt	r3, #16388	; 0x4004
    13ce:	68fa      	ldr	r2, [r7, #12]
    13d0:	ea4f 7102 	mov.w	r1, r2, lsl #28
    13d4:	68ba      	ldr	r2, [r7, #8]
    13d6:	ea4f 6202 	mov.w	r2, r2, lsl #24
    13da:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
    13de:	4311      	orrs	r1, r2
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);
    13e0:	687a      	ldr	r2, [r7, #4]
    13e2:	ea4f 5202 	mov.w	r2, r2, lsl #20
    13e6:	f402 0270 	and.w	r2, r2, #15728640	; 0xf00000
    13ea:	4311      	orrs	r1, r2
    13ec:	683a      	ldr	r2, [r7, #0]
    13ee:	ea4f 4202 	mov.w	r2, r2, lsl #16
    13f2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
    13f6:	430a      	orrs	r2, r1
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    13f8:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
    13fc:	f103 0304 	add.w	r3, r3, #4
    1400:	601a      	str	r2, [r3, #0]
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);

  // 延时一小段时间等待改变
  for (i = 0 ; i < outdiv4 ; i++)
    1402:	f04f 0300 	mov.w	r3, #0
    1406:	75fb      	strb	r3, [r7, #23]
    1408:	e003      	b.n	1412 <LPLD_Set_SYS_DIV+0x7e>
    140a:	7dfb      	ldrb	r3, [r7, #23]
    140c:	f103 0301 	add.w	r3, r3, #1
    1410:	75fb      	strb	r3, [r7, #23]
    1412:	7dfa      	ldrb	r2, [r7, #23]
    1414:	683b      	ldr	r3, [r7, #0]
    1416:	429a      	cmp	r2, r3
    1418:	d3f7      	bcc.n	140a <LPLD_Set_SYS_DIV+0x76>
  {}
  
  FMC_PFAPR = temp_reg; // 回复原先的 FMC_PFAPR 寄存器值
    141a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    141e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1422:	693a      	ldr	r2, [r7, #16]
    1424:	601a      	str	r2, [r3, #0]
  
  return;
    1426:	bf00      	nop
} // set_sys_dividers
    1428:	f107 071c 	add.w	r7, r7, #28
    142c:	46bd      	mov	sp, r7
    142e:	bc80      	pop	{r7}
    1430:	4770      	bx	lr
    1432:	bf00      	nop

Disassembly of section .data:

1fff0000 <SystemCoreClock>:
1fff0000:	05f5e100 	ldrbeq	lr, [r5, #256]!	; 0x100

1fff0004 <g_core_clock>:
1fff0004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff0008 <g_bus_clock>:
1fff0008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff000c <g_flash_clock>:
1fff000c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

1fff0010 <g_flexbus_clock>:
1fff0010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .bss:

1fff0014 <_sbss>:
	...

1fff0028 <GPIO_ISR>:
	...

Disassembly of section .ARM.attributes:

00000000 <__HeapLimit-0x1fff003c>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000228 	andeq	r0, r0, r8, lsr #4
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      10:	00018901 	andeq	r8, r1, r1, lsl #18
      14:	00000c00 	andeq	r0, r0, r0, lsl #24
      18:	00080000 	andeq	r0, r8, r0
      1c:	00093e00 	andeq	r3, r9, r0, lsl #28
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	0000009c 	muleq	r0, ip, r0
      2c:	9a080102 	bls	20043c <__etext+0x1ff008>
      30:	02000000 	andeq	r0, r0, #0
      34:	01900502 	orrseq	r0, r0, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	00006507 	andeq	r6, r0, r7, lsl #10
      40:	05040200 	streq	r0, [r4, #-512]	; 0x200
      44:	00000180 	andeq	r0, r0, r0, lsl #3
      48:	0001b103 	andeq	fp, r1, r3, lsl #2
      4c:	53500300 	cmppl	r0, #0
      50:	02000000 	andeq	r0, r0, #0
      54:	01480704 	cmpeq	r8, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00017b05 	andeq	r7, r1, r5, lsl #22
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	00000143 	andeq	r0, r0, r3, asr #2
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	014d0704 	cmpeq	sp, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	00016907 	andeq	r6, r1, r7, lsl #18
      7c:	00000500 	andeq	r0, r0, r0, lsl #10
      80:	02180000 	andseq	r0, r8, #0
      84:	00e525bf 	strhteq	r2, [r5], #95	; 0x5f
      88:	b9060000 	stmdblt	r6, {}	; <UNPREDICTABLE>
      8c:	02000000 	andeq	r0, r0, #0
      90:	004825c0 	subeq	r2, r8, r0, asr #11
      94:	23020000 	movwcs	r0, #8192	; 0x2000
      98:	01640600 	cmneq	r4, r0, lsl #12
      9c:	c1020000 	mrsgt	r0, (UNDEF: 2)
      a0:	00004825 	andeq	r4, r0, r5, lsr #16
      a4:	04230200 	strteq	r0, [r3], #-512	; 0x200
      a8:	0001bf06 	andeq	fp, r1, r6, lsl #30
      ac:	25c20200 	strbcs	r0, [r2, #512]	; 0x200
      b0:	00000048 	andeq	r0, r0, r8, asr #32
      b4:	06082302 	streq	r2, [r8], -r2, lsl #6
      b8:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
      bc:	4825c302 	stmdami	r5!, {r1, r8, r9, lr, pc}
      c0:	02000000 	andeq	r0, r0, #0
      c4:	78060c23 	stmdavc	r6, {r0, r1, r5, sl, fp}
      c8:	02000000 	andeq	r0, r0, #0
      cc:	004825c4 	subeq	r2, r8, r4, asr #11
      d0:	23020000 	movwcs	r0, #8192	; 0x2000
      d4:	013e0610 	teqeq	lr, r0, lsl r6
      d8:	c5020000 	strgt	r0, [r2, #-0]
      dc:	00004825 	andeq	r4, r0, r5, lsr #16
      e0:	14230200 	strtne	r0, [r3], #-512	; 0x200
      e4:	00460700 	subeq	r0, r6, r0, lsl #14
      e8:	c6020000 	strgt	r0, [r2], -r0
      ec:	0000f125 	andeq	pc, r0, r5, lsr #2
      f0:	f7040800 			; <UNDEFINED> instruction: 0xf7040800
      f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      f8:	0000007d 	andeq	r0, r0, sp, ror r0
      fc:	00019a03 	andeq	r9, r1, r3, lsl #20
     100:	2c160400 	cfldrscs	mvf0, [r6], {-0}
     104:	03000000 	movweq	r0, #0
     108:	00000125 	andeq	r0, r0, r5, lsr #2
     10c:	00531804 	subseq	r1, r3, r4, lsl #16
     110:	04020000 	streq	r0, [r2], #-0
     114:	00008e04 	andeq	r8, r0, r4, lsl #28
     118:	04080200 	streq	r0, [r8], #-512	; 0x200
     11c:	00000119 	andeq	r0, r0, r9, lsl r1
     120:	0000be03 	andeq	fp, r0, r3, lsl #28
     124:	2b330500 	blcs	cc152c <__etext+0xcc00f8>
     128:	08000001 	stmdaeq	r0, {r0}
     12c:	00013104 	andeq	r3, r1, r4, lsl #2
     130:	0b010a00 	bleq	42938 <__etext+0x41504>
     134:	90360514 	eorsls	r0, r6, r4, lsl r5
     138:	0c000001 	stceq	0, cr0, [r0], {1}
     13c:	00000172 	andeq	r0, r0, r2, ror r1
     140:	00e53b05 	rsceq	r3, r5, r5, lsl #22
     144:	23020000 	movwcs	r0, #8192	; 0x2000
     148:	007d0c00 	rsbseq	r0, sp, r0, lsl #24
     14c:	3f050000 	svccc	0x00050000
     150:	00000107 	andeq	r0, r0, r7, lsl #2
     154:	0c042302 	stceq	3, cr2, [r4], {2}
     158:	00000055 	andeq	r0, r0, r5, asr r0
     15c:	01074305 	tsteq	r7, r5, lsl #6
     160:	23020000 	movwcs	r0, #8192	; 0x2000
     164:	012c0c08 	teqeq	ip, r8, lsl #24
     168:	47050000 	strmi	r0, [r5, -r0]
     16c:	000000fc 	strdeq	r0, [r0], -ip
     170:	0c0c2302 	stceq	3, cr2, [ip], {2}
     174:	0000049b 	muleq	r0, fp, r4
     178:	00fc4b05 	rscseq	r4, ip, r5, lsl #22
     17c:	23020000 	movwcs	r0, #8192	; 0x2000
     180:	01350c0d 	teqeq	r5, sp, lsl #24
     184:	55050000 	strpl	r0, [r5, #-0]
     188:	00000120 	andeq	r0, r0, r0, lsr #2
     18c:	00102302 	andseq	r2, r0, r2, lsl #6
     190:	0001a003 	andeq	sl, r1, r3
     194:	33560500 	cmpcc	r6, #0
     198:	0d000001 	stceq	0, cr0, [r0, #-4]
     19c:	00012001 	andeq	r2, r1, r1
     1a0:	01200100 	teqeq	r0, r0, lsl #2
     1a4:	00000068 	andeq	r0, r0, r8, rrx
     1a8:	00000800 	andeq	r0, r0, r0, lsl #16
     1ac:	0000080e 	andeq	r0, r0, lr, lsl #16
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	94010e01 	strls	r0, [r1], #-3585	; 0xe01
     1b8:	01000000 	mrseq	r0, (UNDEF: 0)
     1bc:	08100134 	ldmdaeq	r0, {r2, r4, r5, r8}
     1c0:	08560000 	ldmdaeq	r6, {}^	; <UNPREDICTABLE>
     1c4:	002c0000 	eoreq	r0, ip, r0
     1c8:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
     1cc:	0f000001 	svceq	0x00000001
     1d0:	36010069 	strcc	r0, [r1], -r9, rrx
     1d4:	000001e8 	andeq	r0, r0, r8, ror #3
     1d8:	0f749102 	svceq	0x00749102
     1dc:	3601006a 	strcc	r0, [r1], -sl, rrx
     1e0:	000001e8 	andeq	r0, r0, r8, ror #3
     1e4:	00709102 	rsbseq	r9, r0, r2, lsl #2
     1e8:	00006f09 	andeq	r6, r0, r9, lsl #30
     1ec:	5a011000 	bpl	441f4 <__etext+0x42dc0>
     1f0:	01000001 	tsteq	r0, r1
     1f4:	0858013f 	ldmdaeq	r8, {r0, r1, r2, r3, r4, r5, r8}^
     1f8:	09260000 	stmdbeq	r6!, {}	; <UNPREDICTABLE>
     1fc:	00640000 	rsbeq	r0, r4, r0
     200:	10010000 	andne	r0, r1, r0
     204:	00008701 	andeq	r8, r0, r1, lsl #14
     208:	01500100 	cmpeq	r0, r0, lsl #2
     20c:	00000928 	andeq	r0, r0, r8, lsr #18
     210:	0000093e 	andeq	r0, r0, lr, lsr r9
     214:	0000009c 	muleq	r0, ip, r0
     218:	00a81101 	adceq	r1, r8, r1, lsl #2
     21c:	17010000 	strne	r0, [r1, -r0]
     220:	00000190 	muleq	r0, r0, r1
     224:	14030501 	strne	r0, [r3], #-1281	; 0x501
     228:	001fff00 	andseq	pc, pc, r0, lsl #30
     22c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     230:	01010002 	tsteq	r1, r2
     234:	01040000 	mrseq	r0, (UNDEF: 4)
     238:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     23c:	0001d401 	andeq	sp, r1, r1, lsl #8
     240:	00000c00 	andeq	r0, r0, r0, lsl #24
     244:	00094000 	andeq	r4, r9, r0
     248:	0009ec00 	andeq	lr, r9, r0, lsl #24
     24c:	00015300 	andeq	r5, r1, r0, lsl #6
     250:	c4010200 	strgt	r0, [r1], #-512	; 0x200
     254:	01000001 	tsteq	r0, r1
     258:	40010197 	mulmi	r1, r7, r1
     25c:	46000009 	strmi	r0, [r0], -r9
     260:	c8000009 	stmdagt	r0, {r0, r3}
     264:	01000000 	mrseq	r0, (UNDEF: 0)
     268:	02110103 	andseq	r0, r1, #-1073741824	; 0xc0000000
     26c:	a3010000 	movwge	r0, #4096	; 0x1000
     270:	09480101 	stmdbeq	r8, {r0, r8}^
     274:	09ec0000 	stmibeq	ip!, {}^	; <UNPREDICTABLE>
     278:	00f40000 	rscseq	r0, r4, r0
     27c:	76010000 	strvc	r0, [r1], -r0
     280:	04000000 	streq	r0, [r0], #-0
     284:	0000022b 	andeq	r0, r0, fp, lsr #4
     288:	7601a501 	strvc	sl, [r1], -r1, lsl #10
     28c:	02000000 	andeq	r0, r0, #0
     290:	1f047491 	svcne	0x00047491
     294:	01000002 	tsteq	r0, r2
     298:	007601a6 	rsbseq	r0, r6, r6, lsr #3
     29c:	91020000 	mrsls	r0, (UNDEF: 2)
     2a0:	04050070 	streq	r0, [r5], #-112	; 0x70
     2a4:	0000007c 	andeq	r0, r0, ip, ror r0
     2a8:	9a080106 	bls	2006c8 <__etext+0x1ff294>
     2ac:	07000000 	streq	r0, [r0, -r0]
     2b0:	00000238 	andeq	r0, r0, r8, lsr r2
     2b4:	00900e01 	addseq	r0, r0, r1, lsl #28
     2b8:	01010000 	mrseq	r0, (UNDEF: 1)
     2bc:	48070406 	stmdami	r7, {r1, r2, sl}
     2c0:	07000001 	streq	r0, [r0, -r1]
     2c4:	000001fd 	strdeq	r0, [r0], -sp
     2c8:	00900f01 	addseq	r0, r0, r1, lsl #30
     2cc:	01010000 	mrseq	r0, (UNDEF: 1)
     2d0:	0001f607 	andeq	pc, r1, r7, lsl #12
     2d4:	90100100 	andsls	r0, r0, r0, lsl #2
     2d8:	01000000 	mrseq	r0, (UNDEF: 0)
     2dc:	02320701 	eorseq	r0, r2, #262144	; 0x40000
     2e0:	11010000 	mrsne	r0, (UNDEF: 1)
     2e4:	00000090 	muleq	r0, r0, r0
     2e8:	f0070101 			; <UNDEFINED> instruction: 0xf0070101
     2ec:	01000001 	tsteq	r0, r1
     2f0:	00009012 	andeq	r9, r0, r2, lsl r0
     2f4:	08010100 	stmdaeq	r1, {r8}
     2f8:	000000e5 	andeq	r0, r0, r5, ror #1
     2fc:	000000dc 	ldrdeq	r0, [r0], -ip
     300:	0000dc09 	andeq	sp, r0, r9, lsl #24
     304:	00010300 	andeq	r0, r1, r0, lsl #6
     308:	69070406 	stmdbvs	r7, {r1, r2, sl}
     30c:	0a000001 	beq	318 <__vector_table+0x318>
     310:	e3040501 	movw	r0, #17665	; 0x4501
     314:	0b000000 	bleq	31c <__vector_table+0x31c>
     318:	00000204 	andeq	r0, r0, r4, lsl #4
     31c:	00fd8901 	rscseq	r8, sp, r1, lsl #18
     320:	05010000 	streq	r0, [r1, #-0]
     324:	00000003 	andeq	r0, r0, r3
     328:	00cb0c00 	sbceq	r0, fp, r0, lsl #24
     32c:	5a000000 	bpl	334 <__vector_table+0x334>
     330:	02000006 	andeq	r0, r0, #6
     334:	0001ac00 	andeq	sl, r1, r0, lsl #24
     338:	d0010400 	andle	r0, r1, r0, lsl #8
     33c:	01000000 	mrseq	r0, (UNDEF: 0)
     340:	000002a0 	andeq	r0, r0, r0, lsr #5
     344:	0000000c 	andeq	r0, r0, ip
     348:	000009ec 	andeq	r0, r0, ip, ror #19
     34c:	00000cc2 	andeq	r0, r0, r2, asr #25
     350:	000001c3 	andeq	r0, r0, r3, asr #3
     354:	9c060102 	stflss	f0, [r6], {2}
     358:	03000000 	movweq	r0, #0
     35c:	0000028a 	andeq	r0, r0, sl, lsl #5
     360:	00372a02 	eorseq	r2, r7, r2, lsl #20
     364:	01020000 	mrseq	r0, (UNDEF: 2)
     368:	00009a08 	andeq	r9, r0, r8, lsl #20
     36c:	05020200 	streq	r0, [r2, #-512]	; 0x200
     370:	00000190 	muleq	r0, r0, r1
     374:	65070202 	strvs	r0, [r7, #-514]	; 0x202
     378:	02000000 	andeq	r0, r0, #0
     37c:	01800504 	orreq	r0, r0, r4, lsl #10
     380:	b1030000 	mrslt	r0, (UNDEF: 3)
     384:	02000001 	andeq	r0, r0, #1
     388:	00005e50 	andeq	r5, r0, r0, asr lr
     38c:	07040200 	streq	r0, [r4, -r0, lsl #4]
     390:	00000148 	andeq	r0, r0, r8, asr #2
     394:	7b050802 	blvc	1423a4 <__etext+0x140f70>
     398:	02000001 	andeq	r0, r0, #1
     39c:	01430708 	cmpeq	r3, r8, lsl #14
     3a0:	04040000 	streq	r0, [r4], #-0
     3a4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
     3a8:	07040200 	streq	r0, [r4, -r0, lsl #4]
     3ac:	0000014d 	andeq	r0, r0, sp, asr #2
     3b0:	69070402 	stmdbvs	r7, {r1, sl}
     3b4:	05000001 	streq	r0, [r0, #-1]
     3b8:	0000002c 	andeq	r0, r0, ip, lsr #32
     3bc:	00000098 	muleq	r0, r8, r0
     3c0:	00008106 	andeq	r8, r0, r6, lsl #2
     3c4:	05000300 	streq	r0, [r0, #-768]	; 0x300
     3c8:	0000002c 	andeq	r0, r0, ip, lsr #32
     3cc:	000000a8 	andeq	r0, r0, r8, lsr #1
     3d0:	00008106 	andeq	r8, r0, r6, lsl #2
     3d4:	07000700 	streq	r0, [r0, -r0, lsl #14]
     3d8:	00000256 	andeq	r0, r0, r6, asr r2
     3dc:	2c370313 	ldccs	3, cr0, [r7], #-76	; 0xffffffb4
     3e0:	000001c6 	andeq	r0, r0, r6, asr #3
     3e4:	00314308 	eorseq	r4, r1, r8, lsl #6
     3e8:	2c2c3803 	stccs	8, cr3, [ip], #-12
     3ec:	02000000 	andeq	r0, r0, #0
     3f0:	43080023 	movwmi	r0, #32803	; 0x8023
     3f4:	39030032 	stmdbcc	r3, {r1, r4, r5}
     3f8:	00002c2c 	andeq	r2, r0, ip, lsr #24
     3fc:	01230200 	teqeq	r3, r0, lsl #4
     400:	00334308 	eorseq	r4, r3, r8, lsl #6
     404:	2c2c3a03 	stccs	10, cr3, [ip], #-12
     408:	02000000 	andeq	r0, r0, #0
     40c:	43080223 	movwmi	r0, #33315	; 0x8223
     410:	3b030034 	blcc	c04e8 <__etext+0xbf0b4>
     414:	00002c2c 	andeq	r2, r0, ip, lsr #24
     418:	03230200 	teqeq	r3, #0
     41c:	00354308 	eorseq	r4, r5, r8, lsl #6
     420:	2c2c3c03 	stccs	12, cr3, [ip], #-12
     424:	02000000 	andeq	r0, r0, #0
     428:	43080423 	movwmi	r0, #33827	; 0x8423
     42c:	3d030036 	stccc	0, cr0, [r3, #-216]	; 0xffffff28
     430:	00002c2c 	andeq	r2, r0, ip, lsr #24
     434:	05230200 	streq	r0, [r3, #-512]!	; 0x200
     438:	03005308 	movweq	r5, #776	; 0x308
     43c:	002c2c3e 	eoreq	r2, ip, lr, lsr ip
     440:	23020000 	movwcs	r0, #8192	; 0x2000
     444:	03f40906 	mvnseq	r0, #98304	; 0x18000
     448:	3f030000 	svccc	0x00030000
     44c:	0001c62c 	andeq	ip, r1, ip, lsr #12
     450:	07230200 	streq	r0, [r3, -r0, lsl #4]!
     454:	00435308 	subeq	r5, r3, r8, lsl #6
     458:	2c2c4003 	stccs	0, cr4, [ip], #-12
     45c:	02000000 	andeq	r0, r0, #0
     460:	ff090823 			; <UNDEFINED> instruction: 0xff090823
     464:	03000003 	movweq	r0, #3
     468:	01c62c41 	biceq	r2, r6, r1, asr #24
     46c:	23020000 	movwcs	r0, #8192	; 0x2000
     470:	026d0909 	rsbeq	r0, sp, #147456	; 0x24000
     474:	42030000 	andmi	r0, r3, #0
     478:	00002c2c 	andeq	r2, r0, ip, lsr #24
     47c:	0a230200 	beq	8c0c84 <__etext+0x8bf850>
     480:	00043f09 	andeq	r3, r4, r9, lsl #30
     484:	2c430300 	mcrrcs	3, 0, r0, r3, cr0
     488:	0000002c 	andeq	r0, r0, ip, lsr #32
     48c:	080b2302 	stmdaeq	fp, {r1, r8, r9, sp}
     490:	03003743 	movweq	r3, #1859	; 0x743
     494:	002c2c44 	eoreq	r2, ip, r4, asr #24
     498:	23020000 	movwcs	r0, #8192	; 0x2000
     49c:	3843080c 	stmdacc	r3, {r2, r3, fp}^
     4a0:	2c450300 	mcrrcs	3, 0, r0, r5, cr0
     4a4:	0000002c 	andeq	r0, r0, ip, lsr #32
     4a8:	080d2302 	stmdaeq	sp, {r1, r8, r9, sp}
     4ac:	03003943 	movweq	r3, #2371	; 0x943
     4b0:	002c2c46 	eoreq	r2, ip, r6, asr #24
     4b4:	23020000 	movwcs	r0, #8192	; 0x2000
     4b8:	3143080e 	cmpcc	r3, lr, lsl #16
     4bc:	47030030 	smladxmi	r3, r0, r0, r0
     4c0:	00002c2c 	andeq	r2, r0, ip, lsr #24
     4c4:	0f230200 	svceq	0x00230200
     4c8:	31314308 	teqcc	r1, r8, lsl #6
     4cc:	2c480300 	mcrrcs	3, 0, r0, r8, cr0
     4d0:	0000002c 	andeq	r0, r0, ip, lsr #32
     4d4:	08102302 	ldmdaeq	r0, {r1, r8, r9, sp}
     4d8:	00323143 	eorseq	r3, r2, r3, asr #2
     4dc:	2c2c4903 	stccs	9, cr4, [ip], #-12
     4e0:	02000000 	andeq	r0, r0, #0
     4e4:	53081123 	movwpl	r1, #33059	; 0x8123
     4e8:	4a030032 	bmi	c05b8 <__etext+0xbf184>
     4ec:	00002c2c 	andeq	r2, r0, ip, lsr #24
     4f0:	12230200 	eorne	r0, r3, #0
     4f4:	002c0500 	eoreq	r0, ip, r0, lsl #10
     4f8:	01d60000 	bicseq	r0, r6, r0
     4fc:	81060000 	mrshi	r0, (UNDEF: 6)
     500:	00000000 	andeq	r0, r0, r0
     504:	039c0a00 	orrseq	r0, ip, #0
     508:	4b030000 	blmi	c0510 <__etext+0xbf0dc>
     50c:	0001e22c 	andeq	lr, r1, ip, lsr #4
     510:	e8040b00 	stmda	r4, {r8, r9, fp}
     514:	0c000001 	stceq	0, cr0, [r0], {1}
     518:	000000a8 	andeq	r0, r0, r8, lsr #1
     51c:	00045b0d 	andeq	r5, r4, sp, lsl #22
     520:	030e0400 	movweq	r0, #58368	; 0xe400
     524:	02c93141 	sbceq	r3, r9, #1073741840	; 0x40000010
     528:	d3090000 	movwle	r0, #36864	; 0x9000
     52c:	03000003 	movweq	r0, #3
     530:	02c93142 	sbceq	r3, r9, #-2147483632	; 0x80000010
     534:	23020000 	movwcs	r0, #8192	; 0x2000
     538:	03f40900 	mvnseq	r0, #0
     53c:	43030000 	movwmi	r0, #12288	; 0x3000
     540:	0002d931 	andeq	sp, r2, r1, lsr r9
     544:	10230200 	eorne	r0, r3, r0, lsl #4
     548:	00035709 	andeq	r5, r3, r9, lsl #14
     54c:	31440300 	mrscc	r0, SPSR_abt
     550:	000002c9 	andeq	r0, r0, r9, asr #5
     554:	01802303 	orreq	r2, r0, r3, lsl #6
     558:	0003ff09 	andeq	pc, r3, r9, lsl #30
     55c:	31450300 	mrscc	r0, (UNDEF: 117)
     560:	000002d9 	ldrdeq	r0, [r0], -r9
     564:	01902303 	orrseq	r2, r0, r3, lsl #6
     568:	00039709 	andeq	r9, r3, r9, lsl #14
     56c:	31460300 	mrscc	r0, SPSR_und
     570:	000002c9 	andeq	r0, r0, r9, asr #5
     574:	02802303 	addeq	r2, r0, #201326592	; 0xc000000
     578:	00040a09 	andeq	r0, r4, r9, lsl #20
     57c:	31470300 	mrscc	r0, (UNDEF: 119)
     580:	000002d9 	ldrdeq	r0, [r0], -r9
     584:	02902303 	addseq	r2, r0, #201326592	; 0xc000000
     588:	00032f09 	andeq	r2, r3, r9, lsl #30
     58c:	31480300 	mrscc	r0, (UNDEF: 120)
     590:	000002c9 	andeq	r0, r0, r9, asr #5
     594:	03802303 	orreq	r2, r0, #201326592	; 0xc000000
     598:	00041509 	andeq	r1, r4, r9, lsl #10
     59c:	31490300 	mrscc	r0, (UNDEF: 121)
     5a0:	000002d9 	ldrdeq	r0, [r0], -r9
     5a4:	03902303 	orrseq	r2, r0, #201326592	; 0xc000000
     5a8:	00027b09 	andeq	r7, r2, r9, lsl #22
     5ac:	314a0300 	mrscc	r0, (UNDEF: 122)
     5b0:	000002c9 	andeq	r0, r0, r9, asr #5
     5b4:	04802303 	streq	r2, [r0], #771	; 0x303
     5b8:	00042009 	andeq	r2, r4, r9
     5bc:	314b0300 	mrscc	r0, (UNDEF: 123)
     5c0:	000002e9 	andeq	r0, r0, r9, ror #5
     5c4:	04902303 	ldreq	r2, [r0], #771	; 0x303
     5c8:	00504908 	subseq	r4, r0, r8, lsl #18
     5cc:	f9314c03 			; <UNDEFINED> instruction: 0xf9314c03
     5d0:	03000002 	movweq	r0, #2
     5d4:	09068023 	stmdbeq	r6, {r0, r1, r5, pc}
     5d8:	0000042b 	andeq	r0, r0, fp, lsr #8
     5dc:	09314d03 	ldmdbeq	r1!, {r0, r1, r8, sl, fp, lr}
     5e0:	03000003 	movweq	r0, #3
     5e4:	0906ea23 	stmdbeq	r6, {r0, r1, r5, r9, fp, sp, lr, pc}
     5e8:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
     5ec:	1a314e03 	bne	c53e00 <__etext+0xc529cc>
     5f0:	03000003 	movweq	r0, #3
     5f4:	001c8023 	andseq	r8, ip, r3, lsr #32
     5f8:	00005305 	andeq	r5, r0, r5, lsl #6
     5fc:	0002d900 	andeq	sp, r2, r0, lsl #18
     600:	00810600 	addeq	r0, r1, r0, lsl #12
     604:	00030000 	andeq	r0, r3, r0
     608:	00002c05 	andeq	r2, r0, r5, lsl #24
     60c:	0002e900 	andeq	lr, r2, r0, lsl #18
     610:	00810600 	addeq	r0, r1, r0, lsl #12
     614:	006f0000 	rsbeq	r0, pc, r0
     618:	00002c05 	andeq	r2, r0, r5, lsl #24
     61c:	0002f900 	andeq	pc, r2, r0, lsl #18
     620:	00810600 	addeq	r0, r1, r0, lsl #12
     624:	00ef0000 	rsceq	r0, pc, r0
     628:	00002c05 	andeq	r2, r0, r5, lsl #24
     62c:	00030900 	andeq	r0, r3, r0, lsl #18
     630:	00810600 	addeq	r0, r1, r0, lsl #12
     634:	00690000 	rsbeq	r0, r9, r0
     638:	00002c05 	andeq	r2, r0, r5, lsl #24
     63c:	00031a00 	andeq	r1, r3, r0, lsl #20
     640:	00810e00 	addeq	r0, r1, r0, lsl #28
     644:	0a950000 	beq	fe54064c <__StackLimit+0xde54064c>
     648:	00530500 	subseq	r0, r3, r0, lsl #10
     64c:	032a0000 	teqeq	sl, #0
     650:	81060000 	mrshi	r0, (UNDEF: 6)
     654:	00000000 	andeq	r0, r0, r0
     658:	03720a00 	cmneq	r2, #0
     65c:	4f030000 	svcmi	0x00030000
     660:	00033631 	andeq	r3, r3, r1, lsr r6
     664:	3c040b00 	stccc	11, cr0, [r4], {-0}
     668:	0c000003 	stceq	0, cr0, [r0], {3}
     66c:	000001ed 	andeq	r0, r0, sp, ror #3
     670:	0003670d 	andeq	r6, r3, sp, lsl #14
     674:	03107000 	tsteq	r0, #0
     678:	051d3d95 	ldreq	r3, [sp, #-3477]	; 0xd95
     67c:	aa090000 	bge	240684 <__etext+0x23f250>
     680:	03000003 	movweq	r0, #3
     684:	00533d96 			; <UNDEFINED> instruction: 0x00533d96
     688:	23020000 	movwcs	r0, #8192	; 0x2000
     68c:	04360900 	ldrteq	r0, [r6], #-2304	; 0x900
     690:	97030000 	strls	r0, [r3, -r0]
     694:	0000533d 	andeq	r5, r0, sp, lsr r3
     698:	04230200 	strteq	r0, [r3], #-512	; 0x200
     69c:	0003f409 	andeq	pc, r3, r9, lsl #8
     6a0:	3d980300 	ldccc	3, cr0, [r8]
     6a4:	0000051d 	andeq	r0, r0, sp, lsl r5
     6a8:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
     6ac:	000003c0 	andeq	r0, r0, r0, asr #7
     6b0:	533d9903 	teqpl	sp, #49152	; 0xc000
     6b4:	03000000 	movweq	r0, #0
     6b8:	09208423 	stmdbeq	r0!, {r0, r1, r5, sl, pc}
     6bc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     6c0:	883d9a03 	ldmdahi	sp!, {r0, r1, r9, fp, ip, pc}
     6c4:	03000000 	movweq	r0, #0
     6c8:	09208823 	stmdbeq	r0!, {r0, r1, r5, fp, pc}
     6cc:	0000046e 	andeq	r0, r0, lr, ror #8
     6d0:	533d9b03 	teqpl	sp, #3072	; 0xc00
     6d4:	03000000 	movweq	r0, #0
     6d8:	09208c23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, pc}
     6dc:	0000023f 	andeq	r0, r0, pc, lsr r2
     6e0:	533d9c03 	teqpl	sp, #768	; 0x300
     6e4:	03000000 	movweq	r0, #0
     6e8:	09209023 	stmdbeq	r0!, {r0, r1, r5, ip, pc}
     6ec:	000003d8 	ldrdeq	r0, [r0], -r8
     6f0:	533d9d03 	teqpl	sp, #192	; 0xc0
     6f4:	03000000 	movweq	r0, #0
     6f8:	09209423 	stmdbeq	r0!, {r0, r1, r5, sl, ip, pc}
     6fc:	00000311 	andeq	r0, r0, r1, lsl r3
     700:	533d9e03 	teqpl	sp, #48	; 0x30
     704:	03000000 	movweq	r0, #0
     708:	09209823 	stmdbeq	r0!, {r0, r1, r5, fp, ip, pc}
     70c:	0000040a 	andeq	r0, r0, sl, lsl #8
     710:	983d9f03 	ldmdals	sp!, {r0, r1, r8, r9, sl, fp, ip, pc}
     714:	03000000 	movweq	r0, #0
     718:	09209c23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, ip, pc}
     71c:	00000251 	andeq	r0, r0, r1, asr r2
     720:	533da003 	teqpl	sp, #3
     724:	03000000 	movweq	r0, #0
     728:	0920a423 	stmdbeq	r0!, {r0, r1, r5, sl, sp, pc}
     72c:	000002e1 	andeq	r0, r0, r1, ror #5
     730:	533da103 	teqpl	sp, #-1073741824	; 0xc0000000
     734:	03000000 	movweq	r0, #0
     738:	0920a823 	stmdbeq	r0!, {r0, r1, r5, fp, sp, pc}
     73c:	000002e7 	andeq	r0, r0, r7, ror #5
     740:	533da203 	teqpl	sp, #805306368	; 0x30000000
     744:	03000000 	movweq	r0, #0
     748:	0920ac23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, sp, pc}
     74c:	000002ed 	andeq	r0, r0, sp, ror #5
     750:	533da303 	teqpl	sp, #201326592	; 0xc000000
     754:	03000000 	movweq	r0, #0
     758:	0920b023 	stmdbeq	r0!, {r0, r1, r5, ip, sp, pc}
     75c:	000002f3 	strdeq	r0, [r0], -r3
     760:	533da403 	teqpl	sp, #50331648	; 0x3000000
     764:	03000000 	movweq	r0, #0
     768:	0920b423 	stmdbeq	r0!, {r0, r1, r5, sl, ip, sp, pc}
     76c:	000002f9 	strdeq	r0, [r0], -r9
     770:	533da503 	teqpl	sp, #12582912	; 0xc00000
     774:	03000000 	movweq	r0, #0
     778:	0920b823 	stmdbeq	r0!, {r0, r1, r5, fp, ip, sp, pc}
     77c:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     780:	533da603 	teqpl	sp, #3145728	; 0x300000
     784:	03000000 	movweq	r0, #0
     788:	0920bc23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, ip, sp, pc}
     78c:	00000305 	andeq	r0, r0, r5, lsl #6
     790:	533da703 	teqpl	sp, #786432	; 0xc0000
     794:	03000000 	movweq	r0, #0
     798:	0920c023 	stmdbeq	r0!, {r0, r1, r5, lr, pc}
     79c:	00000317 	andeq	r0, r0, r7, lsl r3
     7a0:	533da803 	teqpl	sp, #196608	; 0x30000
     7a4:	03000000 	movweq	r0, #0
     7a8:	0920c423 	stmdbeq	r0!, {r0, r1, r5, sl, lr, pc}
     7ac:	0000031f 	andeq	r0, r0, pc, lsl r3
     7b0:	533da903 	teqpl	sp, #49152	; 0xc000
     7b4:	03000000 	movweq	r0, #0
     7b8:	0920c823 	stmdbeq	r0!, {r0, r1, r5, fp, lr, pc}
     7bc:	00000245 	andeq	r0, r0, r5, asr #4
     7c0:	533daa03 	teqpl	sp, #12288	; 0x3000
     7c4:	03000000 	movweq	r0, #0
     7c8:	0920cc23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, lr, pc}
     7cc:	0000024b 	andeq	r0, r0, fp, asr #4
     7d0:	533dab03 	teqpl	sp, #3072	; 0xc00
     7d4:	03000000 	movweq	r0, #0
     7d8:	0920d023 	stmdbeq	r0!, {r0, r1, r5, ip, lr, pc}
     7dc:	00000280 	andeq	r0, r0, r0, lsl #5
     7e0:	533dac03 	teqpl	sp, #768	; 0x300
     7e4:	03000000 	movweq	r0, #0
     7e8:	0920d423 	stmdbeq	r0!, {r0, r1, r5, sl, ip, lr, pc}
     7ec:	0000030b 	andeq	r0, r0, fp, lsl #6
     7f0:	533dad03 	teqpl	sp, #192	; 0xc0
     7f4:	03000000 	movweq	r0, #0
     7f8:	0920d823 	stmdbeq	r0!, {r0, r1, r5, fp, ip, lr, pc}
     7fc:	000003ee 	andeq	r0, r0, lr, ror #7
 * \param  void
 *
 * \return void
 */
int main(void)
{
     800:	533dae03 	teqpl	sp, #48	; 0x30
    init_gpio();
     804:	03000000 	movweq	r0, #0
    //MOS_GPIO_Toggle (PTB,LED2);
    //MOS_GPIO_Output (PTB,LED2);
    while (1)
    {
        //toggle();
        delay();
     808:	0920dc23 	stmdbeq	r0!, {r0, r1, r5, sl, fp, ip, lr, pc}
    }
     80c:	00000285 	andeq	r0, r0, r5, lsl #5
 * \param  void
 *
 * \return void
 */
void delay(void)
{
     810:	533daf03 	teqpl	sp, #12
     814:	03000000 	movweq	r0, #0
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
     818:	0920e023 	stmdbeq	r0!, {r0, r1, r5, sp, lr, pc}
     81c:	00000415 	andeq	r0, r0, r5, lsl r4
  {
	for(j=0; j<300; j++)
     820:	883db003 	ldmdahi	sp!, {r0, r1, ip, sp, pc}
     824:	03000000 	movweq	r0, #0
     828:	0920e423 	stmdbeq	r0!, {r0, r1, r5, sl, sp, lr, pc}
     82c:	00000327 	andeq	r0, r0, r7, lsr #6
     830:	533db103 	teqpl	sp, #-1073741824	; 0xc0000000
     834:	03000000 	movweq	r0, #0
     838:	0820e823 	stmdaeq	r0!, {r0, r1, r5, fp, sp, lr, pc}
 */
void delay(void)
{
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
     83c:	0052434d 	subseq	r4, r2, sp, asr #6
     840:	533db203 	teqpl	sp, #805306368	; 0x30000000
     844:	03000000 	movweq	r0, #0
     848:	0020ec23 	eoreq	lr, r0, r3, lsr #24
  {
	for(j=0; j<300; j++)
      __asm__("nop");
  }
}
     84c:	00002c05 	andeq	r2, r0, r5, lsl #24
     850:	00052e00 	andeq	r2, r5, r0, lsl #28
     854:	00810e00 	addeq	r0, r1, r0, lsl #28

void init_gpio(void)
{
     858:	0ffb0000 	svceq	0x00fb0000
     85c:	02cb0a00 	sbceq	r0, fp, #0
    gpio_init_struct.GPIO_PTx = PTB;
     860:	b3030000 	movwlt	r0, #12288	; 0x3000
     864:	00053a3d 	andeq	r3, r5, sp, lsr sl
     868:	40040b00 	andmi	r0, r4, r0, lsl #22
     86c:	0c000005 	stceq	0, cr0, [r0], {5}
    gpio_init_struct.GPIO_Pins = LED2;
     870:	00000341 	andeq	r0, r0, r1, asr #6
     874:	00012503 	andeq	r2, r1, r3, lsl #10
     878:	5e180400 	cfmulspl	mvf0, mvf8, mvf0
     87c:	02000000 	andeq	r0, r0, #0
    gpio_init_struct.GPIO_Dir = DIR_OUTPUT;
     880:	008e0404 	addeq	r0, lr, r4, lsl #8
     884:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     888:	00011904 	andeq	r1, r1, r4, lsl #18
    gpio_init_struct.GPIO_Output = OUTPUT_L;
     88c:	02920f00 	addseq	r0, r2, #0
     890:	05010000 	streq	r0, [r1, #-0]
     894:	0005a10d 	andeq	sl, r5, sp, lsl #2
     898:	02611000 	rsbeq	r1, r1, #0
    MOS_GPIO_Init (gpio_init_struct);
     89c:	10300000 	eorsne	r0, r0, r0
     8a0:	00000350 	andeq	r0, r0, r0, asr r3
     8a4:	04671032 	strbteq	r1, [r7], #-50	; 0x32
     8a8:	00e00000 	rsceq	r0, r0, r0

    gpio_init_struct.GPIO_PTx = PTD;
     8ac:	00033c10 	andeq	r3, r3, r0, lsl ip
     8b0:	1000e400 	andne	lr, r0, r0, lsl #8
     8b4:	00000334 	andeq	r0, r0, r4, lsr r3
     8b8:	d91000f8 	ldmdble	r0, {r3, r4, r5, r6, r7}
     8bc:	96000002 	strls	r0, [r0], -r2
    gpio_init_struct.GPIO_Pins = BUTTON;
     8c0:	02731001 	rsbseq	r1, r3, #1
     8c4:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
     8c8:	00044510 	andeq	r4, r4, r0, lsl r5
    gpio_init_struct.GPIO_Dir = DIR_INPUT;
     8cc:	0001c800 	andeq	ip, r1, r0, lsl #16
     8d0:	035c0111 	cmpeq	ip, #1073741828	; 0x40000004
     8d4:	26010000 	strcs	r0, [r1], -r0
     8d8:	0009ec01 	andeq	lr, r9, r1, lsl #24
    gpio_init_struct.GPIO_PinControl = IRQC_FA | INPUT_PULL_UP;
     8dc:	000adc00 	andeq	sp, sl, r0, lsl #24
     8e0:	00012c00 	andeq	r2, r1, r0, lsl #24
     8e4:	01120100 	tsteq	r2, r0, lsl #2
     8e8:	00000381 	andeq	r0, r0, r1, lsl #7
    gpio_init_struct.GPIO_Isr = toggle;
     8ec:	dc014301 	stcle	3, cr4, [r1], {1}
     8f0:	3c00000a 	stccc	0, cr0, [r0], {10}
     8f4:	5800000b 	stmdapl	r0, {r0, r1, r3}
     8f8:	01000001 	tsteq	r0, r1
     8fc:	000005e0 	andeq	r0, r0, r0, ror #11
    MOS_GPIO_Init (gpio_init_struct);
     900:	00026813 	andeq	r6, r2, r3, lsl r8
     904:	53450100 	movtpl	r0, #20736	; 0x5100
     908:	02000000 	andeq	r0, r0, #0
     90c:	12007491 	andne	r7, r0, #-1862270976	; 0x91000000
    MOS_GPIO_EnableIrq (gpio_init_struct);
     910:	0002c001 	andeq	ip, r2, r1
     914:	014f0100 	mrseq	r0, (UNDEF: 95)
     918:	00000b3c 	andeq	r0, r0, ip, lsr fp
     91c:	00000cc2 	andeq	r0, r0, r2, asr #25
     920:	00000190 	muleq	r0, r0, r1
}
     924:	00061701 	andeq	r1, r6, r1, lsl #14

void toggle (void)
{
     928:	72691400 	rsbvc	r1, r9, #0
     MOS_GPIO_Toggle(PTB,LED2);
     92c:	4f010071 	svcmi	0x00010071
     930:	00000073 	andeq	r0, r0, r3, ror r0
     934:	156c9102 	strbne	r9, [ip, #-258]!	; 0x102
     938:	00766964 	rsbseq	r6, r6, r4, ror #18
}
     93c:	00735101 	rsbseq	r5, r3, r1, lsl #2
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
     940:	91020000 	mrsls	r0, (UNDEF: 2)
  while (1);
     944:	b0160074 	andslt	r0, r6, r4, ror r0
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
     948:	01000003 	tsteq	r0, r3
     94c:	0000531d 	andeq	r5, r0, sp, lsl r3
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
     950:	03050100 	movweq	r0, #20736	; 0x5100
     954:	1fff0000 	svcne	0x00ff0000
     958:	0003c617 	andeq	ip, r3, r7, lsl r6
  *((volatile unsigned short *)0x4005200E) = 0xD928;
     95c:	451f0500 	ldrmi	r0, [pc, #-1280]	; 464 <__vector_table+0x464>
     960:	01000005 	tsteq	r0, r5
     964:	03441701 	movteq	r1, #18177	; 0x4701
     968:	20050000 	andcs	r0, r5, r0
  *((volatile unsigned short *)0x40052000) = 0x01D2;
     96c:	00000545 	andeq	r0, r0, r5, asr #10
     970:	4d170101 	ldfmis	f0, [r7, #-4]
     974:	05000004 	streq	r0, [r0, #-4]

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
     978:	00054521 	andeq	r4, r5, r1, lsr #10
     97c:	17010100 	strne	r0, [r1, -r0, lsl #2]
     980:	000003de 	ldrdeq	r0, [r0], -lr
  destination = (unsigned char *)&_sdata;
     984:	05452205 	strbeq	r2, [r5, #-517]	; 0x205
     988:	01010000 	mrseq	r0, (UNDEF: 1)
  while (destination < (unsigned char*)&_edata) {
     98c:	00050400 	andeq	r0, r5, r0, lsl #8
    *(destination++) = *(source++);
     990:	f0000200 			; <UNDEFINED> instruction: 0xf0000200
     994:	04000002 	streq	r0, [r0], #-2
     998:	0000d001 	andeq	sp, r0, r1
     99c:	05a20100 	streq	r0, [r2, #256]!	; 0x100
     9a0:	000c0000 	andeq	r0, ip, r0
     9a4:	0cc40000 	stcleq	0, cr0, [r4], {0}
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
     9a8:	110a0000 	mrsne	r0, (UNDEF: 10)
     9ac:	031c0000 	tsteq	ip, #0
     9b0:	01020000 	mrseq	r0, (UNDEF: 2)
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
     9b4:	00009c06 	andeq	r9, r0, r6, lsl #24
     9b8:	028a0300 	addeq	r0, sl, #0
     9bc:	2a020000 	bcs	809c4 <__etext+0x7f590>
  destination = (unsigned char *)&_ebss;
     9c0:	00000037 	andeq	r0, r0, r7, lsr r0
     9c4:	9a080102 	bls	200dd4 <__etext+0x1ff9a0>
  while (source < destination ) {
     9c8:	02000000 	andeq	r0, r0, #0
    *source++ = 0;
     9cc:	01900502 	orrseq	r0, r0, r2, lsl #10
     9d0:	02020000 	andeq	r0, r2, #0
     9d4:	00006507 	andeq	r6, r0, r7, lsl #10
     9d8:	05040200 	streq	r0, [r4, #-512]	; 0x200
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
     9dc:	00000180 	andeq	r0, r0, r0, lsl #3
     9e0:	0001b103 	andeq	fp, r1, r3, lsl #2
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
     9e4:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
 //进入用户函数
  main();
     9e8:	02000000 	andeq	r0, r0, #0
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
     9ec:	01480704 	cmpeq	r8, r4, lsl #14
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
     9f0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     9f4:	00017b05 	andeq	r7, r1, r5, lsl #22
     9f8:	07080200 	streq	r0, [r8, -r0, lsl #4]
     9fc:	00000143 	andeq	r0, r0, r3, asr #2
     a00:	69050404 	stmdbvs	r5, {r2, sl}
     a04:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     a08:	014d0704 	cmpeq	sp, r4, lsl #14
     a0c:	04020000 	streq	r0, [r2], #-0
     a10:	00016907 	andeq	r6, r1, r7, lsl #18
     a14:	002c0500 	eoreq	r0, ip, r0, lsl #10
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //初始化各部分时钟：系统内核主频、总线时钟、FlexBus时钟、Flash时钟
  LPLD_PLL_Setup(CORE_CLK_MHZ);
     a18:	00980000 	addseq	r0, r8, r0
     a1c:	81060000 	mrshi	r0, (UNDEF: 6)
  
  //更新内核主频
  SystemCoreClockUpdate();
     a20:	1b000000 	blne	a28 <SystemInit+0x3c>
  
  //获取各部分时钟
  g_core_clock = SystemCoreClock;
     a24:	002c0500 	eoreq	r0, ip, r0, lsl #10
     a28:	00a80000 	adceq	r0, r8, r0
     a2c:	81060000 	mrshi	r0, (UNDEF: 6)
     a30:	17000000 	strne	r0, [r0, -r0]
     a34:	00000700 	andeq	r0, r0, r0, lsl #14
  g_bus_clock = g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT)+ 1u);
     a38:	03180000 	tsteq	r8, #0
     a3c:	011025bf 			; <UNDEFINED> instruction: 0x011025bf
     a40:	b9080000 	stmdblt	r8, {}	; <UNPREDICTABLE>
     a44:	03000000 	movweq	r0, #0
     a48:	005325c0 	subseq	r2, r3, r0, asr #11
     a4c:	23020000 	movwcs	r0, #8192	; 0x2000
     a50:	01640800 	cmneq	r4, r0, lsl #16
     a54:	c1030000 	mrsgt	r0, (UNDEF: 3)
     a58:	00005325 	andeq	r5, r0, r5, lsr #6
     a5c:	04230200 	strteq	r0, [r3], #-512	; 0x200
     a60:	0001bf08 	andeq	fp, r1, r8, lsl #30
     a64:	25c20300 	strbcs	r0, [r2, #768]	; 0x300
     a68:	00000053 	andeq	r0, r0, r3, asr r0
     a6c:	08082302 	stmdaeq	r8, {r1, r8, r9, sp}
  g_flexbus_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT)+ 1u);
     a70:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
     a74:	5325c303 	teqpl	r5, #201326592	; 0xc000000
     a78:	02000000 	andeq	r0, r0, #0
     a7c:	78080c23 	stmdavc	r8, {r0, r1, r5, sl, fp}
     a80:	03000000 	movweq	r0, #0
     a84:	005325c4 	subseq	r2, r3, r4, asr #11
     a88:	23020000 	movwcs	r0, #8192	; 0x2000
     a8c:	013e0810 	teqeq	lr, r0, lsl r8
     a90:	c5030000 	strgt	r0, [r3, #-0]
     a94:	00005325 	andeq	r5, r0, r5, lsr #6
     a98:	14230200 	strtne	r0, [r3], #-512	; 0x200
     a9c:	00460900 	subeq	r0, r6, r0, lsl #18
     aa0:	c6030000 	strgt	r0, [r3], -r0
  g_flash_clock =  g_core_clock / ((uint32_t)((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT)+ 1u);
     aa4:	00011c25 	andeq	r1, r1, r5, lsr #24
     aa8:	22040a00 	andcs	r0, r4, #0
     aac:	0b000001 	bleq	ab8 <SystemInit+0xcc>
     ab0:	000000a8 	andeq	r0, r0, r8, lsr #1
     ab4:	00005305 	andeq	r5, r0, r5, lsl #6
     ab8:	00013700 	andeq	r3, r1, r0, lsl #14
     abc:	00810600 	addeq	r0, r1, r0, lsl #12
     ac0:	001f0000 	andseq	r0, pc, r0
     ac4:	00053407 	andeq	r3, r5, r7, lsl #8
     ac8:	a503cc00 	strge	ip, [r3, #-3072]	; 0xc00
     acc:	0001d435 	andeq	sp, r1, r5, lsr r4
     ad0:	43500c00 	cmpmi	r0, #0
     ad4:	a6030052 			; <UNDEFINED> instruction: 0xa6030052
     ad8:	00012735 	andeq	r2, r1, r5, lsr r7
 *
 * @brief  更新全局变量SystemCoreClock的值，以便获取最新的系统内核频率。
 *         
 */
void SystemCoreClockUpdate (void) 
{
     adc:	00230200 	eoreq	r0, r3, r0, lsl #4
     ae0:	00052e08 	andeq	r2, r5, r8, lsl #28
    uint32_t temp;
    temp =  CPU_XTAL_CLK_HZ *((uint32_t)(MCG_C6 & MCG_C6_VDIV_MASK) + 24u );
     ae4:	35a70300 	strcc	r0, [r7, #768]!	; 0x300
     ae8:	00000053 	andeq	r0, r0, r3, asr r0
     aec:	01802303 	orreq	r2, r0, r3, lsl #6
     af0:	00050608 	andeq	r0, r5, r8, lsl #12
     af4:	35a80300 	strcc	r0, [r8, #768]!	; 0x300
     af8:	00000053 	andeq	r0, r0, r3, asr r0
     afc:	01842303 	orreq	r2, r4, r3, lsl #6
     b00:	0003f408 	andeq	pc, r3, r8, lsl #8
     b04:	35a90300 	strcc	r0, [r9, #768]!	; 0x300
     b08:	00000098 	muleq	r0, r8, r0
    temp = (uint32_t)(temp/((uint32_t)(MCG_C5 & MCG_C5_PRDIV_MASK) +1u ));
     b0c:	01882303 	orreq	r2, r8, r3, lsl #6
     b10:	0005b908 	andeq	fp, r5, r8, lsl #18
     b14:	35aa0300 	strcc	r0, [sl, #768]!	; 0x300
     b18:	00000053 	andeq	r0, r0, r3, asr r0
     b1c:	01a02303 	lsleq	r2, r3, #6
     b20:	0003ff08 	andeq	pc, r3, r8, lsl #30
     b24:	35ab0300 	strcc	r0, [fp, #768]!	; 0x300
    SystemCoreClock = temp;
     b28:	00000088 	andeq	r0, r0, r8, lsl #1
     b2c:	01a42303 			; <UNDEFINED> instruction: 0x01a42303
     b30:	00054008 	andeq	r4, r5, r8
}
     b34:	35ac0300 	strcc	r0, [ip, #768]!	; 0x300
     b38:	00000053 	andeq	r0, r0, r3, asr r0
/*
 * 使能中断
 */

void enable_irq (int irq)
{
     b3c:	01c02303 	biceq	r2, r0, r3, lsl #6
     b40:	0004f008 	andeq	pc, r4, r8
    int div;
    if (irq > 105)
     b44:	35ad0300 	strcc	r0, [sp, #768]!	; 0x300
     b48:	00000053 	andeq	r0, r0, r3, asr r0
        irq = 105;
     b4c:	01c42303 	biceq	r2, r4, r3, lsl #6
    div = irq / 32;
     b50:	00057408 	andeq	r7, r5, r8, lsl #8
     b54:	35ae0300 	strcc	r0, [lr, #768]!	; 0x300
     b58:	00000053 	andeq	r0, r0, r3, asr r0
     b5c:	01c82303 	biceq	r2, r8, r3, lsl #6
    switch (div)
     b60:	05530900 	ldrbeq	r0, [r3, #-2304]	; 0x900
     b64:	af030000 	svcge	0x00030000
     b68:	0001e035 	andeq	lr, r1, r5, lsr r0
     b6c:	e6040a00 	str	r0, [r4], -r0, lsl #20
     b70:	0b000001 	bleq	b7c <enable_irq+0x40>
     b74:	00000137 	andeq	r0, r0, r7, lsr r1
     b78:	00019a03 	andeq	r9, r1, r3, lsl #20
     b7c:	37160400 	ldrcc	r0, [r6, -r0, lsl #8]
    {
        case 0x0:
            NVICICPR0 |= 1 << (irq & 0x1F);
     b80:	03000000 	movweq	r0, #0
     b84:	00000125 	andeq	r0, r0, r5, lsr #2
     b88:	005e1804 	subseq	r1, lr, r4, lsl #16
     b8c:	9b030000 	blls	c0b94 <__etext+0xbf760>
     b90:	04000001 	streq	r0, [r0], #-1
     b94:	0000251a 	andeq	r2, r0, sl, lsl r5
     b98:	04040200 	streq	r0, [r4], #-512	; 0x200
     b9c:	0000008e 	andeq	r0, r0, lr, lsl #1
     ba0:	19040802 	stmdbne	r4, {r1, fp}
     ba4:	03000001 	movweq	r0, #1
            NVICISER0 |= 1 << (irq & 0x1F);
     ba8:	000000be 	strheq	r0, [r0], -lr
     bac:	02253305 	eoreq	r3, r5, #335544320	; 0x14000000
     bb0:	040a0000 	streq	r0, [sl], #-0
     bb4:	0000022b 	andeq	r0, r0, fp, lsr #4
     bb8:	140e010d 	strne	r0, [lr], #-269	; 0x10d
     bbc:	028a3605 	addeq	r3, sl, #5242880	; 0x500000
     bc0:	720f0000 	andvc	r0, pc, #0
     bc4:	05000001 	streq	r0, [r0, #-1]
     bc8:	0001103b 	andeq	r1, r1, fp, lsr r0
            break;
     bcc:	00230200 	eoreq	r0, r3, r0, lsl #4
        case 0x1:
            NVICICPR1 |= 1 << (irq & 0x1F);
     bd0:	00007d0f 	andeq	r7, r0, pc, lsl #26
     bd4:	f63f0500 			; <UNDEFINED> instruction: 0xf63f0500
     bd8:	02000001 	andeq	r0, r0, #1
     bdc:	550f0423 	strpl	r0, [pc, #-1059]	; 7c1 <__vector_table+0x7c1>
     be0:	05000000 	streq	r0, [r0, #-0]
     be4:	0001f643 	andeq	pc, r1, r3, asr #12
     be8:	08230200 	stmdaeq	r3!, {r9}
     bec:	00012c0f 	andeq	r2, r1, pc, lsl #24
     bf0:	eb470500 	bl	11c1ff8 <__etext+0x11c0bc4>
     bf4:	02000001 	andeq	r0, r0, #1
            NVICISER1 |= 1 << (irq & 0x1F);
     bf8:	9b0f0c23 	blls	3c3c8c <__etext+0x3c2858>
     bfc:	05000004 	streq	r0, [r0, #-4]
     c00:	0001eb4b 	andeq	lr, r1, fp, asr #22
     c04:	0d230200 	sfmeq	f0, 4, [r3, #-0]
     c08:	0001350f 	andeq	r3, r1, pc, lsl #10
     c0c:	1a550500 	bne	1542014 <__etext+0x1540be0>
     c10:	02000002 	andeq	r0, r0, #2
     c14:	03001023 	movweq	r1, #35	; 0x23
     c18:	000001a0 	andeq	r0, r0, r0, lsr #3
            break;
        case 0x2:
            NVICICPR2 |= 1 << (irq & 0x1F);
     c1c:	022d5605 	eoreq	r5, sp, #5242880	; 0x500000
     c20:	01100000 	tsteq	r0, r0
     c24:	00000545 	andeq	r0, r0, r5, asr #10
     c28:	01011301 	tsteq	r1, r1, lsl #6
     c2c:	c4000002 	strgt	r0, [r0], #-2
     c30:	0800000c 	stmdaeq	r0, {r2, r3}
     c34:	c800000e 	stmdagt	r0, {r1, r2, r3}
     c38:	01000001 	tsteq	r0, r1
     c3c:	00000322 	andeq	r0, r0, r2, lsr #6
     c40:	00047411 	andeq	r7, r4, r1, lsl r4
            NVICISER2 |= 1 << (irq & 0x1F);
     c44:	8a130100 	bhi	4c104c <__etext+0x4bfc18>
     c48:	02000002 	andeq	r0, r0, #2
     c4c:	69127091 	ldmdbvs	r2, {r0, r4, r7, ip, sp, lr}
     c50:	eb150100 	bl	541058 <__etext+0x53fc24>
     c54:	02000001 	andeq	r0, r0, #1
     c58:	be136791 	mrclt	7, 0, r6, cr3, cr1, {4}
     c5c:	01000004 	tsteq	r0, r4
     c60:	0001d417 	andeq	sp, r1, r7, lsl r4
     c64:	60910200 	addsvs	r0, r1, r0, lsl #4
            break;
     c68:	72637012 	rsbvc	r7, r3, #18
        case 0x3:
            NVICICPR3 |= 1 << (irq & 0x1F);
     c6c:	f6180100 			; <UNDEFINED> instruction: 0xf6180100
     c70:	02000001 	andeq	r0, r0, #1
     c74:	70125c91 	mulsvc	r2, r1, ip
     c78:	01007874 	tsteq	r0, r4, ror r8
     c7c:	0001101a 	andeq	r1, r1, sl, lsl r0
     c80:	58910200 	ldmpl	r1, {r9}
     c84:	0004d813 	andeq	sp, r4, r3, lsl r8
     c88:	f61b0100 			; <UNDEFINED> instruction: 0xf61b0100
     c8c:	02000001 	andeq	r0, r0, #1
     c90:	64125491 	ldrvs	r5, [r2], #-1169	; 0x491
            NVICISER3 |= 1 << (irq & 0x1F);
     c94:	01007269 	tsteq	r0, r9, ror #4
     c98:	0001eb1c 	andeq	lr, r1, ip, lsl fp
     c9c:	53910200 	orrspl	r0, r1, #0
     ca0:	00057913 	andeq	r7, r5, r3, lsl r9
     ca4:	eb1d0100 	bl	7410ac <__etext+0x73fc78>
     ca8:	02000001 	andeq	r0, r0, #1
     cac:	14005291 	strne	r5, [r0], #-657	; 0x291
     cb0:	0004dd01 	andeq	sp, r4, r1, lsl #26
     cb4:	01540100 	cmpeq	r4, r0, lsl #2
            break;
    }
}
     cb8:	000001eb 	andeq	r0, r0, fp, ror #3
     cbc:	00000e08 	andeq	r0, r0, r8, lsl #28
     cc0:	00000efa 	strdeq	r0, [r0], -sl
 * \param gpio_init_structure
 * \return 0--配置失败
 *         1--配置成功
 */
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
     cc4:	0000020c 	andeq	r0, r0, ip, lsl #4
     cc8:	00036b01 	andeq	r6, r3, r1, lsl #22
     ccc:	04741100 	ldrbteq	r1, [r4], #-256	; 0x100
     cd0:	54010000 	strpl	r0, [r1], #-0
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
                |gpio_init_structure.GPIO_PinControl;
     cd4:	0000028a 	andeq	r0, r0, sl, lsl #5
int8 MOS_GPIO_Init(GPIO_InitTypeDef gpio_init_structure)
{
    uint8 i;

    PORT_MemMapPtr portx;
    uint32 pcr = PORT_PCR_MUX(1)
     cd8:	12709102 	rsbsne	r9, r0, #-2147483648	; 0x80000000
                |gpio_init_structure.GPIO_PinControl;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     cdc:	00787470 	rsbseq	r7, r8, r0, ror r4
    uint32 pins = gpio_init_structure.GPIO_Pins;
     ce0:	01105601 	tsteq	r0, r1, lsl #12
    uint8 dir = gpio_init_structure.GPIO_Dir;
     ce4:	91020000 	mrsls	r0, (UNDEF: 2)
     ce8:	056b1364 	strbeq	r1, [fp, #-868]!	; 0x364
    uint8 output = gpio_init_structure.GPIO_Output;
     cec:	57010000 	strpl	r0, [r1, -r0]
    //GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
    

    if  (ptx == PTA)
     cf0:	0000021a 	andeq	r0, r0, sl, lsl r2
     cf4:	00609102 	rsbeq	r9, r0, r2, lsl #2
     cf8:	04c40110 	strbeq	r0, [r4], #272	; 0x110
     cfc:	86010000 	strhi	r0, [r1], -r0
        portx = PORTA_BASE_PTR;
     d00:	0001eb01 	andeq	lr, r1, r1, lsl #22
     d04:	000efc00 	andeq	pc, lr, r0, lsl #24
     d08:	00100200 	andseq	r0, r0, r0, lsl #4
    else if (ptx == PTB)
     d0c:	00025000 	andeq	r5, r2, r0
     d10:	03ce0100 	biceq	r0, lr, #0
     d14:	74110000 	ldrvc	r0, [r1], #-0
        portx = PORTB_BASE_PTR;
     d18:	01000004 	tsteq	r0, r4
     d1c:	00028a86 	andeq	r8, r2, r6, lsl #21
     d20:	70910200 	addsvc	r0, r1, r0, lsl #4
    else if (ptx == PTC)
     d24:	01006912 	tsteq	r0, r2, lsl r9
     d28:	0001eb88 	andeq	lr, r1, r8, lsl #23
     d2c:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
     d30:	78747012 	ldmdavc	r4!, {r1, r4, ip, sp, lr}^
        portx = PORTC_BASE_PTR;
     d34:	10890100 	addne	r0, r9, r0, lsl #2
     d38:	02000001 	andeq	r0, r0, #1
     d3c:	be135c91 	mrclt	12, 0, r5, cr3, cr1, {4}
    else if (ptx == PTD)
     d40:	01000004 	tsteq	r0, r4
     d44:	0001d48a 	andeq	sp, r1, sl, lsl #9
     d48:	60910200 	addsvs	r0, r1, r0, lsl #4
        portx = PORTD_BASE_PTR;
     d4c:	0004d813 	andeq	sp, r4, r3, lsl r8
     d50:	f68b0100 			; <UNDEFINED> instruction: 0xf68b0100
     d54:	02000001 	andeq	r0, r0, #1
    else if (ptx == PTE)
     d58:	15005891 	strne	r5, [r0, #-2193]	; 0x891
     d5c:	00049701 	andeq	r9, r4, r1, lsl #14
     d60:	01aa0100 			; <UNDEFINED> instruction: 0x01aa0100
     d64:	00001004 	andeq	r1, r0, r4
        portx = PORTE_BASE_PTR;
     d68:	0000101e 	andeq	r1, r0, lr, lsl r0
     d6c:	00000294 	muleq	r0, r4, r2
     d70:	00040501 	andeq	r0, r4, r1, lsl #10
    else if (ptx == PTF)
     d74:	74701600 	ldrbtvc	r1, [r0], #-1536	; 0x600
     d78:	aa010078 	bge	40f60 <__etext+0x3fb2c>
     d7c:	00000110 	andeq	r0, r0, r0, lsl r1
        portx = PORTF_BASE_PTR;
     d80:	11749102 	cmnne	r4, r2, lsl #2
     d84:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
     d88:	01f6aa01 	mvnseq	sl, r1, lsl #20
    else
        return 0;
     d8c:	91020000 	mrsls	r0, (UNDEF: 2)
     d90:	01150070 	tsteq	r5, r0, ror r0
    
    if (dir == DIR_OUTPUT)
     d94:	000004a7 	andeq	r0, r0, r7, lsr #9
    {
        ptx->PDDR = pins;
     d98:	2001b501 	andcs	fp, r1, r1, lsl #10
     d9c:	3a000010 	bcc	de4 <MOS_GPIO_Init+0x120>
        if (output == OUTPUT_H)
     da0:	cc000010 	stcgt	0, cr0, [r0], {16}
            ptx->PSOR = pins;
     da4:	01000002 	tsteq	r0, r2
     da8:	0000043c 	andeq	r0, r0, ip, lsr r4
        else
            ptx->PCOR = pins;
     dac:	78747016 	ldmdavc	r4!, {r1, r2, r4, ip, sp, lr}^
     db0:	10b50100 	adcsne	r0, r5, r0, lsl #2
    }
    else
    {
        ptx->PDDR &= ~(pins);
     db4:	02000001 	andeq	r0, r0, #1
     db8:	b7117491 			; <UNDEFINED> instruction: 0xb7117491
     dbc:	01000004 	tsteq	r0, r4
     dc0:	0001f6b5 			; <UNDEFINED> instruction: 0x0001f6b5
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     dc4:	70910200 	addsvc	r0, r1, r0, lsl #4
     dc8:	88011000 	stmdahi	r1, {ip}
    {
        if (pins&(1ul<<i))
     dcc:	01000004 	tsteq	r0, r4
     dd0:	01f601bf 	ldrheq	r0, [r6, #31]!
     dd4:	103c0000 	eorsne	r0, ip, r0
     dd8:	10580000 	subsne	r0, r8, r0
            portx->PCR[i] = pcr;
     ddc:	03040000 	movweq	r0, #16384	; 0x4000
     de0:	77010000 	strvc	r0, [r1, -r0]
     de4:	16000004 	strne	r0, [r0], -r4
    else
    {
        ptx->PDDR &= ~(pins);
    }
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     de8:	00787470 	rsbseq	r7, r8, r0, ror r4
     dec:	0110bf01 	tsteq	r0, r1, lsl #30
     df0:	91020000 	mrsls	r0, (UNDEF: 2)
    {
        if (pins&(1ul<<i))
            portx->PCR[i] = pcr;
    }

    return 1;
     df4:	6d74126c 	lfmvs	f1, 2, [r4, #-432]!	; 0xfffffe50
     df8:	c1010070 	tstgt	r1, r0, ror r0

}
     dfc:	000001f6 	strdeq	r0, [r0], -r6
     e00:	00749102 	rsbseq	r9, r4, r2, lsl #2
     e04:	05800117 	streq	r0, [r0, #279]	; 0x117
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_EnableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     e08:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
     e0c:	00105801 	andseq	r5, r0, r1, lsl #16
     e10:	00107a00 	andseq	r7, r0, r0, lsl #20
     e14:	00033c00 	andeq	r3, r3, r0, lsl #24
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     e18:	01170100 	tsteq	r7, r0, lsl #2
    GPIO_ISR_CALLBACK isr_func = gpio_init_structure.GPIO_Isr;
     e1c:	00000591 	muleq	r0, r1, r5
    
    if (isr_func == NULL)
     e20:	7c01ce01 	stcvc	14, cr12, [r1], {1}
     e24:	9e000010 	mcrls	0, 0, r0, cr0, cr0, {0}
        return 0;
     e28:	68000010 	stmdavs	r0, {r4}
    if (ptx == PTA)
     e2c:	01000003 	tsteq	r0, r3
     e30:	04f50117 	ldrbteq	r0, [r5], #279	; 0x117
     e34:	d3010000 	movwle	r0, #4096	; 0x1000
     e38:	0010a001 	andseq	sl, r0, r1
    {
        enable_irq(87);
     e3c:	0010c200 	andseq	ip, r0, r0, lsl #4
     e40:	00039400 	andeq	r9, r3, r0, lsl #8
        GPIO_ISR[0] = isr_func;
     e44:	01170100 	tsteq	r7, r0, lsl #2
     e48:	0000050c 	andeq	r0, r0, ip, lsl #10
     e4c:	c401d901 	strgt	sp, [r1], #-2305	; 0x901
    }
    else if (ptx == PTB)
     e50:	e6000010 			; <UNDEFINED> instruction: 0xe6000010
     e54:	c0000010 	andgt	r0, r0, r0, lsl r0
     e58:	01000003 	tsteq	r0, r3
     e5c:	051d0117 	ldreq	r0, [sp, #-279]	; 0x117
    {
        enable_irq(88);
     e60:	df010000 	svcle	0x00010000
     e64:	0010e801 	andseq	lr, r0, r1, lsl #16
        GPIO_ISR[1] = isr_func;
     e68:	00110a00 	andseq	r0, r1, r0, lsl #20
     e6c:	0003ec00 	andeq	lr, r3, r0, lsl #24
     e70:	1a050100 	bne	141278 <__etext+0x13fe44>
    }
    else if (ptx == PTC)
     e74:	f5000002 			; <UNDEFINED> instruction: 0xf5000002
     e78:	06000004 	streq	r0, [r0], -r4
     e7c:	00000081 	andeq	r0, r0, r1, lsl #1
     e80:	62180004 	andsvs	r0, r8, #4
    {
        enable_irq(89);
     e84:	01000005 	tsteq	r0, r5
     e88:	0004e50b 	andeq	lr, r4, fp, lsl #10
        GPIO_ISR[2] = isr_func;
     e8c:	03050100 	movweq	r0, #20736	; 0x5100
     e90:	1fff0028 	svcne	0x00ff0028
     e94:	0006c800 	andeq	ip, r6, r0, lsl #16
    }
    else if (ptx == PTD)
     e98:	5d000200 	sfmpl	f0, 4, [r0, #-0]
     e9c:	04000004 	streq	r0, [r0], #-4
     ea0:	0000d001 	andeq	sp, r0, r1
     ea4:	05e70100 	strbeq	r0, [r7, #256]!	; 0x100
    {
        enable_irq(90);
     ea8:	000c0000 	andeq	r0, ip, r0
     eac:	110c0000 	mrsne	r0, (UNDEF: 12)
        GPIO_ISR[3] = isr_func;
     eb0:	14320000 	ldrtne	r0, [r2], #-0
     eb4:	04b70000 	ldrteq	r0, [r7], #0
     eb8:	01020000 	mrseq	r0, (UNDEF: 2)
    }
    else if (ptx == PTE)
     ebc:	00009c06 	andeq	r9, r0, r6, lsl #24
     ec0:	028a0300 	addeq	r0, sl, #0
     ec4:	2a020000 	bcs	80ecc <__etext+0x7fa98>
     ec8:	00000037 	andeq	r0, r0, r7, lsr r0
    {
        enable_irq(91);
     ecc:	9a080102 	bls	2012dc <__etext+0x1ffea8>
     ed0:	02000000 	andeq	r0, r0, #0
        GPIO_ISR[4] = isr_func;
     ed4:	01900502 	orrseq	r0, r0, r2, lsl #10
     ed8:	02020000 	andeq	r0, r2, #0
     edc:	00006507 	andeq	r6, r0, r7, lsl #10
    }
    else
        return 0;
     ee0:	05040200 	streq	r0, [r4, #-512]	; 0x200
     ee4:	00000180 	andeq	r0, r0, r0, lsl #3
    return 1;
     ee8:	0001b103 	andeq	fp, r1, r3, lsl #2
}
     eec:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
     ef0:	02000000 	andeq	r0, r0, #0
     ef4:	01480704 	cmpeq	r8, r4, lsl #14
     ef8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 *    0--配置错误
 *    1--配置成功
 *
 */
uint8 MOS_GPIO_DisableIrq(GPIO_InitTypeDef gpio_init_structure)
{
     efc:	00017b05 	andeq	r7, r1, r5, lsl #22
     f00:	07080200 	streq	r0, [r8, -r0, lsl #4]
     f04:	00000143 	andeq	r0, r0, r3, asr #2
     f08:	69050404 	stmdbvs	r5, {r2, sl}
    uint8 i;
    GPIO_MemMapPtr ptx = gpio_init_structure.GPIO_PTx;
     f0c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    PORT_MemMapPtr portx;
    uint32 pins = gpio_init_structure.GPIO_Pins;
     f10:	014d0704 	cmpeq	sp, r4, lsl #14
 
    if  (ptx == PTA)
     f14:	04020000 	streq	r0, [r2], #-0
     f18:	00016907 	andeq	r6, r1, r7, lsl #18
     f1c:	002c0500 	eoreq	r0, ip, r0, lsl #10
     f20:	00980000 	addseq	r0, r8, r0
        portx = PORTA_BASE_PTR;
     f24:	81060000 	mrshi	r0, (UNDEF: 6)
     f28:	03000000 	movweq	r0, #0
     f2c:	002c0500 	eoreq	r0, ip, r0, lsl #10
    else if (ptx == PTB)
     f30:	00a80000 	adceq	r0, r8, r0
     f34:	81060000 	mrshi	r0, (UNDEF: 6)
     f38:	07000000 	streq	r0, [r0, -r0]
        portx = PORTB_BASE_PTR;
     f3c:	03100700 	tsteq	r0, #0
     f40:	00ee207e 	rsceq	r2, lr, lr, ror r0
     f44:	a7080000 	strge	r0, [r8, -r0]
    else if (ptx == PTC)
     f48:	03000006 	movweq	r0, #6
     f4c:	0053207f 	subseq	r2, r3, pc, ror r0
     f50:	23020000 	movwcs	r0, #8192	; 0x2000
     f54:	068b0800 	streq	r0, [fp], r0, lsl #16
        portx = PORTC_BASE_PTR;
     f58:	80030000 	andhi	r0, r3, r0
     f5c:	00005320 	andeq	r5, r0, r0, lsr #6
     f60:	04230200 	strteq	r0, [r3], #-512	; 0x200
    else if (ptx == PTD)
     f64:	00068308 	andeq	r8, r6, r8, lsl #6
     f68:	20810300 	addcs	r0, r1, r0, lsl #6
     f6c:	00000053 	andeq	r0, r0, r3, asr r0
        portx = PORTD_BASE_PTR;
     f70:	08082302 	stmdaeq	r8, {r1, r8, r9, sp}
     f74:	00000664 	andeq	r0, r0, r4, ror #12
     f78:	53208203 	teqpl	r0, #805306368	; 0x30000000
    else if (ptx == PTE)
     f7c:	02000000 	andeq	r0, r0, #0
     f80:	09000c23 	stmdbeq	r0, {r0, r1, r5, sl, fp}
     f84:	0000060c 	andeq	r0, r0, ip, lsl #12
     f88:	77030300 	strvc	r0, [r3, -r0, lsl #6]
        portx = PORTE_BASE_PTR;
     f8c:	00016920 	andeq	r6, r1, r0, lsr #18
     f90:	06060800 	streq	r0, [r6], -r0, lsl #16
     f94:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    else if (ptx == PTF)
     f98:	00005320 	andeq	r5, r0, r0, lsr #6
     f9c:	00230200 	eoreq	r0, r3, r0, lsl #4
     fa0:	00065c08 	andeq	r5, r6, r8, lsl #24
        portx = PORTF_BASE_PTR;
     fa4:	20790300 	rsbscs	r0, r9, r0, lsl #6
     fa8:	00000053 	andeq	r0, r0, r3, asr r0
     fac:	08042302 	stmdaeq	r4, {r1, r8, r9, sp}
    else
        return 0;
     fb0:	000006af 	andeq	r0, r0, pc, lsr #13
     fb4:	53207a03 	teqpl	r0, #12288	; 0x3000
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     fb8:	02000000 	andeq	r0, r0, #0
     fbc:	f4080823 	vst2.8	{d0-d1}, [r8 :128], r3
    {
        if (pins&(1ul<<i))
     fc0:	03000003 	movweq	r0, #3
     fc4:	0169207b 	smceq	37387	; 0x920b
     fc8:	23020000 	movwcs	r0, #8192	; 0x2000
     fcc:	063a080c 	ldrteq	r0, [sl], -ip, lsl #16
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
     fd0:	7c030000 	stcvc	0, cr0, [r3], {-0}
     fd4:	00017920 	andeq	r7, r1, r0, lsr #18
     fd8:	80230300 	eorhi	r0, r3, r0, lsl #6
     fdc:	03ff0802 	mvnseq	r0, #131072	; 0x20000
     fe0:	7d030000 	stcvc	0, cr0, [r3, #-0]
    else if (ptx == PTF)
        portx = PORTF_BASE_PTR;
    else
        return 0;
    //配置所选引脚的控制寄存器
    for (i =0; i < 32; i++)
     fe4:	00018f20 	andeq	r8, r1, r0, lsr #30
     fe8:	c0230300 	eorgt	r0, r3, r0, lsl #6
     fec:	45530a02 	ldrbmi	r0, [r3, #-2562]	; 0xa02
    {
        if (pins&(1ul<<i))
            portx->PCR[i] &= ~(PORT_PCR_IRQC_MASK);
    }
    return 1;
     ff0:	83030054 	movwhi	r0, #12372	; 0x3054
}
     ff4:	00019f20 	andeq	r9, r1, r0, lsr #30
     ff8:	80230300 	eorhi	r0, r3, r0, lsl #6
     ffc:	2c050004 	stccs	0, cr0, [r5], {4}
    1000:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
 * /param ptx   --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Output(GPIO_MemMapPtr ptx, uint32 data32)
{
    1004:	06000001 	streq	r0, [r0], -r1
    1008:	00000081 	andeq	r0, r0, r1, lsl #1
    100c:	530500f3 	movwpl	r0, #20723	; 0x50f3
    ptx->PDOR = data32;
    1010:	8f000000 	svchi	0x00000000
}
    1014:	06000001 	streq	r0, [r0], -r1
    1018:	00000081 	andeq	r0, r0, r1, lsl #1
    101c:	00810603 	addeq	r0, r1, r3, lsl #12
 * /param ptx --
 *        data32 --
 * /return 无
 */
void MOS_GPIO_Toggle(GPIO_MemMapPtr ptx, uint32 data32)
{
    1020:	00030000 	andeq	r0, r3, r0
    1024:	00002c05 	andeq	r2, r0, r5, lsl #24
    1028:	00019f00 	andeq	r9, r1, r0, lsl #30
    ptx->PTOR = data32;
    102c:	00810600 	addeq	r0, r1, r0, lsl #12
}
    1030:	00bf0000 	adcseq	r0, pc, r0
    1034:	0000a805 	andeq	sl, r0, r5, lsl #16
    1038:	0001b500 	andeq	fp, r1, r0, lsl #10
 * /brief 读取GPIO端口0~31的数据
 * /param ptx --
 * /return 取得的32为数据
 */
uint32 MOS_GPIO_Input(GPIO_MemMapPtr ptx)
{
    103c:	00810600 	addeq	r0, r1, r0, lsl #12
    1040:	06030000 	streq	r0, [r3], -r0
    uint32 tmp;
    tmp = ptx->PDIR;
    1044:	00000081 	andeq	r0, r0, r1, lsl #1
    1048:	b70b0003 	strlt	r0, [fp, -r3]
    return (tmp);
}
    104c:	03000006 	movweq	r0, #6
    1050:	01c12084 	biceq	r2, r1, r4, lsl #1
    1054:	040c0000 	streq	r0, [ip], #-0

/*
 * PORTA-PORTE中断处理函数
 */
void PORTA_IRQHandler (void)
{
    1058:	000001c7 	andeq	r0, r0, r7, asr #3
    GPIO_ISR[0]();
    105c:	0000ee0d 	andeq	lr, r0, sp, lsl #28
    1060:	02560e00 	subseq	r0, r6, #0
    1064:	03130000 	tsteq	r3, #0
    PORTA_ISFR = 0xFFFFFFFF;
    1068:	02ea2c37 	rsceq	r2, sl, #14080	; 0x3700
    106c:	430a0000 	movwmi	r0, #40960	; 0xa000
    1070:	38030031 	stmdacc	r3, {r0, r4, r5}
    1074:	00002c2c 	andeq	r2, r0, ip, lsr #24
}
    1078:	00230200 	eoreq	r0, r3, r0, lsl #4
void PORTB_IRQHandler (void)
{
    107c:	0032430a 	eorseq	r4, r2, sl, lsl #6
    GPIO_ISR[1]();
    1080:	2c2c3903 	stccs	9, cr3, [ip], #-12
    1084:	02000000 	andeq	r0, r0, #0
    1088:	430a0123 	movwmi	r0, #41251	; 0xa123
    PORTB_ISFR = 0xFFFFFFFF;
    108c:	3a030033 	bcc	c1160 <__etext+0xbfd2c>
    1090:	00002c2c 	andeq	r2, r0, ip, lsr #24
    1094:	02230200 	eoreq	r0, r3, #0
    1098:	0034430a 	eorseq	r4, r4, sl, lsl #6
}
    109c:	2c2c3b03 	stccs	11, cr3, [ip], #-12
void PORTC_IRQHandler (void)
{
    10a0:	02000000 	andeq	r0, r0, #0
    GPIO_ISR[2]();
    10a4:	430a0323 	movwmi	r0, #41763	; 0xa323
    10a8:	3c030035 	stccc	0, cr0, [r3], {53}	; 0x35
    10ac:	00002c2c 	andeq	r2, r0, ip, lsr #24
    PORTC_ISFR = 0xFFFFFFFF;
    10b0:	04230200 	strteq	r0, [r3], #-512	; 0x200
    10b4:	0036430a 	eorseq	r4, r6, sl, lsl #6
    10b8:	2c2c3d03 	stccs	13, cr3, [ip], #-12
    10bc:	02000000 	andeq	r0, r0, #0
}
    10c0:	530a0523 	movwpl	r0, #42275	; 0xa523

void PORTD_IRQHandler (void)
{
    10c4:	2c3e0300 	ldccs	3, cr0, [lr], #-0
    GPIO_ISR[3]();
    10c8:	0000002c 	andeq	r0, r0, ip, lsr #32
    10cc:	08062302 	stmdaeq	r6, {r1, r8, r9, sp}
    10d0:	000003f4 	strdeq	r0, [r0], -r4
    PORTD_ISFR = 0xFFFFFFFF;
    10d4:	ea2c3f03 	b	b10ce8 <__etext+0xb0f8b4>
    10d8:	02000002 	andeq	r0, r0, #2
    10dc:	530a0723 	movwpl	r0, #42787	; 0xa723
    10e0:	40030043 	andmi	r0, r3, r3, asr #32
}
    10e4:	00002c2c 	andeq	r2, r0, ip, lsr #24

void PORTE_IRQHandler (void)
{
    10e8:	08230200 	stmdaeq	r3!, {r9}
    GPIO_ISR[4]();
    10ec:	0003ff08 	andeq	pc, r3, r8, lsl #30
    10f0:	2c410300 	mcrrcs	3, 0, r0, r1, cr0
    10f4:	000002ea 	andeq	r0, r0, sl, ror #5
    PORTE_ISFR = 0xFFFFFFFF;
    10f8:	08092302 	stmdaeq	r9, {r1, r8, r9, sp}
    10fc:	0000026d 	andeq	r0, r0, sp, ror #4
    1100:	2c2c4203 	sfmcs	f4, 4, [ip], #-12
    1104:	02000000 	andeq	r0, r0, #0
}
    1108:	3f080a23 	svccc	0x00080a23
 *
 * 输出:
 *    内核频率，单位MHz
 */
uint8 LPLD_PLL_Setup(PllOptionEnum_Type core_clk_mhz)
{
    110c:	03000004 	movweq	r0, #4
    1110:	002c2c43 	eoreq	r2, ip, r3, asr #24
    1114:	23020000 	movwcs	r0, #8192	; 0x2000
  PLL参考时钟范围: 2MHz~4MHz
  PLL参考时钟 = 外部参考时钟(CPU_XTAL_CLK_HZ)/prdiv
  CoreClk = PLL参考时钟 x PLL倍频系数 /OUTDIV1
 *************************************************
 */
  core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
    1118:	37430a0b 	strbcc	r0, [r3, -fp, lsl #20]
    111c:	2c440300 	mcrrcs	3, 0, r0, r4, cr0
   switch(core_clk_mhz)
    1120:	0000002c 	andeq	r0, r0, ip, lsr #32
    1124:	0a0c2302 	beq	309d34 <__etext+0x308900>
    1128:	03003843 	movweq	r3, #2115	; 0x843
    112c:	002c2c45 	eoreq	r2, ip, r5, asr #24
    1130:	23020000 	movwcs	r0, #8192	; 0x2000
    1134:	39430a0d 	stmdbcc	r3, {r0, r2, r3, r9, fp}^
    1138:	2c460300 	mcrrcs	3, 0, r0, r6, cr0
    113c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1140:	0a0e2302 	beq	389d50 <__etext+0x38891c>
  {
  case PLL_50:
    prdiv = 7u;
    1144:	00303143 	eorseq	r3, r0, r3, asr #2
    vdiv = 1u;
    1148:	2c2c4703 	stccs	7, cr4, [ip], #-12
    114c:	02000000 	andeq	r0, r0, #0
    break;
  case PLL_100:
    prdiv = 7u;
    1150:	430a0f23 	movwmi	r0, #44835	; 0xaf23
    1154:	03003131 	movweq	r3, #305	; 0x131
    vdiv = 16u;
    1158:	002c2c48 	eoreq	r2, ip, r8, asr #24
    break;
    115c:	23020000 	movwcs	r0, #8192	; 0x2000
  case PLL_120:
    prdiv = 4u;
    1160:	31430a10 	cmpcc	r3, r0, lsl sl
    vdiv = 8u;
    1164:	49030032 	stmdbmi	r3, {r1, r4, r5}
    1168:	00002c2c 	andeq	r2, r0, ip, lsr #24
    break;
  case PLL_150:
    prdiv = 4u;
    116c:	11230200 	teqne	r3, r0, lsl #4
    1170:	0032530a 	eorseq	r5, r2, sl, lsl #6
    vdiv = 14u;
    1174:	2c2c4a03 	stccs	10, cr4, [ip], #-12
    break;
    1178:	02000000 	andeq	r0, r0, #0
  case PLL_180:
    prdiv = 4u;
    117c:	05001223 	streq	r1, [r0, #-547]	; 0x223
    vdiv = 20u;
    1180:	0000002c 	andeq	r0, r0, ip, lsr #32
    1184:	000002fa 	strdeq	r0, [r0], -sl
    break;
  case PLL_200:
    prdiv = 4u;
    1188:	00008106 	andeq	r8, r0, r6, lsl #2
    118c:	0b000000 	bleq	1194 <LPLD_PLL_Setup+0x88>
    vdiv = 24u;
    1190:	0000039c 	muleq	r0, ip, r3
    break;
    1194:	062c4b03 	strteq	r4, [ip], -r3, lsl #22
  default:
    return LPLD_PLL_Setup(PLL_120);
    1198:	0c000003 	stceq	0, cr0, [r0], {3}
    119c:	00030c04 	andeq	r0, r3, r4, lsl #24
    11a0:	01cc0d00 	biceq	r0, ip, r0, lsl #26
  }
  pll_freq = core_clk_mhz * 1;
    11a4:	67090000 	strvs	r0, [r9, -r0]
  core_div = 0;
    11a8:	70000003 	andvc	r0, r0, r3
  if((bus_div = (uint8)(core_clk_mhz/BUS_CLK_MHZ - 1u)) == (uint8)-1)
    11ac:	3d950310 	ldccc	3, cr0, [r5, #64]	; 0x40
    11b0:	000004ed 	andeq	r0, r0, sp, ror #9
    11b4:	0003aa08 	andeq	sl, r3, r8, lsl #20
    11b8:	3d960300 	ldccc	3, cr0, [r6]
    11bc:	00000053 	andeq	r0, r0, r3, asr r0
    11c0:	08002302 	stmdaeq	r0, {r1, r8, r9, sp}
    11c4:	00000436 	andeq	r0, r0, r6, lsr r4
    11c8:	533d9703 	teqpl	sp, #786432	; 0xc0000
  {
    bus_div = 0;
    11cc:	02000000 	andeq	r0, r0, #0
    11d0:	f4080423 	vst3.8	{d0-d2}, [r8 :128], r3
  }
  else if(core_clk_mhz/(bus_div+1) > BUS_CLK_MHZ)
    11d4:	03000003 	movweq	r0, #3
    11d8:	04ed3d98 	strbteq	r3, [sp], #3480	; 0xd98
    11dc:	23020000 	movwcs	r0, #8192	; 0x2000
    11e0:	03c00808 	biceq	r0, r0, #524288	; 0x80000
  {
    bus_div += 1;
    11e4:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    11e8:	0000533d 	andeq	r5, r0, sp, lsr r3
  }
  if((flexbus_div = (core_clk_mhz/FLEXBUS_CLK_MHZ - 1u)) == (uint8)-1)
    11ec:	84230300 	strthi	r0, [r3], #-768	; 0x300
    11f0:	03ff0820 	mvnseq	r0, #2097152	; 0x200000
    11f4:	9a030000 	bls	c11fc <__etext+0xbfdc8>
    11f8:	0000883d 	andeq	r8, r0, sp, lsr r8
    11fc:	88230300 	stmdahi	r3!, {r8, r9}
    1200:	046e0820 	strbteq	r0, [lr], #-2080	; 0x820
    1204:	9b030000 	blls	c120c <__etext+0xbfdd8>
    1208:	0000533d 	andeq	r5, r0, sp, lsr r3
  {
    flexbus_div = 0;
    120c:	8c230300 	stchi	3, cr0, [r3], #-0
    1210:	023f0820 	eorseq	r0, pc, #2097152	; 0x200000
  }
  else if(core_clk_mhz/(flexbus_div+1) > FLEXBUS_CLK_MHZ)
    1214:	9c030000 	stcls	0, cr0, [r3], {-0}
    1218:	0000533d 	andeq	r5, r0, sp, lsr r3
    121c:	90230300 	eorls	r0, r3, r0, lsl #6
    1220:	03d80820 	bicseq	r0, r8, #2097152	; 0x200000
  {
    flexbus_div += 1;
    1224:	9d030000 	stcls	0, cr0, [r3, #-0]
    1228:	0000533d 	andeq	r5, r0, sp, lsr r3
  }
  if((flash_div = (core_clk_mhz/FLASH_CLK_MHZ - 1u)) == (uint8)-1)
    122c:	94230300 	strtls	r0, [r3], #-768	; 0x300
    1230:	03110820 	tsteq	r1, #2097152	; 0x200000
    1234:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    1238:	0000533d 	andeq	r5, r0, sp, lsr r3
    123c:	98230300 	stmdals	r3!, {r8, r9}
    1240:	040a0820 	streq	r0, [sl], #-2080	; 0x820
    1244:	9f030000 	svcls	0x00030000
    1248:	0000983d 	andeq	r9, r0, sp, lsr r8
  {
    flash_div = 0;
    124c:	9c230300 	stcls	3, cr0, [r3], #-0
    1250:	02510820 	subseq	r0, r1, #2097152	; 0x200000
  }
  else if(core_clk_mhz/(flash_div+1) > FLASH_CLK_MHZ)
    1254:	a0030000 	andge	r0, r3, r0
    1258:	0000533d 	andeq	r5, r0, sp, lsr r3
    125c:	a4230300 	strtge	r0, [r3], #-768	; 0x300
    1260:	02e10820 	rsceq	r0, r1, #2097152	; 0x200000
  {
    flash_div += 1;
    1264:	a1030000 	mrsge	r0, (UNDEF: 3)
    1268:	0000533d 	andeq	r5, r0, sp, lsr r3
  }
 
  // 这里假设复位后 MCG 模块默认为 FEI 模式 
  
  // 首先移动到 FBE 模式
  MCG_C2 = 0;
    126c:	a8230300 	stmdage	r3!, {r8, r9}
    1270:	02e70820 	rsceq	r0, r7, #2097152	; 0x200000
    1274:	a2030000 	andge	r0, r3, #0
    1278:	0000533d 	andeq	r5, r0, sp, lsr r3
  
  // 振荡器初始化完成后,释放锁存状态下的 oscillator 和 GPIO 
  SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
    127c:	ac230300 	stcge	3, cr0, [r3], #-0
    1280:	02ed0820 	rsceq	r0, sp, #2097152	; 0x200000
    1284:	a3030000 	movwge	r0, #12288	; 0x3000
    1288:	0000533d 	andeq	r5, r0, sp, lsr r3
    128c:	b0230300 	eorlt	r0, r3, r0, lsl #6
    1290:	02f30820 	rscseq	r0, r3, #2097152	; 0x200000
    1294:	a4030000 	strge	r0, [r3], #-0
    1298:	0000533d 	andeq	r5, r0, sp, lsr r3
    129c:	b4230300 	strtlt	r0, [r3], #-768	; 0x300
    12a0:	02f90820 	rscseq	r0, r9, #2097152	; 0x200000
//  LLWU->CS |= LLWU_CS_ACKISO_MASK;
  
  // 选择外部 oscilator 、参考分频器 and 清零 IREFS 启动外部osc
  // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);  
    12a4:	a5030000 	strge	r0, [r3, #-0]
    12a8:	0000533d 	andeq	r5, r0, sp, lsr r3
    12ac:	b8230300 	stmdalt	r3!, {r8, r9}
  
  while (MCG_S & MCG_S_IREFST_MASK){}; // 等待参考时钟清零
    12b0:	02ff0820 	rscseq	r0, pc, #2097152	; 0x200000
    12b4:	a6030000 	strge	r0, [r3], -r0
    12b8:	0000533d 	andeq	r5, r0, sp, lsr r3
    12bc:	bc230300 	stclt	3, cr0, [r3], #-0
    12c0:	03050820 	movweq	r0, #22560	; 0x5820
    12c4:	a7030000 	strge	r0, [r3, -r0]
  
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // 等待时钟状态显示为外部参考时钟(ext ref clk)
    12c8:	0000533d 	andeq	r5, r0, sp, lsr r3
    12cc:	c0230300 	eorgt	r0, r3, r0, lsl #6
    12d0:	03170820 	tsteq	r7, #2097152	; 0x200000
    12d4:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    12d8:	0000533d 	andeq	r5, r0, sp, lsr r3
    12dc:	c4230300 	strtgt	r0, [r3], #-768	; 0x300
  
  // 进入FBE模式
  // 配置 PLL 参考分频器, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
  // 用晶振频率来选择 PRDIV 值. 仅在有频率晶振的时候支持
  // 产生 2MHz 的参考时钟给 PLL.
  MCG_C5 = MCG_C5_PRDIV(prdiv); // 设置 PLL 匹配晶振的参考分频数 
    12e0:	031f0820 	tsteq	pc, #2097152	; 0x200000
    12e4:	a9030000 	stmdbge	r3, {}	; <UNPREDICTABLE>
    12e8:	0000533d 	andeq	r5, r0, sp, lsr r3
    12ec:	c8230300 	stmdagt	r3!, {r8, r9}
    12f0:	02450820 	subeq	r0, r5, #2097152	; 0x200000
  
  // 确保MCG_C6处于复位状态,禁止LOLIE、PLL、和时钟控制器,清PLL VCO分频器
  MCG_C6 = 0x0;
    12f4:	aa030000 	bge	c12fc <__etext+0xbfec8>
    12f8:	0000533d 	andeq	r5, r0, sp, lsr r3
    12fc:	cc230300 	stcgt	3, cr0, [r3], #-0
  
  //设置系统时钟分频系数
  LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    1300:	024b0820 	subeq	r0, fp, #2097152	; 0x200000
    1304:	ab030000 	blge	c130c <__etext+0xbfed8>
    1308:	0000533d 	andeq	r5, r0, sp, lsr r3
 // LPLD_Set_SYS_DIV(0, 1, 4, 4);  
  
  //设置倍频系数
  MCG_C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(vdiv); 
    130c:	d0230300 	eorle	r0, r3, r0, lsl #6
    1310:	02800820 	addeq	r0, r0, #2097152	; 0x200000
    1314:	ac030000 	stcge	0, cr0, [r3], {-0}
    1318:	0000533d 	andeq	r5, r0, sp, lsr r3
    131c:	d4230300 	strtle	r0, [r3], #-768	; 0x300
    1320:	030b0820 	movweq	r0, #47136	; 0xb820
  
  while (!(MCG_S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    1324:	ad030000 	stcge	0, cr0, [r3, #-0]
    1328:	0000533d 	andeq	r5, r0, sp, lsr r3
    132c:	d8230300 	stmdale	r3!, {r8, r9}
    1330:	03ee0820 	mvneq	r0, #2097152	; 0x200000
    1334:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    1338:	0000533d 	andeq	r5, r0, sp, lsr r3
  
  while (!(MCG_S & MCG_S_LOCK_MASK)){}; // Wait for LOCK bit to set
    133c:	dc230300 	stcle	3, cr0, [r3], #-0
    1340:	02850820 	addeq	r0, r5, #2097152	; 0x200000
    1344:	af030000 	svcge	0x00030000
    1348:	0000533d 	andeq	r5, r0, sp, lsr r3
    134c:	e0230300 	eor	r0, r3, r0, lsl #6
  
  // 已经进入PBE模式
  
  // Transition into PEE by setting CLKS to 0
  // CLKS=0, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
  MCG_C1 &= ~MCG_C1_CLKS_MASK;
    1350:	04150820 	ldreq	r0, [r5], #-2080	; 0x820
    1354:	b0030000 	andlt	r0, r3, r0
    1358:	0000883d 	andeq	r8, r0, sp, lsr r8
    135c:	e4230300 	strt	r0, [r3], #-768	; 0x300
    1360:	03270820 	teqeq	r7, #2097152	; 0x200000
    1364:	b1030000 	mrslt	r0, (UNDEF: 3)
    1368:	0000533d 	andeq	r5, r0, sp, lsr r3
  
  // Wait for clock status bits to update
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    136c:	e8230300 	stmda	r3!, {r8, r9}
    1370:	434d0a20 	movtmi	r0, #55840	; 0xda20
    1374:	b2030052 	andlt	r0, r3, #82	; 0x52
    1378:	0000533d 	andeq	r5, r0, sp, lsr r3
    137c:	ec230300 	stc	3, cr0, [r3], #-0
    1380:	2c050020 	stccs	0, cr0, [r5], {32}
    1384:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
  
  // 已经进入PEE模式
  
  return pll_freq;
} 
    1388:	0f000004 	svceq	0x00000004
    138c:	00000081 	andeq	r0, r0, r1, lsl #1
    1390:	0b000ffb 	bleq	5384 <__etext+0x3f50>
 *
 * 参数:
 *    outdiv1~outdiv4--分别为core, bus, FlexBus, Flash时钟分频系数
 */
void LPLD_Set_SYS_DIV(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)
{
    1394:	000002cb 	andeq	r0, r0, fp, asr #5
    1398:	0a3db303 	beq	f6dfac <__etext+0xf6cb78>
    139c:	0c000005 	stceq	0, cr0, [r0], {5}
    13a0:	00051004 	andeq	r1, r5, r4
  uint32 temp_reg;
  uint8 i;
  
  temp_reg = FMC_PFAPR; // 备份 FMC_PFAPR 寄存器
    13a4:	03110d00 	tsteq	r1, #0
    13a8:	9a030000 	bls	c13b0 <__etext+0xbff7c>
    13ac:	04000001 	streq	r0, [r0], #-1
  
  // 设置 M0PFD 到 M7PFD 为 1 禁用预先读取
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
    13b0:	00003716 	andeq	r3, r0, r6, lsl r7
    13b4:	01250300 	teqeq	r5, r0, lsl #6
    13b8:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    13bc:	0000005e 	andeq	r0, r0, lr, asr r0
    13c0:	8e040402 	cdphi	4, 0, cr0, cr4, cr2, {0}
    13c4:	02000000 	andeq	r0, r0, #0
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    13c8:	01190408 	tsteq	r9, r8, lsl #8
    13cc:	92100000 	andsls	r0, r0, #0
    13d0:	01000002 	tsteq	r0, r2
    13d4:	057c0d05 	ldrbeq	r0, [ip, #-3333]!	; 0xd05
    13d8:	61110000 	tstvs	r1, r0
    13dc:	30000002 	andcc	r0, r0, r2
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);
    13e0:	00035011 	andeq	r5, r3, r1, lsl r0
    13e4:	67113200 	ldrvs	r3, [r1, -r0, lsl #4]
    13e8:	e0000004 	and	r0, r0, r4
    13ec:	033c1100 	teqeq	ip, #0
    13f0:	00e40000 	rsceq	r0, r4, r0
    13f4:	00033411 	andeq	r3, r3, r1, lsl r4
  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
  
  // 设置时钟分频为期望值  
  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    13f8:	1100f800 	tstne	r0, r0, lsl #16
    13fc:	000002d9 	ldrdeq	r0, [r0], -r9
    1400:	73110196 	tstvc	r1, #-2147483611	; 0x80000025
              | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);

  // 延时一小段时间等待改变
  for (i = 0 ; i < outdiv4 ; i++)
    1404:	b4000002 	strlt	r0, [r0], #-2
    1408:	04451101 	strbeq	r1, [r5], #-257	; 0x101
    140c:	01c80000 	biceq	r0, r8, r0
    1410:	06490300 	strbeq	r0, [r9], -r0, lsl #6
    1414:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    1418:	00000539 	andeq	r0, r0, r9, lsr r5
  {}
  
  FMC_PFAPR = temp_reg; // 回复原先的 FMC_PFAPR 寄存器值
    141c:	06980112 			; <UNDEFINED> instruction: 0x06980112
    1420:	1c010000 	stcne	0, cr0, [r1], {-0}
    1424:	00051501 	andeq	r1, r5, r1, lsl #10
  
  return;
} // set_sys_dividers
    1428:	00110c00 	andseq	r0, r1, r0, lsl #24
    142c:	00139200 	andseq	r9, r3, r0, lsl #4
    1430:	00041800 	andeq	r1, r4, r0, lsl #16
    1434:	06160100 	ldreq	r0, [r6], -r0, lsl #2
    1438:	21130000 	tstcs	r3, r0
    143c:	01000006 	tsteq	r0, r6
    1440:	00057c1c 	andeq	r7, r5, ip, lsl ip
    1444:	6f910200 	svcvs	0x00910200
    1448:	00064014 	andeq	r4, r6, r4, lsl r0
    144c:	151e0100 	ldrne	r0, [lr, #-256]	; 0x100
    1450:	02000005 	andeq	r0, r0, #5
    1454:	6c147291 	lfmvs	f7, 4, [r4], {145}	; 0x91
    1458:	01000006 	tsteq	r0, r6
    145c:	0005151f 	andeq	r1, r5, pc, lsl r5
    1460:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    1464:	00069314 	andeq	r9, r6, r4, lsl r3
    1468:	151f0100 	ldrne	r0, [pc, #-256]	; 1370 <LPLD_PLL_Setup+0x264>
    146c:	02000005 	andeq	r0, r0, #5
    1470:	de147691 	mrcle	6, 0, r7, cr4, cr1, {4}
    1474:	01000005 	tsteq	r0, r5
    1478:	00051520 	andeq	r1, r5, r0, lsr #10
    147c:	71910200 	orrsvc	r0, r1, r0, lsl #4
    1480:	00063214 	andeq	r3, r6, r4, lsl r2
    1484:	15200100 	strne	r0, [r0, #-256]!	; 0x100
    1488:	02000005 	andeq	r0, r0, #5
    148c:	2e147591 	cfcmp32cs	r7, mvfx4, mvfx1
    1490:	01000006 	tsteq	r0, r6
    1494:	00051520 	andeq	r1, r5, r0, lsr #10
    1498:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    149c:	00061714 	andeq	r1, r6, r4, lsl r7
    14a0:	15200100 	strne	r0, [r0, #-256]!	; 0x100
    14a4:	02000005 	andeq	r0, r0, #5
    14a8:	15007391 	strne	r7, [r0, #-913]	; 0x391
    14ac:	00067201 	andeq	r7, r6, r1, lsl #4
    14b0:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    14b4:	00001394 	muleq	r0, r4, r3
    14b8:	00001432 	andeq	r1, r0, r2, lsr r4
    14bc:	00000450 	andeq	r0, r0, r0, asr r4
    14c0:	00068301 	andeq	r8, r6, r1, lsl #6
    14c4:	05be1300 	ldreq	r1, [lr, #768]!	; 0x300
    14c8:	a5010000 	strge	r0, [r1, #-0]
    14cc:	00000520 	andeq	r0, r0, r0, lsr #10
    14d0:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    14d4:	000005c6 	andeq	r0, r0, r6, asr #11
    14d8:	0520a501 	streq	sl, [r0, #-1281]!	; 0x501
    14dc:	91020000 	mrsls	r0, (UNDEF: 2)
    14e0:	05ce1368 	strbeq	r1, [lr, #872]	; 0x368
    14e4:	a5010000 	strge	r0, [r1, #-0]
    14e8:	00000520 	andeq	r0, r0, r0, lsr #10
    14ec:	13649102 	cmnne	r4, #-2147483648	; 0x80000000
    14f0:	000005d6 	ldrdeq	r0, [r0], -r6
    14f4:	0520a501 	streq	sl, [r0, #-1281]!	; 0x501
    14f8:	91020000 	mrsls	r0, (UNDEF: 2)
    14fc:	05fd1460 	ldrbeq	r1, [sp, #1120]!	; 0x460
    1500:	a7010000 	strge	r0, [r1, -r0]
    1504:	00000520 	andeq	r0, r0, r0, lsr #10
    1508:	16709102 	ldrbtne	r9, [r0], -r2, lsl #2
    150c:	a8010069 	stmdage	r1, {r0, r3, r5, r6}
    1510:	00000515 	andeq	r0, r0, r5, lsl r5
    1514:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1518:	0003c617 	andeq	ip, r3, r7, lsl r6
    151c:	200c0100 	andcs	r0, ip, r0, lsl #2
    1520:	01000005 	tsteq	r0, r5
    1524:	00040305 	andeq	r0, r4, r5, lsl #6
    1528:	44171fff 	ldrmi	r1, [r7], #-4095	; 0xfff
    152c:	01000003 	tsteq	r0, r3
    1530:	0005200d 	andeq	r2, r5, sp
    1534:	03050100 	movweq	r0, #20736	; 0x5100
    1538:	1fff0008 	svcne	0x00ff0008
    153c:	00044d17 	andeq	r4, r4, r7, lsl sp
    1540:	200e0100 	andcs	r0, lr, r0, lsl #2
    1544:	01000005 	tsteq	r0, r5
    1548:	000c0305 	andeq	r0, ip, r5, lsl #6
    154c:	de171fff 	mrcle	15, 0, r1, cr7, cr15, {7}
    1550:	01000003 	tsteq	r0, r3
    1554:	0005200f 	andeq	r2, r5, pc
    1558:	03050100 	movweq	r0, #20736	; 0x5100
    155c:	1fff0010 	svcne	0x00ff0010
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <__etext+0x2bec78>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__etext+0x37f7f4>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <__etext+0x2bec90>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	13050000 	movwne	r0, #20480	; 0x5000
  38:	0b0e0301 	bleq	380c44 <__etext+0x37f810>
  3c:	3b0b3a0b 	blcc	2ce870 <__etext+0x2cd43c>
  40:	00130105 	andseq	r0, r3, r5, lsl #2
  44:	000d0600 	andeq	r0, sp, r0, lsl #12
  48:	0b3a0e03 	bleq	e8385c <__etext+0xe82428>
  4c:	1349053b 	movtne	r0, #38203	; 0x953b
  50:	00000a38 	andeq	r0, r0, r8, lsr sl
  54:	03001607 	movweq	r1, #1543	; 0x607
  58:	3b0b3a0e 	blcc	2ce898 <__etext+0x2cd464>
  5c:	00134905 	andseq	r4, r3, r5, lsl #18
  60:	000f0800 	andeq	r0, pc, r0, lsl #16
  64:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  68:	35090000 	strcc	r0, [r9, #-0]
  6c:	00134900 	andseq	r4, r3, r0, lsl #18
  70:	00150a00 	andseq	r0, r5, r0, lsl #20
  74:	00000c27 	andeq	r0, r0, r7, lsr #24
  78:	0b01130b 	bleq	44cac <__etext+0x43878>
  7c:	3b0b3a0b 	blcc	2ce8b0 <__etext+0x2cd47c>
  80:	0013010b 	andseq	r0, r3, fp, lsl #2
  84:	000d0c00 	andeq	r0, sp, r0, lsl #24
  88:	0b3a0e03 	bleq	e8389c <__etext+0xe82468>
  8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  90:	00000a38 	andeq	r0, r0, r8, lsr sl
  94:	3f002e0d 	svccc	0x00002e0d
  98:	3a0e030c 	bcc	380cd0 <__etext+0x37f89c>
  9c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  a0:	1113490c 	tstne	r3, ip, lsl #18
  a4:	40011201 	andmi	r1, r1, r1, lsl #4
  a8:	0c429606 	mcrreq	6, 0, r9, r2, cr6
  ac:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  b0:	030c3f01 	movweq	r3, #52993	; 0xcf01
  b4:	3b0b3a0e 	blcc	2ce8f4 <__etext+0x2cd4c0>
  b8:	110c270b 	tstne	ip, fp, lsl #14
  bc:	40011201 	andmi	r1, r1, r1, lsl #4
  c0:	0c429706 	mcrreq	7, 0, r9, r2, cr6
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	0300340f 	movweq	r3, #1039	; 0x40f
  cc:	3b0b3a08 	blcc	2ce8f4 <__etext+0x2cd4c0>
  d0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d4:	1000000a 	andne	r0, r0, sl
  d8:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 28 <__vector_table+0x28>
  dc:	0b3a0e03 	bleq	e838f0 <__etext+0xe824bc>
  e0:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
  e4:	01120111 	tsteq	r2, r1, lsl r1
  e8:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
  ec:	1100000c 	tstne	r0, ip
  f0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  f4:	0b3b0b3a 	bleq	ec2de4 <__etext+0xec19b0>
  f8:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; ffffffdc <__StackLimit+0xdfffffdc>
  fc:	00000a02 	andeq	r0, r0, r2, lsl #20
 100:	01110100 	tsteq	r1, r0, lsl #2
 104:	0b130e25 	bleq	4c39a0 <__etext+0x4c256c>
 108:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 10c:	01120111 	tsteq	r2, r1, lsl r1
 110:	00000610 	andeq	r0, r0, r0, lsl r6
 114:	3f002e02 	svccc	0x00002e02
 118:	3a0e030c 	bcc	380d50 <__etext+0x37f91c>
 11c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 120:	1201110c 	andne	r1, r1, #3
 124:	97064001 	strls	r4, [r6, -r1]
 128:	00000c42 	andeq	r0, r0, r2, asr #24
 12c:	3f012e03 	svccc	0x00012e03
 130:	3a0e030c 	bcc	380d68 <__etext+0x37f934>
 134:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 138:	1201110c 	andne	r1, r1, #3
 13c:	96064001 	strls	r4, [r6], -r1
 140:	13010c42 	movwne	r0, #7234	; 0x1c42
 144:	34040000 	strcc	r0, [r4], #-0
 148:	3a0e0300 	bcc	380d50 <__etext+0x37f91c>
 14c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 150:	000a0213 	andeq	r0, sl, r3, lsl r2
 154:	000f0500 	andeq	r0, pc, r0, lsl #10
 158:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 15c:	24060000 	strcs	r0, [r6], #-0
 160:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 164:	000e030b 	andeq	r0, lr, fp, lsl #6
 168:	00340700 	eorseq	r0, r4, r0, lsl #14
 16c:	0b3a0e03 	bleq	e83980 <__etext+0xe8254c>
 170:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 174:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
 178:	01080000 	mrseq	r0, (UNDEF: 8)
 17c:	01134901 	tsteq	r3, r1, lsl #18
 180:	09000013 	stmdbeq	r0, {r0, r1, r4}
 184:	13490021 	movtne	r0, #36897	; 0x9021
 188:	0000052f 	andeq	r0, r0, pc, lsr #10
 18c:	2700150a 	strcs	r1, [r0, -sl, lsl #10]
 190:	0b00000c 	bleq	1c8 <__vector_table+0x1c8>
 194:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 198:	0b3b0b3a 	bleq	ec2e88 <__etext+0xec1a54>
 19c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 80 <__vector_table+0x80>
 1a0:	00000a02 	andeq	r0, r0, r2, lsl #20
 1a4:	4900260c 	stmdbmi	r0, {r2, r3, r9, sl, sp}
 1a8:	00000013 	andeq	r0, r0, r3, lsl r0
 1ac:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 1b0:	030b130e 	movweq	r1, #45838	; 0xb30e
 1b4:	110e1b0e 	tstne	lr, lr, lsl #22
 1b8:	10011201 	andne	r1, r1, r1, lsl #4
 1bc:	02000006 	andeq	r0, r0, #6
 1c0:	0b0b0024 	bleq	2c0258 <__etext+0x2bee24>
 1c4:	0e030b3e 	vmoveq.16	d3[0], r0
 1c8:	16030000 	strne	r0, [r3], -r0
 1cc:	3a0e0300 	bcc	380dd4 <__etext+0x37f9a0>
 1d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1d4:	04000013 	streq	r0, [r0], #-19
 1d8:	0b0b0024 	bleq	2c0270 <__etext+0x2bee3c>
 1dc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 1e0:	01050000 	mrseq	r0, (UNDEF: 5)
 1e4:	01134901 	tsteq	r3, r1, lsl #18
 1e8:	06000013 			; <UNDEFINED> instruction: 0x06000013
 1ec:	13490021 	movtne	r0, #36897	; 0x9021
 1f0:	00000b2f 	andeq	r0, r0, pc, lsr #22
 1f4:	03011307 	movweq	r1, #4871	; 0x1307
 1f8:	3a0b0b0e 	bcc	2c2e38 <__etext+0x2c1a04>
 1fc:	01053b0b 	tsteq	r5, fp, lsl #22
 200:	08000013 	stmdaeq	r0, {r0, r1, r4}
 204:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 208:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 20c:	0a381349 	beq	e04f38 <__etext+0xe03b04>
 210:	0d090000 	stceq	0, cr0, [r9, #-0]
 214:	3a0e0300 	bcc	380e1c <__etext+0x37f9e8>
 218:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 21c:	000a3813 	andeq	r3, sl, r3, lsl r8
 220:	00160a00 	andseq	r0, r6, r0, lsl #20
 224:	0b3a0e03 	bleq	e83a38 <__etext+0xe82604>
 228:	1349053b 	movtne	r0, #38203	; 0x953b
 22c:	0f0b0000 	svceq	0x000b0000
 230:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 234:	0c000013 	stceq	0, cr0, [r0], {19}
 238:	13490035 	movtne	r0, #36917	; 0x9035
 23c:	130d0000 	movwne	r0, #53248	; 0xd000
 240:	0b0e0301 	bleq	380e4c <__etext+0x37fa18>
 244:	3b0b3a05 	blcc	2cea60 <__etext+0x2cd62c>
 248:	00130105 	andseq	r0, r3, r5, lsl #2
 24c:	00210e00 	eoreq	r0, r1, r0, lsl #28
 250:	052f1349 	streq	r1, [pc, #-841]!	; ffffff0f <__StackLimit+0xdfffff0f>
 254:	040f0000 	streq	r0, [pc], #-0	; 25c <__vector_table+0x25c>
 258:	0b0e0301 	bleq	380e64 <__etext+0x37fa30>
 25c:	3b0b3a0b 	blcc	2cea90 <__etext+0x2cd65c>
 260:	0013010b 	andseq	r0, r3, fp, lsl #2
 264:	00281000 	eoreq	r1, r8, r0
 268:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 26c:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 270:	030c3f00 	movweq	r3, #52992	; 0xcf00
 274:	3b0b3a0e 	blcc	2ceab4 <__etext+0x2cd680>
 278:	110c270b 	tstne	ip, fp, lsl #14
 27c:	40011201 	andmi	r1, r1, r1, lsl #4
 280:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 284:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 288:	030c3f01 	movweq	r3, #52993	; 0xcf01
 28c:	3b0b3a0e 	blcc	2ceacc <__etext+0x2cd698>
 290:	110c270b 	tstne	ip, fp, lsl #14
 294:	40011201 	andmi	r1, r1, r1, lsl #4
 298:	0c429706 	mcrreq	7, 0, r9, r2, cr6
 29c:	00001301 	andeq	r1, r0, r1, lsl #6
 2a0:	03003413 	movweq	r3, #1043	; 0x413
 2a4:	3b0b3a0e 	blcc	2ceae4 <__etext+0x2cd6b0>
 2a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 2ac:	1400000a 	strne	r0, [r0], #-10
 2b0:	08030005 	stmdaeq	r3, {r0, r2}
 2b4:	0b3b0b3a 	bleq	ec2fa4 <__etext+0xec1b70>
 2b8:	0a021349 	beq	84fe4 <__etext+0x83bb0>
 2bc:	34150000 	ldrcc	r0, [r5], #-0
 2c0:	3a080300 	bcc	200ec8 <__etext+0x1ffa94>
 2c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2c8:	000a0213 	andeq	r0, sl, r3, lsl r2
 2cc:	00341600 	eorseq	r1, r4, r0, lsl #12
 2d0:	0b3a0e03 	bleq	e83ae4 <__etext+0xe826b0>
 2d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 2d8:	0a020c3f 	beq	833dc <__etext+0x81fa8>
 2dc:	34170000 	ldrcc	r0, [r7], #-0
 2e0:	3a0e0300 	bcc	380ee8 <__etext+0x37fab4>
 2e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2e8:	3c0c3f13 	stccc	15, cr3, [ip], {19}
 2ec:	0000000c 	andeq	r0, r0, ip
 2f0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 2f4:	030b130e 	movweq	r1, #45838	; 0xb30e
 2f8:	110e1b0e 	tstne	lr, lr, lsl #22
 2fc:	10011201 	andne	r1, r1, r1, lsl #4
 300:	02000006 	andeq	r0, r0, #6
 304:	0b0b0024 	bleq	2c039c <__etext+0x2bef68>
 308:	0e030b3e 	vmoveq.16	d3[0], r0
 30c:	16030000 	strne	r0, [r3], -r0
 310:	3a0e0300 	bcc	380f18 <__etext+0x37fae4>
 314:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 318:	04000013 	streq	r0, [r0], #-19
 31c:	0b0b0024 	bleq	2c03b4 <__etext+0x2bef80>
 320:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 324:	01050000 	mrseq	r0, (UNDEF: 5)
 328:	01134901 	tsteq	r3, r1, lsl #18
 32c:	06000013 			; <UNDEFINED> instruction: 0x06000013
 330:	13490021 	movtne	r0, #36897	; 0x9021
 334:	00000b2f 	andeq	r0, r0, pc, lsr #22
 338:	03011307 	movweq	r1, #4871	; 0x1307
 33c:	3a0b0b0e 	bcc	2c2f7c <__etext+0x2c1b48>
 340:	01053b0b 	tsteq	r5, fp, lsl #22
 344:	08000013 	stmdaeq	r0, {r0, r1, r4}
 348:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 34c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 350:	0a381349 	beq	e0507c <__etext+0xe03c48>
 354:	16090000 	strne	r0, [r9], -r0
 358:	3a0e0300 	bcc	380f60 <__etext+0x37fb2c>
 35c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 360:	0a000013 	beq	3b4 <__vector_table+0x3b4>
 364:	0b0b000f 	bleq	2c03a8 <__etext+0x2bef74>
 368:	00001349 	andeq	r1, r0, r9, asr #6
 36c:	4900350b 	stmdbmi	r0, {r0, r1, r3, r8, sl, ip, sp}
 370:	0c000013 	stceq	0, cr0, [r0], {19}
 374:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 378:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 37c:	0a381349 	beq	e050a8 <__etext+0xe03c74>
 380:	150d0000 	strne	r0, [sp, #-0]
 384:	000c2700 	andeq	r2, ip, r0, lsl #14
 388:	01130e00 	tsteq	r3, r0, lsl #28
 38c:	0b3a0b0b 	bleq	e82fc0 <__etext+0xe81b8c>
 390:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 394:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 39c <__vector_table+0x39c>
 398:	3a0e0300 	bcc	380fa0 <__etext+0x37fb6c>
 39c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 3a0:	000a3813 	andeq	r3, sl, r3, lsl r8
 3a4:	012e1000 	teqeq	lr, r0
 3a8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 3ac:	0b3b0b3a 	bleq	ec309c <__etext+0xec1c68>
 3b0:	13490c27 	movtne	r0, #39975	; 0x9c27
 3b4:	01120111 	tsteq	r2, r1, lsl r1
 3b8:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
 3bc:	0013010c 	andseq	r0, r3, ip, lsl #2
 3c0:	00051100 	andeq	r1, r5, r0, lsl #2
 3c4:	0b3a0e03 	bleq	e83bd8 <__etext+0xe827a4>
 3c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 3cc:	00000a02 	andeq	r0, r0, r2, lsl #20
 3d0:	03003412 	movweq	r3, #1042	; 0x412
 3d4:	3b0b3a08 	blcc	2cebfc <__etext+0x2cd7c8>
 3d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 3dc:	1300000a 	movwne	r0, #10
 3e0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 3e4:	0b3b0b3a 	bleq	ec30d4 <__etext+0xec1ca0>
 3e8:	0a021349 	beq	85114 <__etext+0x83ce0>
 3ec:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 3f0:	030c3f01 	movweq	r3, #52993	; 0xcf01
 3f4:	3b0b3a0e 	blcc	2cec34 <__etext+0x2cd800>
 3f8:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
 3fc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 400:	96064001 	strls	r4, [r6], -r1
 404:	13010c42 	movwne	r0, #7234	; 0x1c42
 408:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 40c:	030c3f01 	movweq	r3, #52993	; 0xcf01
 410:	3b0b3a0e 	blcc	2cec50 <__etext+0x2cd81c>
 414:	110c270b 	tstne	ip, fp, lsl #14
 418:	40011201 	andmi	r1, r1, r1, lsl #4
 41c:	0c429706 	mcrreq	7, 0, r9, r2, cr6
 420:	00001301 	andeq	r1, r0, r1, lsl #6
 424:	03000516 	movweq	r0, #1302	; 0x516
 428:	3b0b3a08 	blcc	2cec50 <__etext+0x2cd81c>
 42c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 430:	1700000a 	strne	r0, [r0, -sl]
 434:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 384 <__vector_table+0x384>
 438:	0b3a0e03 	bleq	e83c4c <__etext+0xe82818>
 43c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 440:	01120111 	tsteq	r2, r1, lsl r1
 444:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
 448:	1800000c 	stmdane	r0, {r2, r3}
 44c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 450:	0b3b0b3a 	bleq	ec3140 <__etext+0xec1d0c>
 454:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 338 <__vector_table+0x338>
 458:	00000a02 	andeq	r0, r0, r2, lsl #20
 45c:	01110100 	tsteq	r1, r0, lsl #2
 460:	0b130e25 	bleq	4c3cfc <__etext+0x4c28c8>
 464:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 468:	01120111 	tsteq	r2, r1, lsl r1
 46c:	00000610 	andeq	r0, r0, r0, lsl r6
 470:	0b002402 	bleq	9480 <__etext+0x804c>
 474:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 478:	0300000e 	movweq	r0, #14
 47c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 480:	0b3b0b3a 	bleq	ec3170 <__etext+0xec1d3c>
 484:	00001349 	andeq	r1, r0, r9, asr #6
 488:	0b002404 	bleq	94a0 <__etext+0x806c>
 48c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 490:	05000008 	streq	r0, [r0, #-8]
 494:	13490101 	movtne	r0, #37121	; 0x9101
 498:	00001301 	andeq	r1, r0, r1, lsl #6
 49c:	49002106 	stmdbmi	r0, {r1, r2, r8, sp}
 4a0:	000b2f13 	andeq	r2, fp, r3, lsl pc
 4a4:	01130700 	tsteq	r3, r0, lsl #14
 4a8:	0b3a0b0b 	bleq	e830dc <__etext+0xe81ca8>
 4ac:	1301053b 	movwne	r0, #5435	; 0x153b
 4b0:	0d080000 	stceq	0, cr0, [r8, #-0]
 4b4:	3a0e0300 	bcc	3810bc <__etext+0x37fc88>
 4b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 4bc:	000a3813 	andeq	r3, sl, r3, lsl r8
 4c0:	01130900 	tsteq	r3, r0, lsl #18
 4c4:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
 4c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 4cc:	00001301 	andeq	r1, r0, r1, lsl #6
 4d0:	03000d0a 	movweq	r0, #3338	; 0xd0a
 4d4:	3b0b3a08 	blcc	2cecfc <__etext+0x2cd8c8>
 4d8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 4dc:	0b00000a 	bleq	50c <__vector_table+0x50c>
 4e0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 4e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 4e8:	00001349 	andeq	r1, r0, r9, asr #6
 4ec:	0b000f0c 	bleq	4124 <__etext+0x2cf0>
 4f0:	0013490b 	andseq	r4, r3, fp, lsl #18
 4f4:	00350d00 	eorseq	r0, r5, r0, lsl #26
 4f8:	00001349 	andeq	r1, r0, r9, asr #6
 4fc:	0301130e 	movweq	r1, #4878	; 0x130e
 500:	3a0b0b0e 	bcc	2c3140 <__etext+0x2c1d0c>
 504:	01053b0b 	tsteq	r5, fp, lsl #22
 508:	0f000013 	svceq	0x00000013
 50c:	13490021 	movtne	r0, #36897	; 0x9021
 510:	0000052f 	andeq	r0, r0, pc, lsr #10
 514:	03010410 	movweq	r0, #5136	; 0x1410
 518:	3a0b0b0e 	bcc	2c3158 <__etext+0x2c1d24>
 51c:	010b3b0b 	tsteq	fp, fp, lsl #22
 520:	11000013 	tstne	r0, r3, lsl r0
 524:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 528:	00000d1c 	andeq	r0, r0, ip, lsl sp
 52c:	3f012e12 	svccc	0x00012e12
 530:	3a0e030c 	bcc	381168 <__etext+0x37fd34>
 534:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 538:	1113490c 	tstne	r3, ip, lsl #18
 53c:	40011201 	andmi	r1, r1, r1, lsl #4
 540:	0c429606 	mcrreq	6, 0, r9, r2, cr6
 544:	00001301 	andeq	r1, r0, r1, lsl #6
 548:	03000513 	movweq	r0, #1299	; 0x513
 54c:	3b0b3a0e 	blcc	2ced8c <__etext+0x2cd958>
 550:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 554:	1400000a 	strne	r0, [r0], #-10
 558:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 55c:	0b3b0b3a 	bleq	ec324c <__etext+0xec1e18>
 560:	0a021349 	beq	8528c <__etext+0x83e58>
 564:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 568:	030c3f01 	movweq	r3, #52993	; 0xcf01
 56c:	3b0b3a0e 	blcc	2cedac <__etext+0x2cd978>
 570:	110c270b 	tstne	ip, fp, lsl #14
 574:	40011201 	andmi	r1, r1, r1, lsl #4
 578:	0c429706 	mcrreq	7, 0, r9, r2, cr6
 57c:	00001301 	andeq	r1, r0, r1, lsl #6
 580:	03003416 	movweq	r3, #1046	; 0x416
 584:	3b0b3a08 	blcc	2cedac <__etext+0x2cd978>
 588:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 58c:	1700000a 	strne	r0, [r0, -sl]
 590:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 594:	0b3b0b3a 	bleq	ec3284 <__etext+0xec1e50>
 598:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 47c <__vector_table+0x47c>
 59c:	00000a02 	andeq	r0, r0, r2, lsl #20
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	087d0002 	ldmdaeq	sp!, {r1}^
  18:	00000004 	andeq	r0, r0, r4
  1c:	0000000e 	andeq	r0, r0, lr
  20:	08770002 	ldmdaeq	r7!, {r1}^
	...
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	00000012 	andeq	r0, r0, r2, lsl r0
  34:	007d0002 	rsbseq	r0, sp, r2
  38:	00000012 	andeq	r0, r0, r2, lsl r0
  3c:	00000014 	andeq	r0, r0, r4, lsl r0
  40:	047d0002 	ldrbteq	r0, [sp], #-2
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000016 	andeq	r0, r0, r6, lsl r0
  4c:	107d0002 	rsbsne	r0, sp, r2
  50:	00000016 	andeq	r0, r0, r6, lsl r0
  54:	00000056 	andeq	r0, r0, r6, asr r0
  58:	10770002 	rsbsne	r0, r7, r2
	...
  64:	00000058 	andeq	r0, r0, r8, asr r0
  68:	0000005a 	andeq	r0, r0, sl, asr r0
  6c:	007d0002 	rsbseq	r0, sp, r2
  70:	0000005a 	andeq	r0, r0, sl, asr r0
  74:	0000005c 	andeq	r0, r0, ip, asr r0
  78:	087d0002 	ldmdaeq	sp!, {r1}^
  7c:	0000005c 	andeq	r0, r0, ip, asr r0
  80:	0000005e 	andeq	r0, r0, lr, asr r0
  84:	107d0002 	rsbsne	r0, sp, r2
  88:	0000005e 	andeq	r0, r0, lr, asr r0
  8c:	00000126 	andeq	r0, r0, r6, lsr #2
  90:	08770002 	ldmdaeq	r7!, {r1}^
	...
  9c:	00000128 	andeq	r0, r0, r8, lsr #2
  a0:	0000012a 	andeq	r0, r0, sl, lsr #2
  a4:	007d0002 	rsbseq	r0, sp, r2
  a8:	0000012a 	andeq	r0, r0, sl, lsr #2
  ac:	0000012c 	andeq	r0, r0, ip, lsr #2
  b0:	087d0002 	ldmdaeq	sp!, {r1}^
  b4:	0000012c 	andeq	r0, r0, ip, lsr #2
  b8:	0000013e 	andeq	r0, r0, lr, lsr r1
  bc:	08770002 	ldmdaeq	r7!, {r1}^
	...
  cc:	00000002 	andeq	r0, r0, r2
  d0:	007d0002 	rsbseq	r0, sp, r2
  d4:	00000002 	andeq	r0, r0, r2
  d8:	00000004 	andeq	r0, r0, r4
  dc:	047d0002 	ldrbteq	r0, [sp], #-2
  e0:	00000004 	andeq	r0, r0, r4
  e4:	00000006 	andeq	r0, r0, r6
  e8:	04770002 	ldrbteq	r0, [r7], #-2
	...
  f4:	00000008 	andeq	r0, r0, r8
  f8:	0000000a 	andeq	r0, r0, sl
  fc:	007d0002 	rsbseq	r0, sp, r2
 100:	0000000a 	andeq	r0, r0, sl
 104:	0000000c 	andeq	r0, r0, ip
 108:	087d0002 	ldmdaeq	sp!, {r1}^
 10c:	0000000c 	andeq	r0, r0, ip
 110:	0000000e 	andeq	r0, r0, lr
 114:	107d0002 	rsbsne	r0, sp, r2
 118:	0000000e 	andeq	r0, r0, lr
 11c:	000000ac 	andeq	r0, r0, ip, lsr #1
 120:	10770002 	rsbsne	r0, r7, r2
	...
 130:	00000002 	andeq	r0, r0, r2
 134:	007d0002 	rsbseq	r0, sp, r2
 138:	00000002 	andeq	r0, r0, r2
 13c:	00000004 	andeq	r0, r0, r4
 140:	087d0002 	ldmdaeq	sp!, {r1}^
 144:	00000004 	andeq	r0, r0, r4
 148:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 14c:	08770002 	ldmdaeq	r7!, {r1}^
	...
 158:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 15c:	000000f2 	strdeq	r0, [r0], -r2
 160:	007d0002 	rsbseq	r0, sp, r2
 164:	000000f2 	strdeq	r0, [r0], -r2
 168:	000000f4 	strdeq	r0, [r0], -r4
 16c:	047d0002 	ldrbteq	r0, [sp], #-2
 170:	000000f4 	strdeq	r0, [r0], -r4
 174:	000000f6 	strdeq	r0, [r0], -r6
 178:	107d0002 	rsbsne	r0, sp, r2
 17c:	000000f6 	strdeq	r0, [r0], -r6
 180:	00000150 	andeq	r0, r0, r0, asr r1
 184:	10770002 	rsbsne	r0, r7, r2
	...
 190:	00000150 	andeq	r0, r0, r0, asr r1
 194:	00000152 	andeq	r0, r0, r2, asr r1
 198:	007d0002 	rsbseq	r0, sp, r2
 19c:	00000152 	andeq	r0, r0, r2, asr r1
 1a0:	00000154 	andeq	r0, r0, r4, asr r1
 1a4:	047d0002 	ldrbteq	r0, [sp], #-2
 1a8:	00000154 	andeq	r0, r0, r4, asr r1
 1ac:	00000156 	andeq	r0, r0, r6, asr r1
 1b0:	187d0002 	ldmdane	sp!, {r1}^
 1b4:	00000156 	andeq	r0, r0, r6, asr r1
 1b8:	000002d6 	ldrdeq	r0, [r0], -r6
 1bc:	18770002 	ldmdane	r7!, {r1}^
	...
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	007d0002 	rsbseq	r0, sp, r2
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	00000004 	andeq	r0, r0, r4
 1dc:	107d0002 	rsbsne	r0, sp, r2
 1e0:	00000004 	andeq	r0, r0, r4
 1e4:	00000006 	andeq	r0, r0, r6
 1e8:	147d0002 	ldrbtne	r0, [sp], #-2
 1ec:	00000006 	andeq	r0, r0, r6
 1f0:	00000008 	andeq	r0, r0, r8
 1f4:	307d0002 	rsbscc	r0, sp, r2
 1f8:	00000008 	andeq	r0, r0, r8
 1fc:	00000144 	andeq	r0, r0, r4, asr #2
 200:	30770002 	rsbscc	r0, r7, r2
	...
 20c:	00000144 	andeq	r0, r0, r4, asr #2
 210:	00000146 	andeq	r0, r0, r6, asr #2
 214:	007d0002 	rsbseq	r0, sp, r2
 218:	00000146 	andeq	r0, r0, r6, asr #2
 21c:	00000148 	andeq	r0, r0, r8, asr #2
 220:	107d0002 	rsbsne	r0, sp, r2
 224:	00000148 	andeq	r0, r0, r8, asr #2
 228:	0000014a 	andeq	r0, r0, sl, asr #2
 22c:	187d0002 	ldmdane	sp!, {r1}^
 230:	0000014a 	andeq	r0, r0, sl, asr #2
 234:	0000014c 	andeq	r0, r0, ip, asr #2
 238:	207d0002 	rsbscs	r0, sp, r2
 23c:	0000014c 	andeq	r0, r0, ip, asr #2
 240:	00000236 	andeq	r0, r0, r6, lsr r2
 244:	20770002 	rsbscs	r0, r7, r2
	...
 250:	00000238 	andeq	r0, r0, r8, lsr r2
 254:	0000023a 	andeq	r0, r0, sl, lsr r2
 258:	007d0002 	rsbseq	r0, sp, r2
 25c:	0000023a 	andeq	r0, r0, sl, lsr r2
 260:	0000023c 	andeq	r0, r0, ip, lsr r2
 264:	107d0002 	rsbsne	r0, sp, r2
 268:	0000023c 	andeq	r0, r0, ip, lsr r2
 26c:	0000023e 	andeq	r0, r0, lr, lsr r2
 270:	147d0002 	ldrbtne	r0, [sp], #-2
 274:	0000023e 	andeq	r0, r0, lr, lsr r2
 278:	00000240 	andeq	r0, r0, r0, asr #4
 27c:	287d0002 	ldmdacs	sp!, {r1}^
 280:	00000240 	andeq	r0, r0, r0, asr #4
 284:	0000033e 	andeq	r0, r0, lr, lsr r3
 288:	28770002 	ldmdacs	r7!, {r1}^
	...
 294:	00000340 	andeq	r0, r0, r0, asr #6
 298:	00000342 	andeq	r0, r0, r2, asr #6
 29c:	007d0002 	rsbseq	r0, sp, r2
 2a0:	00000342 	andeq	r0, r0, r2, asr #6
 2a4:	00000344 	andeq	r0, r0, r4, asr #6
 2a8:	047d0002 	ldrbteq	r0, [sp], #-2
 2ac:	00000344 	andeq	r0, r0, r4, asr #6
 2b0:	00000346 	andeq	r0, r0, r6, asr #6
 2b4:	107d0002 	rsbsne	r0, sp, r2
 2b8:	00000346 	andeq	r0, r0, r6, asr #6
 2bc:	0000035a 	andeq	r0, r0, sl, asr r3
 2c0:	10770002 	rsbsne	r0, r7, r2
	...
 2cc:	0000035c 	andeq	r0, r0, ip, asr r3
 2d0:	0000035e 	andeq	r0, r0, lr, asr r3
 2d4:	007d0002 	rsbseq	r0, sp, r2
 2d8:	0000035e 	andeq	r0, r0, lr, asr r3
 2dc:	00000360 	andeq	r0, r0, r0, ror #6
 2e0:	047d0002 	ldrbteq	r0, [sp], #-2
 2e4:	00000360 	andeq	r0, r0, r0, ror #6
 2e8:	00000362 	andeq	r0, r0, r2, ror #6
 2ec:	107d0002 	rsbsne	r0, sp, r2
 2f0:	00000362 	andeq	r0, r0, r2, ror #6
 2f4:	00000376 	andeq	r0, r0, r6, ror r3
 2f8:	10770002 	rsbsne	r0, r7, r2
	...
 304:	00000378 	andeq	r0, r0, r8, ror r3
 308:	0000037a 	andeq	r0, r0, sl, ror r3
 30c:	007d0002 	rsbseq	r0, sp, r2
 310:	0000037a 	andeq	r0, r0, sl, ror r3
 314:	0000037c 	andeq	r0, r0, ip, ror r3
 318:	047d0002 	ldrbteq	r0, [sp], #-2
 31c:	0000037c 	andeq	r0, r0, ip, ror r3
 320:	0000037e 	andeq	r0, r0, lr, ror r3
 324:	187d0002 	ldmdane	sp!, {r1}^
 328:	0000037e 	andeq	r0, r0, lr, ror r3
 32c:	00000394 	muleq	r0, r4, r3
 330:	18770002 	ldmdane	r7!, {r1}^
	...
 33c:	00000394 	muleq	r0, r4, r3
 340:	00000396 	muleq	r0, r6, r3
 344:	007d0002 	rsbseq	r0, sp, r2
 348:	00000396 	muleq	r0, r6, r3
 34c:	00000398 	muleq	r0, r8, r3
 350:	087d0002 	ldmdaeq	sp!, {r1}^
 354:	00000398 	muleq	r0, r8, r3
 358:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
 35c:	08770002 	ldmdaeq	r7!, {r1}^
	...
 368:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 36c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
 370:	007d0002 	rsbseq	r0, sp, r2
 374:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
 378:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 37c:	087d0002 	ldmdaeq	sp!, {r1}^
 380:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
 384:	000003da 	ldrdeq	r0, [r0], -sl
 388:	08770002 	ldmdaeq	r7!, {r1}^
	...
 394:	000003dc 	ldrdeq	r0, [r0], -ip
 398:	000003de 	ldrdeq	r0, [r0], -lr
 39c:	007d0002 	rsbseq	r0, sp, r2
 3a0:	000003de 	ldrdeq	r0, [r0], -lr
 3a4:	000003e0 	andeq	r0, r0, r0, ror #7
 3a8:	087d0002 	ldmdaeq	sp!, {r1}^
 3ac:	000003e0 	andeq	r0, r0, r0, ror #7
 3b0:	000003fe 	strdeq	r0, [r0], -lr
 3b4:	08770002 	ldmdaeq	r7!, {r1}^
	...
 3c0:	00000400 	andeq	r0, r0, r0, lsl #8
 3c4:	00000402 	andeq	r0, r0, r2, lsl #8
 3c8:	007d0002 	rsbseq	r0, sp, r2
 3cc:	00000402 	andeq	r0, r0, r2, lsl #8
 3d0:	00000404 	andeq	r0, r0, r4, lsl #8
 3d4:	087d0002 	ldmdaeq	sp!, {r1}^
 3d8:	00000404 	andeq	r0, r0, r4, lsl #8
 3dc:	00000422 	andeq	r0, r0, r2, lsr #8
 3e0:	08770002 	ldmdaeq	r7!, {r1}^
	...
 3ec:	00000424 	andeq	r0, r0, r4, lsr #8
 3f0:	00000426 	andeq	r0, r0, r6, lsr #8
 3f4:	007d0002 	rsbseq	r0, sp, r2
 3f8:	00000426 	andeq	r0, r0, r6, lsr #8
 3fc:	00000428 	andeq	r0, r0, r8, lsr #8
 400:	087d0002 	ldmdaeq	sp!, {r1}^
 404:	00000428 	andeq	r0, r0, r8, lsr #8
 408:	00000446 	andeq	r0, r0, r6, asr #8
 40c:	08770002 	ldmdaeq	r7!, {r1}^
	...
 41c:	00000002 	andeq	r0, r0, r2
 420:	007d0002 	rsbseq	r0, sp, r2
 424:	00000002 	andeq	r0, r0, r2
 428:	00000004 	andeq	r0, r0, r4
 42c:	087d0002 	ldmdaeq	sp!, {r1}^
 430:	00000004 	andeq	r0, r0, r4
 434:	00000006 	andeq	r0, r0, r6
 438:	187d0002 	ldmdane	sp!, {r1}^
 43c:	00000006 	andeq	r0, r0, r6
 440:	00000286 	andeq	r0, r0, r6, lsl #5
 444:	18770002 	ldmdane	r7!, {r1}^
	...
 450:	00000288 	andeq	r0, r0, r8, lsl #5
 454:	0000028a 	andeq	r0, r0, sl, lsl #5
 458:	007d0002 	rsbseq	r0, sp, r2
 45c:	0000028a 	andeq	r0, r0, sl, lsl #5
 460:	0000028c 	andeq	r0, r0, ip, lsl #5
 464:	047d0002 	ldrbteq	r0, [sp], #-2
 468:	0000028c 	andeq	r0, r0, ip, lsl #5
 46c:	0000028e 	andeq	r0, r0, lr, lsl #5
 470:	207d0002 	rsbscs	r0, sp, r2
 474:	0000028e 	andeq	r0, r0, lr, lsl #5
 478:	00000326 	andeq	r0, r0, r6, lsr #6
 47c:	20770002 	rsbscs	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000800 	andeq	r0, r0, r0, lsl #16
  14:	0000013e 	andeq	r0, r0, lr, lsr r1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	022c0002 	eoreq	r0, ip, #2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000940 	andeq	r0, r0, r0, asr #18
  34:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	032f0002 	teqeq	pc, #2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	000009ec 	andeq	r0, r0, ip, ror #19
  54:	000002d6 	ldrdeq	r0, [r0], -r6
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	098d0002 	stmibeq	sp, {r1}
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000cc4 	andeq	r0, r0, r4, asr #25
  74:	00000446 	andeq	r0, r0, r6, asr #8
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	0e950002 	cdpeq	0, 9, cr0, cr5, cr2, {0}
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	0000110c 	andeq	r1, r0, ip, lsl #2
  94:	00000326 	andeq	r0, r0, r6, lsr #6
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000014f 	andeq	r0, r0, pc, asr #2
   4:	00ff0002 	rscseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  24:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
  28:	6165682f 	cmnvs	r5, pc, lsr #16
  2c:	73726564 	cmnvc	r2, #419430400	; 0x19000000
  30:	6f682f00 	svcvs	0x00682f00
  34:	6d2f656d 	cfstr32vs	mvfx6, [pc, #-436]!	; fffffe88 <__StackLimit+0xdffffe88>
  38:	72656b6f 	rsbvc	r6, r5, #113664	; 0x1bc00
  3c:	616d732f 	cmnvs	sp, pc, lsr #6
  40:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  44:	732f7261 	teqvc	pc, #268435462	; 0x10000006
  48:	672f6372 			; <UNDEFINED> instruction: 0x672f6372
  4c:	612d6363 	teqvs	sp, r3, ror #6
  50:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  54:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  58:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  5c:	375f342d 	ldrbcc	r3, [pc, -sp, lsr #8]
  60:	3130322d 	teqcc	r0, sp, lsr #4
  64:	2f337133 	svccs	0x00337133
  68:	2f6e6962 	svccs	0x006e6962
  6c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; ffffffbc <__StackLimit+0xdfffffbc>
  70:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  74:	612f6363 	teqvs	pc, r3, ror #6
  78:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  7c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  80:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  84:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
  88:	2e2f342e 	cdpcs	4, 2, cr3, cr15, cr14, {1}
  8c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  90:	2f2e2e2f 	svccs	0x002e2e2f
  94:	612f2e2e 	teqvs	pc, lr, lsr #28
  98:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  9c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  a0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  a4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0x56c
  ac:	2f2e2e00 	svccs	0x002e2e00
  b0:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 0 <__vector_table>
  b4:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
  b8:	6f6d6d6f 	svcvs	0x006d6d6f
  bc:	2e2e006e 	cdpcs	0, 2, cr0, cr14, cr14, {3}
  c0:	2f2e2e2f 	svccs	0x002e2e2f
  c4:	2f62696c 	svccs	0x0062696c
  c8:	00007768 	andeq	r7, r0, r8, ror #14
  cc:	6e69616d 	powvsez	f6, f1, #5.0
  d0:	0000632e 	andeq	r6, r0, lr, lsr #6
  d4:	4b4d0000 	blmi	13400dc <__etext+0x133eca8>
  d8:	31463036 	cmpcc	r6, r6, lsr r0
  dc:	00682e35 	rsbeq	r2, r8, r5, lsr lr
  e0:	73000001 	movwvc	r0, #1
  e4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  e8:	00682e74 	rsbeq	r2, r8, r4, ror lr
  ec:	63000002 	movwvs	r0, #2
  f0:	6f6d6d6f 	svcvs	0x006d6d6f
  f4:	00682e6e 	rsbeq	r2, r8, lr, ror #28
  f8:	68000003 	stmdavs	r0, {r0, r1}
  fc:	70675f77 	rsbvc	r5, r7, r7, ror pc
 100:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 104:	00000400 	andeq	r0, r0, r0, lsl #8
 108:	02050000 	andeq	r0, r5, #0
 10c:	00000800 	andeq	r0, r0, r0, lsl #16
 110:	2f012003 	svccs	0x00012003
 114:	01040200 	mrseq	r0, R12_usr
 118:	04020034 	streq	r0, [r2], #-52	; 0x34
 11c:	0c032f01 	stceq	15, cr2, [r3], {1}
 120:	004c3f2e 	subeq	r3, ip, lr, lsr #30
 124:	4b020402 	blmi	81134 <__etext+0x7fd00>
 128:	02040200 	andeq	r0, r4, #0
 12c:	0402001f 	streq	r0, [r2], #-31
 130:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 134:	04020056 	streq	r0, [r2], #-86	; 0x56
 138:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 13c:	913d695d 	teqls	sp, sp, asr r9
 140:	92757575 	rsbsls	r7, r5, #490733568	; 0x1d400000
 144:	91757591 			; <UNDEFINED> instruction: 0x91757591
 148:	3f919191 	svccc	0x00919191
 14c:	0102832f 	tsteq	r2, pc, lsr #6
 150:	6c010100 	stfvss	f0, [r1], {-0}
 154:	02000000 	andeq	r0, r0, #0
 158:	00003200 	andeq	r3, r0, r0, lsl #4
 15c:	fb010200 	blx	40966 <__etext+0x3f532>
 160:	01000d0e 	tsteq	r0, lr, lsl #26
 164:	00010101 	andeq	r0, r1, r1, lsl #2
 168:	00010000 	andeq	r0, r1, r0
 16c:	2e2e0100 	sufcse	f0, f6, f0
 170:	2f2e2e2f 	svccs	0x002e2e2f
 174:	2f62696c 	svccs	0x0062696c
 178:	00757063 	rsbseq	r7, r5, r3, rrx
 17c:	61747300 	cmnvs	r4, r0, lsl #6
 180:	70757472 	rsbsvc	r7, r5, r2, ror r4
 184:	30366b5f 	eorscc	r6, r6, pc, asr fp
 188:	0100632e 	tsteq	r0, lr, lsr #6
 18c:	00000000 	andeq	r0, r0, r0
 190:	09400205 	stmdbeq	r0, {r0, r2, r9}^
 194:	97030000 	strls	r0, [r3, -r0]
 198:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 19c:	032f0104 	teqeq	pc, #1
 1a0:	75412e0b 	strbvc	r2, [r1, #-3595]	; 0xe0b
 1a4:	59597775 	ldmdbpl	r9, {r0, r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
 1a8:	04020021 	streq	r0, [r2], #-33	; 0x21
 1ac:	5979b901 	ldmdbpl	r9!, {r0, r8, fp, ip, sp, pc}^
 1b0:	02002159 	andeq	r2, r0, #1073741846	; 0x40000016
 1b4:	4e810104 	rmfmis	f0, f1, f4
 1b8:	04020030 	streq	r0, [r2], #-48	; 0x30
 1bc:	01023001 	tsteq	r2, r1
 1c0:	55010100 	strpl	r0, [r1, #-256]	; 0x100
 1c4:	02000001 	andeq	r0, r0, #1
 1c8:	00011200 	andeq	r1, r1, r0, lsl #4
 1cc:	fb010200 	blx	409d6 <__etext+0x3f5a2>
 1d0:	01000d0e 	tsteq	r0, lr, lsl #26
 1d4:	00010101 	andeq	r0, r1, r1, lsl #2
 1d8:	00010000 	andeq	r0, r1, r0
 1dc:	2e2e0100 	sufcse	f0, f6, f0
 1e0:	2f2e2e2f 	svccs	0x002e2e2f
 1e4:	2f62696c 	svccs	0x0062696c
 1e8:	00757063 	rsbseq	r7, r5, r3, rrx
 1ec:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 138 <__vector_table+0x138>
 1f0:	6f6d2f65 	svcvs	0x006d2f65
 1f4:	2f72656b 	svccs	0x0072656b
 1f8:	72616d73 	rsbvc	r6, r1, #7360	; 0x1cc0
 1fc:	61635f74 	smcvs	13812	; 0x35f4
 200:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
 204:	63672f63 	cmnvs	r7, #396	; 0x18c
 208:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 20c:	6f6e2d6d 	svcvs	0x006e2d6d
 210:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 214:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
 218:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
 21c:	33313032 	teqcc	r1, #50	; 0x32
 220:	622f3371 	eorvs	r3, pc, #-1006632959	; 0xc4000001
 224:	2e2f6e69 	cdpcs	14, 2, cr6, cr15, cr9, {3}
 228:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 22c:	63672f62 	cmnvs	r7, #392	; 0x188
 230:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 234:	6f6e2d6d 	svcvs	0x006e2d6d
 238:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 23c:	2f696261 	svccs	0x00696261
 240:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
 244:	2e2e2f34 	mcrcs	15, 1, r2, cr14, cr4, {1}
 248:	2f2e2e2f 	svccs	0x002e2e2f
 24c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 250:	72612f2e 	rsbvc	r2, r1, #184	; 0xb8
 254:	6f6e2d6d 	svcvs	0x006e2d6d
 258:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 25c:	2f696261 	svccs	0x00696261
 260:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 264:	00656475 	rsbeq	r6, r5, r5, ror r4
 268:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 26c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 270:	70632f62 	rsbvc	r2, r3, r2, ror #30
 274:	65682f75 	strbvs	r2, [r8, #-3957]!	; 0xf75
 278:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
 27c:	2e2e0073 	mcrcs	0, 1, r0, cr14, cr3, {3}
 280:	2f2e2e2f 	svccs	0x002e2e2f
 284:	2f62696c 	svccs	0x0062696c
 288:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 28c:	2e006e6f 	cdpcs	14, 0, cr6, cr0, cr15, {3}
 290:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 294:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 298:	0077682f 	rsbseq	r6, r7, pc, lsr #16
 29c:	73797300 	cmnvc	r9, #0
 2a0:	5f6d6574 	svcpl	0x006d6574
 2a4:	2e30366b 	cfmsuba32cs	mvax3, mvax3, mvfx0, mvfx11
 2a8:	00010063 	andeq	r0, r1, r3, rrx
 2ac:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300
 2b0:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 2b4:	00020068 	andeq	r0, r2, r8, rrx
 2b8:	364b4d00 	strbcc	r4, [fp], -r0, lsl #26
 2bc:	35314630 	ldrcc	r4, [r1, #-1584]!	; 0x630
 2c0:	0300682e 	movweq	r6, #2094	; 0x82e
 2c4:	6f630000 	svcvs	0x00630000
 2c8:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 2cc:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
 2d0:	77680000 	strbvc	r0, [r8, -r0]!
 2d4:	67636d5f 			; <UNDEFINED> instruction: 0x67636d5f
 2d8:	0500682e 	streq	r6, [r0, #-2094]	; 0x82e
 2dc:	00000000 	andeq	r0, r0, r0
 2e0:	09ec0205 	stmibeq	ip!, {r0, r2, r9}^
 2e4:	26030000 	strcs	r0, [r3], -r0
 2e8:	40083001 	andmi	r3, r8, r1
 2ec:	089f314d 	ldmeq	pc, {r0, r2, r3, r6, r8, ip, sp}	; <UNPREDICTABLE>
 2f0:	089f089f 	ldmeq	pc, {r0, r1, r2, r3, r4, r7, fp}	; <UNPREDICTABLE>
 2f4:	200c03a0 	andcs	r0, ip, r0, lsr #7
 2f8:	d73d083e 			; <UNDEFINED> instruction: 0xd73d083e
 2fc:	3d4c5f67 	stclcc	15, cr5, [ip, #-412]	; 0xfffffe64
 300:	08f5833d 	ldmeq	r5!, {r0, r2, r3, r4, r5, r8, r9, pc}^
 304:	2221083d 	eorcs	r0, r1, #3997696	; 0x3d0000
 308:	21083d08 	tstcs	r8, r8, lsl #26
 30c:	083d0822 	ldmdaeq	sp!, {r1, r5, fp}
 310:	3d082221 	sfmcc	f2, 4, [r8, #-132]	; 0xffffff7c
 314:	02222108 	eoreq	r2, r2, #2
 318:	01010005 	tsteq	r1, r5
 31c:	00000197 	muleq	r0, r7, r1
 320:	01020002 	tsteq	r2, r2
 324:	01020000 	mrseq	r0, (UNDEF: 2)
 328:	000d0efb 	strdeq	r0, [sp], -fp
 32c:	01010101 	tsteq	r1, r1, lsl #2
 330:	01000000 	mrseq	r0, (UNDEF: 0)
 334:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 338:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 33c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 340:	0077682f 	rsbseq	r6, r7, pc, lsr #16
 344:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 290 <__vector_table+0x290>
 348:	6f6d2f65 	svcvs	0x006d2f65
 34c:	2f72656b 	svccs	0x0072656b
 350:	72616d73 	rsbvc	r6, r1, #7360	; 0x1cc0
 354:	61635f74 	smcvs	13812	; 0x35f4
 358:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
 35c:	63672f63 	cmnvs	r7, #396	; 0x18c
 360:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 364:	6f6e2d6d 	svcvs	0x006e2d6d
 368:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 36c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
 370:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
 374:	33313032 	teqcc	r1, #50	; 0x32
 378:	622f3371 	eorvs	r3, pc, #-1006632959	; 0xc4000001
 37c:	2e2f6e69 	cdpcs	14, 2, cr6, cr15, cr9, {3}
 380:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 384:	63672f62 	cmnvs	r7, #392	; 0x188
 388:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 38c:	6f6e2d6d 	svcvs	0x006e2d6d
 390:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 394:	2f696261 	svccs	0x00696261
 398:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
 39c:	2e2e2f34 	mcrcs	15, 1, r2, cr14, cr4, {1}
 3a0:	2f2e2e2f 	svccs	0x002e2e2f
 3a4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 3a8:	72612f2e 	rsbvc	r2, r1, #184	; 0xb8
 3ac:	6f6e2d6d 	svcvs	0x006e2d6d
 3b0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0x56e
 3b4:	2f696261 	svccs	0x00696261
 3b8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 3bc:	00656475 	rsbeq	r6, r5, r5, ror r4
 3c0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 3c4:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 3c8:	70632f62 	rsbvc	r2, r3, r2, ror #30
 3cc:	65682f75 	strbvs	r2, [r8, #-3957]!	; 0xf75
 3d0:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
 3d4:	2e2e0073 	mcrcs	0, 1, r0, cr14, cr3, {3}
 3d8:	2f2e2e2f 	svccs	0x002e2e2f
 3dc:	2f62696c 	svccs	0x0062696c
 3e0:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 3e4:	00006e6f 	andeq	r6, r0, pc, ror #28
 3e8:	675f7768 	ldrbvs	r7, [pc, -r8, ror #14]
 3ec:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
 3f0:	00010063 	andeq	r0, r1, r3, rrx
 3f4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300
 3f8:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 3fc:	00020068 	andeq	r0, r2, r8, rrx
 400:	364b4d00 	strbcc	r4, [fp], -r0, lsl #26
 404:	35314630 	ldrcc	r4, [r1, #-1584]!	; 0x630
 408:	0300682e 	movweq	r6, #2094	; 0x82e
 40c:	6f630000 	svcvs	0x00630000
 410:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 414:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
 418:	77680000 	strbvc	r0, [r8, -r0]!
 41c:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
 420:	00682e6f 	rsbeq	r2, r8, pc, ror #28
 424:	00000001 	andeq	r0, r0, r1
 428:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
 42c:	0300000c 	movweq	r0, #12
 430:	1f870113 	svcne	0x00870113
 434:	3d2f2f3e 	stccc	15, cr2, [pc, #-248]!	; 344 <__vector_table+0x344>
 438:	75677540 	strbvc	r7, [r7, #-1344]!	; 0x540
 43c:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 440:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 444:	3d3e3e68 	ldccc	14, cr3, [lr, #-416]!	; 0xfffffe60
 448:	854e4c3d 	strbhi	r4, [lr, #-3133]	; 0xc3d
 44c:	0055834c 	subseq	r8, r5, ip, asr #6
 450:	06010402 	streq	r0, [r1], -r2, lsl #8
 454:	3e42064a 	cdpcc	6, 4, cr0, cr2, cr10, {2}
 458:	83741003 	cmnhi	r4, #3
 45c:	3d3d302f 	ldccc	0, cr3, [sp, #-188]!	; 0xffffff44
 460:	76764b76 			; <UNDEFINED> instruction: 0x76764b76
 464:	4b76764b 	blmi	1d9dd98 <__etext+0x1d9c964>
 468:	764b7676 			; <UNDEFINED> instruction: 0x764b7676
 46c:	3d774b76 	vldmdbcc	r7!, {d20-<overflow reg d78>}
 470:	9010032f 	andsls	r0, r0, pc, lsr #6
 474:	75303084 	ldrvc	r3, [r0, #-132]!	; 0x84
 478:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 47c:	75677567 	strbvc	r7, [r7, #-1383]!	; 0x567
 480:	3e687567 	cdpcc	5, 6, cr7, cr8, cr7, {3}
 484:	009b834c 	addseq	r8, fp, ip, asr #6
 488:	06010402 	streq	r0, [r1], -r2, lsl #8
 48c:	2f41064a 	svccs	0x0041064a
 490:	59820903 	stmibpl	r2, {r0, r1, r8, fp}
 494:	6609033d 			; <UNDEFINED> instruction: 0x6609033d
 498:	4c6e3d59 	stclmi	13, cr3, [lr], #-356	; 0xfffffe9c
 49c:	2f6c213d 	svccs	0x006c213d
 4a0:	2f308367 	svccs	0x00308367
 4a4:	2f308367 	svccs	0x00308367
 4a8:	2f318367 	svccs	0x00318367
 4ac:	2f318367 	svccs	0x00318367
 4b0:	01028367 	tsteq	r2, r7, ror #6
 4b4:	86010100 	strhi	r0, [r1], -r0, lsl #2
 4b8:	02000001 	andeq	r0, r0, #1
 4bc:	00010000 	andeq	r0, r1, r0
 4c0:	fb010200 	blx	40cca <__etext+0x3f896>
 4c4:	01000d0e 	tsteq	r0, lr, lsl #26
 4c8:	00010101 	andeq	r0, r1, r1, lsl #2
 4cc:	00010000 	andeq	r0, r1, r0
 4d0:	2e2e0100 	sufcse	f0, f6, f0
 4d4:	2f2e2e2f 	svccs	0x002e2e2f
 4d8:	2f62696c 	svccs	0x0062696c
 4dc:	2f007768 	svccs	0x00007768
 4e0:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
 4e4:	6b6f6d2f 	blvs	1bdb9a8 <__etext+0x1bda574>
 4e8:	732f7265 	teqvc	pc, #1342177286	; 0x50000006
 4ec:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
 4f0:	7261635f 	rsbvc	r6, r1, #2080374785	; 0x7c000001
 4f4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 4f8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 4fc:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
 500:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 504:	61652d65 	cmnvs	r5, r5, ror #26
 508:	342d6962 	strtcc	r6, [sp], #-2402	; 0x962
 50c:	322d375f 	eorcc	r3, sp, #24903680	; 0x17c0000
 510:	71333130 	teqvc	r3, r0, lsr r1
 514:	69622f33 	stmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, fp, sp}^
 518:	2e2e2f6e 	cdpcs	15, 2, cr2, cr14, cr14, {3}
 51c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 520:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 524:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 528:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 52c:	61652d65 	cmnvs	r5, r5, ror #26
 530:	342f6962 	strtcc	r6, [pc], #-2402	; 538 <__vector_table+0x538>
 534:	342e372e 	strtcc	r3, [lr], #-1838	; 0x72e
 538:	2f2e2e2f 	svccs	0x002e2e2f
 53c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 540:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 544:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 548:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 54c:	61652d65 	cmnvs	r5, r5, ror #26
 550:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 554:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
 558:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
 55c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 560:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 564:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
 568:	6165682f 	cmnvs	r5, pc, lsr #16
 56c:	73726564 	cmnvc	r2, #419430400	; 0x19000000
 570:	2f2e2e00 	svccs	0x002e2e00
 574:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 4c4 <__vector_table+0x4c4>
 578:	632f6269 	teqvs	pc, #-1879048186	; 0x90000006
 57c:	6f6d6d6f 	svcvs	0x006d6d6f
 580:	6800006e 	stmdavs	r0, {r1, r2, r3, r5, r6}
 584:	636d5f77 	cmnvs	sp, #476	; 0x1dc
 588:	00632e67 	rsbeq	r2, r3, r7, ror #28
 58c:	73000001 	movwvc	r0, #1
 590:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 594:	00682e74 	rsbeq	r2, r8, r4, ror lr
 598:	4d000002 	stcmi	0, cr0, [r0, #-8]
 59c:	4630364b 	ldrtmi	r3, [r0], -fp, asr #12
 5a0:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
 5a4:	00000300 	andeq	r0, r0, r0, lsl #6
 5a8:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 5ac:	682e6e6f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
 5b0:	00000400 	andeq	r0, r0, r0, lsl #8
 5b4:	6d5f7768 	ldclvs	7, cr7, [pc, #-416]	; 41c <__vector_table+0x41c>
 5b8:	682e6763 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sl, sp, lr}
 5bc:	00000100 	andeq	r0, r0, r0, lsl #2
 5c0:	02050000 	andeq	r0, r5, #0
 5c4:	0000110c 	andeq	r1, r0, ip, lsl #2
 5c8:	03011c03 	movweq	r1, #7171	; 0x1c03
 5cc:	0859580f 	ldmdaeq	r9, {r0, r1, r2, r3, fp, ip, lr}^
 5d0:	223d3d15 	eorscs	r3, sp, #1344	; 0x540
 5d4:	3d223d3d 	stccc	13, cr3, [r2, #-244]!	; 0xffffff0c
 5d8:	3d3d223d 	lfmcc	f2, 4, [sp, #-244]!	; 0xffffff0c
 5dc:	223d3d22 	eorscs	r3, sp, #2176	; 0x880
 5e0:	68223d3d 	stmdavs	r2!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}
 5e4:	4cf43d2f 	ldclmi	13, cr3, [r4], #188	; 0xbc
 5e8:	4cf44c84 	ldclmi	12, cr4, [r4], #528	; 0x210
 5ec:	4cf44c84 	ldclmi	12, cr4, [r4], #528	; 0x210
 5f0:	08775084 	ldmdaeq	r7!, {r2, r7, ip, lr}^
 5f4:	02007641 	andeq	r7, r0, #68157440	; 0x4100000
 5f8:	20060104 	andcs	r0, r6, r4, lsl #2
 5fc:	0200a006 	andeq	sl, r0, #6
 600:	20060104 	andcs	r0, r6, r4, lsl #2
 604:	7793c006 	ldrvc	ip, [r3, r6]
 608:	0200bc6a 	andeq	fp, r0, #27136	; 0x6a00
 60c:	20060104 	andcs	r0, r6, r4, lsl #2
 610:	0200a006 	andeq	sl, r0, #6
 614:	20060104 	andcs	r0, r6, r4, lsl #2
 618:	00d9a406 	sbcseq	sl, r9, r6, lsl #8
 61c:	06010402 	streq	r0, [r1], -r2, lsl #8
 620:	21be0620 			; <UNDEFINED> instruction: 0x21be0620
 624:	78661003 	stmdavc	r6!, {r0, r1, ip}^
 628:	b9c9bf69 	stmiblt	r9, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, pc}^
 62c:	0402005c 	streq	r0, [r2], #-92	; 0x5c
 630:	004a0602 	subeq	r0, sl, r2, lsl #12
 634:	4a010402 	bmi	41644 <__etext+0x40210>
 638:	21684d06 	cmncs	r8, r6, lsl #26
 63c:	01000502 	tsteq	r0, r2, lsl #10
 640:	Address 0x00000640 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	4f495047 	svcmi	0x00495047
   4:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
   8:	0070614d 	rsbseq	r6, r0, sp, asr #2
   c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff58 <__StackLimit+0xdfffff58>
  10:	6f6d2f65 	svcvs	0x006d2f65
  14:	2f72656b 	svccs	0x0072656b
  18:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
  1c:	656c5f64 	strbvs	r5, [ip, #-3940]!	; 0xf64
  20:	2f6e7261 	svccs	0x006e7261
  24:	6a6f7270 	bvs	1bdc9ec <__etext+0x1bdb5b8>
  28:	2f746365 	svccs	0x00746365
  2c:	72616d73 	rsbvc	r6, r1, #7360	; 0x1cc0
  30:	61635f74 	smcvs	13812	; 0x35f4
  34:	72702f72 	rsbsvc	r2, r0, #456	; 0x1c8
  38:	63656a6f 	cmnvs	r5, #454656	; 0x6f000
  3c:	31302f74 	teqcc	r0, r4, ror pc
  40:	6970672d 	ldmdbvs	r0!, {r0, r2, r3, r5, r8, r9, sl, sp, lr}^
  44:	5047006f 	subpl	r0, r7, pc, rrx
  48:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; ffffff2c <__StackLimit+0xdfffff2c>
  4c:	614d6d65 	cmpvs	sp, r5, ror #26
  50:	72745070 	rsbsvc	r5, r4, #112	; 0x70
  54:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  58:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
  5c:	6e6f436e 	cdpvs	3, 6, cr4, cr15, cr14, {3}
  60:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe98 <__StackLimit+0xdffffe98>
  64:	6f687300 	svcvs	0x00687300
  68:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	52494450 	subpl	r4, r9, #1342177280	; 0x50000000
  7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  80:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
  84:	7400736e 	strvc	r7, [r0], #-878	; 0x36e
  88:	6c67676f 	stclvs	7, cr6, [r7], #-444	; 0xfffffe44
  8c:	6c660065 	stclvs	0, cr0, [r6], #-404	; 0xfffffe6c
  90:	0074616f 	rsbseq	r6, r4, pc, ror #2
  94:	616c6564 	cmnvs	ip, r4, ror #10
  98:	6e750079 	mrcvs	0, 3, r0, cr5, cr9, {3}
  9c:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  a0:	63206465 	teqvs	r0, #1694498816	; 0x65000000
  a4:	00726168 	rsbseq	r6, r2, r8, ror #2
  a8:	6f697067 	svcvs	0x00697067
  ac:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  b0:	74735f74 	ldrbtvc	r5, [r3], #-3956	; 0xf74
  b4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
  b8:	4f445000 	svcmi	0x00445000
  bc:	50470052 	subpl	r0, r7, r2, asr r0
  c0:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  c4:	435f5253 	cmpmi	pc, #805306373	; 0x30000005
  c8:	424c4c41 	submi	r4, ip, #16640	; 0x4100
  cc:	004b4341 	subeq	r4, fp, r1, asr #6
  d0:	20554e47 	subscs	r4, r5, r7, asr #28
  d4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
  d8:	20342e37 	eorscs	r2, r4, r7, lsr lr
  dc:	33313032 	teqcc	r1, #50	; 0x32
  e0:	33313930 	teqcc	r1, #786432	; 0xc0000
  e4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0x820
  e8:	7361656c 	cmnvc	r1, #452984832	; 0x1b000000
  ec:	5b202965 	blpl	80a688 <__etext+0x809254>
  f0:	2f4d5241 	svccs	0x004d5241
  f4:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
  f8:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  fc:	375f342d 	ldrbcc	r3, [pc, -sp, lsr #8]
 100:	6172622d 	cmnvs	r2, sp, lsr #4
 104:	2068636e 	rsbcs	r6, r8, lr, ror #6
 108:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 10c:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
 110:	32303220 	eorscc	r3, r0, #2
 114:	5d313036 	ldcpl	0, cr3, [r1, #-216]!	; 0xffffff28
 118:	756f6400 	strbvc	r6, [pc, #-1024]!	; fffffd20 <__StackLimit+0xdffffd20>
 11c:	00656c62 	rsbeq	r6, r5, r2, ror #24
 120:	6e69616d 	powvsez	f6, f1, #5.0
 124:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 128:	00323374 	eorseq	r3, r2, r4, ror r3
 12c:	4f495047 	svcmi	0x00495047
 130:	7269445f 	rsbvc	r4, r9, #1593835520	; 0x5f000000
 134:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 138:	73495f4f 	movtvc	r5, #40783	; 0x9f4f
 13c:	44500072 	ldrbmi	r0, [r0], #-114	; 0x72
 140:	6c005244 	sfmvs	f5, 4, [r0], {68}	; 0x44
 144:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 148:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 14c:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
 150:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 154:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 158:	6e690074 	mcrvs	0, 3, r0, cr9, cr4, {3}
 15c:	675f7469 	ldrbvs	r7, [pc, -r9, ror #8]
 160:	006f6970 	rsbeq	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 164:	524f5350 	subpl	r5, pc, #1073741825	; 0x40000001
 168:	7a697300 	bvc	1a5cd70 <__etext+0x1a5b93c>
 16c:	70797465 	rsbsvc	r7, r9, r5, ror #8
 170:	50470065 	subpl	r0, r7, r5, rrx
 174:	505f4f49 	subspl	r4, pc, r9, asr #30
 178:	6c007854 	stcvs	8, cr7, [r0], {84}	; 0x54
 17c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 180:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 184:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 188:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 18c:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 190:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 194:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 198:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 19c:	0038746e 	eorseq	r7, r8, lr, ror #8
 1a0:	4f495047 	svcmi	0x00495047
 1a4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 1a8:	70795474 	rsbsvc	r5, r9, r4, ror r4
 1ac:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 1b0:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1b4:	5f323374 	svcpl	0x00323374
 1b8:	54500074 	ldrbpl	r0, [r0], #-116	; 0x74
 1bc:	5000524f 	andpl	r5, r0, pc, asr #4
 1c0:	00524f43 	subseq	r4, r2, r3, asr #30
 1c4:	61666544 	cmnvs	r6, r4, asr #10
 1c8:	5f746c75 	svcpl	0x00746c75
 1cc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
 1d0:	0072656c 	rsbseq	r6, r2, ip, ror #10
 1d4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1d8:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 1dc:	70632f62 	rsbvc	r2, r3, r2, ror #30
 1e0:	74732f75 	ldrbtvc	r2, [r3], #-3957	; 0xf75
 1e4:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0x261
 1e8:	366b5f70 	uqsub16cc	r5, fp, r0
 1ec:	00632e30 	rsbeq	r2, r3, r0, lsr lr
 1f0:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
 1f4:	655f0073 	ldrbvs	r0, [pc, #-115]	; 189 <__vector_table+0x189>
 1f8:	61746164 	cmnvs	r4, r4, ror #2
 1fc:	64735f00 	ldrbtvs	r5, [r3], #-3840	; 0xf00
 200:	00617461 	rsbeq	r7, r1, r1, ror #8
 204:	66705f67 	ldrbtvs	r5, [r0], -r7, ror #30
 208:	6365566e 	cmnvs	r5, #115343360	; 0x6e00000
 20c:	73726f74 	cmnvc	r2, #464	; 0x1d0
 210:	73655200 	cmnvc	r5, #0
 214:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 218:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 21c:	64007265 	strvs	r7, [r0], #-613	; 0x265
 220:	69747365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^
 224:	6974616e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 228:	73006e6f 	movwvc	r6, #3695	; 0xe6f
 22c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 230:	735f0065 	cmpvc	pc, #101	; 0x65
 234:	00737362 	rsbseq	r7, r3, r2, ror #6
 238:	6574655f 	ldrbvs	r6, [r4, #-1375]!	; 0x55f
 23c:	53007478 	movwpl	r7, #1144	; 0x478
 240:	3554504f 	ldrbcc	r5, [r4, #-79]	; 0x4f
 244:	46434600 	strbmi	r4, [r3], -r0, lsl #12
 248:	46003147 	strmi	r3, [r0], -r7, asr #2
 24c:	32474643 	subcc	r4, r7, #70254592	; 0x4300000
 250:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
 254:	434d0044 	movtmi	r0, #53316	; 0xd044
 258:	654d5f47 	strbvs	r5, [sp, #-3911]	; 0xf47
 25c:	70614d6d 	rsbvc	r4, r1, sp, ror #26
 260:	4c4c5000 	marmi	acc0, r5, ip
 264:	0038345f 	eorseq	r3, r8, pc, asr r4
 268:	706d6574 	rsbvc	r6, sp, r4, ror r5
 26c:	43544100 	cmpmi	r4, #0
 270:	50004856 	andpl	r4, r0, r6, asr r8
 274:	315f4c4c 	cmpcc	pc, ip, asr #24
 278:	49003038 	stmdbmi	r0, {r3, r4, r5, ip, sp}
 27c:	00524241 	subseq	r4, r2, r1, asr #4
 280:	48444955 	stmdami	r4, {r0, r2, r4, r6, r8, fp, lr}^
 284:	44495500 	strbmi	r5, [r9], #-1280	; 0x500
 288:	6975004c 	ldmdbvs	r5!, {r2, r3, r6}^
 28c:	5f38746e 	svcpl	0x0038746e
 290:	6c500074 	mrrcvs	0, 7, r0, r0, cr4	; <UNPREDICTABLE>
 294:	74704f6c 	ldrbtvc	r4, [r0], #-3948	; 0xf6c
 298:	456e6f69 	strbmi	r6, [lr, #-3945]!	; 0xf69
 29c:	006d756e 	rsbeq	r7, sp, lr, ror #10
 2a0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 2a4:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 2a8:	70632f62 	rsbvc	r2, r3, r2, ror #30
 2ac:	79732f75 	ldmdbvc	r3!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp}^
 2b0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
 2b4:	30366b5f 	eorscc	r6, r6, pc, asr fp
 2b8:	5300632e 	movwpl	r6, #814	; 0x32e
 2bc:	00524954 	subseq	r4, r2, r4, asr r9
 2c0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 2c4:	695f656c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 2c8:	53007172 	movwpl	r7, #370	; 0x172
 2cc:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 1b0 <__vector_table+0x1b0>
 2d0:	614d6d65 	cmpvs	sp, r5, ror #26
 2d4:	72745070 	rsbsvc	r5, r4, #112	; 0x70
 2d8:	4c4c5000 	marmi	acc0, r5, ip
 2dc:	3035315f 	eorscc	r3, r5, pc, asr r1
 2e0:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
 2e4:	53003143 	movwpl	r3, #323	; 0x143
 2e8:	32434743 	subcc	r4, r3, #17563648	; 0x10c0000
 2ec:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
 2f0:	53003343 	movwpl	r3, #835	; 0x343
 2f4:	34434743 	strbcc	r4, [r3], #-1859	; 0x743
 2f8:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
 2fc:	53003543 	movwpl	r3, #1347	; 0x543
 300:	36434743 	strbcc	r4, [r3], -r3, asr #14
 304:	47435300 	strbmi	r5, [r3, -r0, lsl #6]
 308:	55003743 	strpl	r3, [r0, #-1859]	; 0x743
 30c:	484d4449 	stmdami	sp, {r0, r3, r6, sl, lr}^
 310:	504f5300 	subpl	r5, pc, r0, lsl #6
 314:	43003754 	movwmi	r3, #1876	; 0x754
 318:	49444b4c 	stmdbmi	r4, {r2, r3, r6, r8, r9, fp, lr}^
 31c:	43003156 	movwmi	r3, #342	; 0x156
 320:	49444b4c 	stmdbmi	r4, {r2, r3, r6, r8, r9, fp, lr}^
 324:	43003256 	movwmi	r3, #598	; 0x256
 328:	49444b4c 	stmdbmi	r4, {r2, r3, r6, r8, r9, fp, lr}^
 32c:	49003456 	stmdbmi	r0, {r1, r2, r4, r6, sl, ip, sp}
 330:	00525043 	subseq	r5, r2, r3, asr #32
 334:	5f4c4c50 	svcpl	0x004c4c50
 338:	00303231 	eorseq	r3, r0, r1, lsr r2
 33c:	5f4c4c50 	svcpl	0x004c4c50
 340:	00303031 	eorseq	r3, r0, r1, lsr r0
 344:	75625f67 	strbvc	r5, [r2, #-3943]!	; 0xf67
 348:	6c635f73 	stclvs	15, cr5, [r3], #-460	; 0xfffffe34
 34c:	006b636f 	rsbeq	r6, fp, pc, ror #6
 350:	5f4c4c50 	svcpl	0x004c4c50
 354:	49003035 	stmdbmi	r0, {r0, r2, r4, r5, ip, sp}
 358:	00524543 	subseq	r4, r2, r3, asr #10
 35c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
 360:	6e496d65 	cdpvs	13, 4, cr6, cr9, cr5, {3}
 364:	53007469 	movwpl	r7, #1129	; 0x469
 368:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 24c <__vector_table+0x24c>
 36c:	614d6d65 	cmpvs	sp, r5, ror #26
 370:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
 374:	4d5f4349 	ldclmi	3, cr4, [pc, #-292]	; 258 <__vector_table+0x258>
 378:	614d6d65 	cmpvs	sp, r5, ror #26
 37c:	72745070 	rsbsvc	r5, r4, #112	; 0x70
 380:	73795300 	cmnvc	r9, #0
 384:	436d6574 	cmnmi	sp, #486539264	; 0x1d000000
 388:	4365726f 	cmnmi	r5, #-268435450	; 0xf0000006
 38c:	6b636f6c 	blvs	18dc144 <__etext+0x18dad10>
 390:	61647055 	qdsubvs	r7, r5, r4
 394:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
 398:	00525053 	subseq	r5, r2, r3, asr r0
 39c:	5f47434d 	svcpl	0x0047434d
 3a0:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
 3a4:	74507061 	ldrbvc	r7, [r0], #-97	; 0x61
 3a8:	4f530072 	svcmi	0x00530072
 3ac:	00315450 	eorseq	r5, r1, r0, asr r4
 3b0:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
 3b4:	6f436d65 	svcvs	0x00436d65
 3b8:	6c436572 	cfstr64vs	mvdx6, [r3], {114}	; 0x72
 3bc:	006b636f 	rsbeq	r6, fp, pc, ror #6
 3c0:	54504f53 	ldrbpl	r4, [r0], #-3923	; 0xf53
 3c4:	5f670032 	svcpl	0x00670032
 3c8:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
 3cc:	6f6c635f 	svcvs	0x006c635f
 3d0:	49006b63 	stmdbmi	r0, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
 3d4:	00524553 	subseq	r4, r2, r3, asr r5
 3d8:	54504f53 	ldrbpl	r4, [r0], #-3923	; 0xf53
 3dc:	5f670036 	svcpl	0x00670036
 3e0:	78656c66 	stmdavc	r5!, {r1, r2, r5, r6, sl, fp, sp, lr}^
 3e4:	5f737562 	svcpl	0x00737562
 3e8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
 3ec:	4955006b 	ldmdbmi	r5, {r0, r1, r3, r5, r6}^
 3f0:	004c4d44 	subeq	r4, ip, r4, asr #26
 3f4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
 3f8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
 3fc:	5200305f 	andpl	r3, r0, #95	; 0x5f
 400:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 404:	5f444556 	svcpl	0x00444556
 408:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
 40c:	56524553 			; <UNDEFINED> instruction: 0x56524553
 410:	325f4445 	subscc	r4, pc, #1157627904	; 0x45000000
 414:	53455200 	movtpl	r5, #20992	; 0x5200
 418:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
 41c:	00335f44 	eorseq	r5, r3, r4, asr #30
 420:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
 424:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
 428:	5200345f 	andpl	r3, r0, #1593835520	; 0x5f000000
 42c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 430:	5f444556 	svcpl	0x00444556
 434:	4f530035 	svcmi	0x00530035
 438:	43315450 	teqmi	r1, #1342177280	; 0x50000000
 43c:	41004746 	tstmi	r0, r6, asr #14
 440:	4c564354 	mrrcmi	3, 5, r4, r6, cr4
 444:	4c4c5000 	marmi	acc0, r5, ip
 448:	3030325f 	eorscc	r3, r0, pc, asr r2
 44c:	665f6700 	ldrbvs	r6, [pc], -r0, lsl #14
 450:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
 454:	6f6c635f 	svcvs	0x006c635f
 458:	4e006b63 	vmlsmi.f64	d6, d0, d19
 45c:	5f434956 	svcpl	0x00434956
 460:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
 464:	50007061 	andpl	r7, r0, r1, rrx
 468:	395f4c4c 	ldmdbcc	pc, {r2, r3, r6, sl, fp, lr}^	; <UNPREDICTABLE>
 46c:	4f530036 	svcmi	0x00530036
 470:	00345450 	eorseq	r5, r4, r0, asr r4
 474:	6f697067 	svcvs	0x00697067
 478:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 47c:	74735f74 	ldrbtvc	r5, [r3], #-3956	; 0xf74
 480:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
 484:	00657275 	rsbeq	r7, r5, r5, ror r2
 488:	5f534f4d 	svcpl	0x00534f4d
 48c:	4f495047 	svcmi	0x00495047
 490:	706e495f 	rsbvc	r4, lr, pc, asr r9
 494:	4d007475 	cfstrsmi	mvf7, [r0, #-468]	; 0xfffffe2c
 498:	475f534f 	ldrbmi	r5, [pc, -pc, asr #6]
 49c:	5f4f4950 	svcpl	0x004f4950
 4a0:	7074754f 	rsbsvc	r7, r4, pc, asr #10
 4a4:	4d007475 	cfstrsmi	mvf7, [r0, #-468]	; 0xfffffe2c
 4a8:	475f534f 	ldrbmi	r5, [pc, -pc, asr #6]
 4ac:	5f4f4950 	svcpl	0x004f4950
 4b0:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
 4b4:	6400656c 	strvs	r6, [r0], #-1388	; 0x56c
 4b8:	33617461 	cmncc	r1, #1627389952	; 0x61000000
 4bc:	6f700032 	svcvs	0x00700032
 4c0:	00787472 	rsbseq	r7, r8, r2, ror r4
 4c4:	5f534f4d 	svcpl	0x00534f4d
 4c8:	4f495047 	svcmi	0x00495047
 4cc:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 4d0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 4d4:	00717249 	rsbseq	r7, r1, r9, asr #4
 4d8:	736e6970 	cmnvc	lr, #1835008	; 0x1c0000
 4dc:	534f4d00 	movtpl	r4, #64768	; 0xfd00
 4e0:	4950475f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^
 4e4:	6e455f4f 	cdpvs	15, 4, cr5, cr5, cr15, {2}
 4e8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
 4ec:	00717249 	rsbseq	r7, r1, r9, asr #4
 4f0:	52434644 	subpl	r4, r3, #71303168	; 0x4400000
 4f4:	524f5000 	subpl	r5, pc, #0
 4f8:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 4fc:	61485152 	cmpvs	r8, r2, asr r1
 500:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
 504:	50470072 	subpl	r0, r7, r2, ror r0
 508:	00524843 	subseq	r4, r2, r3, asr #16
 50c:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
 510:	52495f44 	subpl	r5, r9, #272	; 0x110
 514:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 518:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
 51c:	524f5000 	subpl	r5, pc, #0
 520:	495f4554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>
 524:	61485152 	cmpvs	r8, r2, asr r1
 528:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
 52c:	50470072 	subpl	r0, r7, r2, ror r0
 530:	00524c43 	subseq	r4, r2, r3, asr #24
 534:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
 538:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
 53c:	0070614d 	rsbseq	r6, r0, sp, asr #2
 540:	52454644 	subpl	r4, r5, #71303168	; 0x4400000
 544:	534f4d00 	movtpl	r4, #64768	; 0xfd00
 548:	4950475f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^
 54c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
 550:	50007469 	andpl	r7, r0, r9, ror #8
 554:	5f54524f 	svcpl	0x0054524f
 558:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
 55c:	74507061 	ldrbvc	r7, [r0], #-97	; 0x61
 560:	50470072 	subpl	r0, r7, r2, ror r0
 564:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
 568:	69005253 	stmdbvs	r0, {r0, r1, r4, r6, r9, ip, lr}
 56c:	665f7273 			; <UNDEFINED> instruction: 0x665f7273
 570:	00636e75 	rsbeq	r6, r3, r5, ror lr
 574:	52574644 	subspl	r4, r7, #71303168	; 0x4400000
 578:	74756f00 	ldrbtvc	r6, [r5], #-3840	; 0xf00
 57c:	00747570 	rsbseq	r7, r4, r0, ror r5
 580:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
 584:	52495f41 	subpl	r5, r9, #260	; 0x104
 588:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 58c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
 590:	524f5000 	subpl	r5, pc, #0
 594:	495f4254 	ldmdbmi	pc, {r2, r4, r6, r9, lr}^	; <UNPREDICTABLE>
 598:	61485152 	cmpvs	r8, r2, asr r1
 59c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
 5a0:	2e2e0072 	mcrcs	0, 1, r0, cr14, cr2, {3}
 5a4:	2f2e2e2f 	svccs	0x002e2e2f
 5a8:	2f62696c 	svccs	0x0062696c
 5ac:	682f7768 	stmdavs	pc!, {r3, r5, r6, r8, r9, sl, ip, sp, lr}	; <UNPREDICTABLE>
 5b0:	70675f77 	rsbvc	r5, r7, r7, ror pc
 5b4:	632e6f69 	teqvs	lr, #420	; 0x1a4
 5b8:	46534900 	ldrbmi	r4, [r3], -r0, lsl #18
 5bc:	756f0052 	strbvc	r0, [pc, #-82]!	; 572 <__vector_table+0x572>
 5c0:	76696474 			; <UNDEFINED> instruction: 0x76696474
 5c4:	756f0031 	strbvc	r0, [pc, #-49]!	; 59b <__vector_table+0x59b>
 5c8:	76696474 			; <UNDEFINED> instruction: 0x76696474
 5cc:	756f0032 	strbvc	r0, [pc, #-50]!	; 5a2 <__vector_table+0x5a2>
 5d0:	76696474 			; <UNDEFINED> instruction: 0x76696474
 5d4:	756f0033 	strbvc	r0, [pc, #-51]!	; 5a9 <__vector_table+0x5a9>
 5d8:	76696474 			; <UNDEFINED> instruction: 0x76696474
 5dc:	6f630034 	svcvs	0x00630034
 5e0:	645f6572 	ldrbvs	r6, [pc], #-1394	; 5e8 <__vector_table+0x5e8>
 5e4:	2e007669 	cfmadd32cs	mvax3, mvfx7, mvfx0, mvfx9
 5e8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 5ec:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 5f0:	2f77682f 	svccs	0x0077682f
 5f4:	6d5f7768 	ldclvs	7, cr7, [pc, #-416]	; 45c <__vector_table+0x45c>
 5f8:	632e6763 	teqvs	lr, #25952256	; 0x18c0000
 5fc:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
 600:	65725f70 	ldrbvs	r5, [r2, #-3952]!	; 0xf70
 604:	46500067 	ldrbmi	r0, [r0], -r7, rrx
 608:	00525041 	subseq	r5, r2, r1, asr #32
 60c:	5f434d46 	svcpl	0x00434d46
 610:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
 614:	66007061 	strvs	r7, [r0], -r1, rrx
 618:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
 61c:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
 620:	726f6300 	rsbvc	r6, pc, #0
 624:	6c635f65 	stclvs	15, cr5, [r3], #-404	; 0xfffffe6c
 628:	686d5f6b 	stmdavs	sp!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 62c:	6c66007a 	stclvs	0, cr0, [r6], #-488	; 0xfffffe18
 630:	75627865 	strbvc	r7, [r2, #-2149]!	; 0x865
 634:	69645f73 	stmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 638:	41540076 	cmpmi	r4, r6, ror r0
 63c:	00445647 	subeq	r5, r4, r7, asr #12
 640:	5f6c6c70 	svcpl	0x006c6c70
 644:	71657266 	cmnvc	r5, r6, ror #4
 648:	6c6c5000 	stclvs	0, cr5, [ip], #-0
 64c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
 650:	6e456e6f 	cdpvs	14, 4, cr6, cr5, cr15, {3}
 654:	545f6d75 	ldrbpl	r6, [pc], #-3445	; 65c <__vector_table+0x65c>
 658:	00657079 	rsbeq	r7, r5, r9, ror r0
 65c:	30424650 	subcc	r4, r2, r0, asr r6
 660:	00524331 	subseq	r4, r2, r1, lsr r3
 664:	41544144 	cmpmi	r4, r4, asr #2
 668:	004d4c5f 	subeq	r4, sp, pc, asr ip
 66c:	69647270 	stmdbvs	r4!, {r4, r5, r6, r9, ip, sp, lr}^
 670:	504c0076 	subpl	r0, ip, r6, ror r0
 674:	535f444c 	cmppl	pc, #1275068416	; 0x4c000000
 678:	535f7465 	cmppl	pc, #1694498816	; 0x65000000
 67c:	445f5359 	ldrbmi	r5, [pc], #-857	; 684 <__vector_table+0x684>
 680:	44005649 	strmi	r5, [r0], #-1609	; 0x649
 684:	5f415441 	svcpl	0x00415441
 688:	44004c4d 	strmi	r4, [r0], #-3149	; 0xc4d
 68c:	5f415441 	svcpl	0x00415441
 690:	7600554d 	strvc	r5, [r0], -sp, asr #10
 694:	00766964 	rsbseq	r6, r6, r4, ror #18
 698:	444c504c 	strbmi	r5, [ip], #-76	; 0x4c
 69c:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
 6a0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
 6a4:	44007075 	strmi	r7, [r0], #-117	; 0x75
 6a8:	5f415441 	svcpl	0x00415441
 6ac:	50004d55 	andpl	r4, r0, r5, asr sp
 6b0:	33324246 	teqcc	r2, #1610612740	; 0x60000004
 6b4:	46005243 	strmi	r5, [r0], -r3, asr #4
 6b8:	4d5f434d 	ldclmi	3, cr4, [pc, #-308]	; 58c <__vector_table+0x58c>
 6bc:	614d6d65 	cmpvs	sp, r5, ror #26
 6c0:	72745070 	rsbsvc	r5, r4, #112	; 0x70
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__etext+0x10cf8f0>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
  30:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
  34:	30333130 	eorscc	r3, r3, r0, lsr r1
  38:	20333139 	eorscs	r3, r3, r9, lsr r1
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <__StackLimit+0xdffff2fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	36323032 			; <UNDEFINED> instruction: 0x36323032
  6c:	005d3130 	subseq	r3, sp, r0, lsr r1

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000800 	andeq	r0, r0, r0, lsl #16
  1c:	0000000e 	andeq	r0, r0, lr
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0000070d 	andeq	r0, r0, sp, lsl #14
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000810 	andeq	r0, r0, r0, lsl r8
  38:	00000046 	andeq	r0, r0, r6, asr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	100e4101 	andne	r4, lr, r1, lsl #2
  44:	00070d41 	andeq	r0, r7, r1, asr #26
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000858 	andeq	r0, r0, r8, asr r8
  54:	000000ce 	andeq	r0, r0, lr, asr #1
  58:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  5c:	41018e02 	tstmi	r1, r2, lsl #28
  60:	0c41100e 	mcrreq	0, 0, r1, r1, cr14
  64:	00000807 	andeq	r0, r0, r7, lsl #16
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000928 	andeq	r0, r0, r8, lsr #18
  74:	00000016 	andeq	r0, r0, r6, lsl r0
  78:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  7c:	41018e02 	tstmi	r1, r2, lsl #28
  80:	0000070d 	andeq	r0, r0, sp, lsl #14
  84:	0000000c 	andeq	r0, r0, ip
  88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  8c:	7c020001 	stcvc	0, cr0, [r2], {1}
  90:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000084 	andeq	r0, r0, r4, lsl #1
  9c:	00000940 	andeq	r0, r0, r0, asr #18
  a0:	00000006 	andeq	r0, r0, r6
  a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  a8:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	00000084 	andeq	r0, r0, r4, lsl #1
  b4:	00000948 	andeq	r0, r0, r8, asr #18
  b8:	000000a4 	andeq	r0, r0, r4, lsr #1
  bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  c0:	41018e02 	tstmi	r1, r2, lsl #28
  c4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  c8:	00000007 	andeq	r0, r0, r7
  cc:	0000000c 	andeq	r0, r0, ip
  d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  d4:	7c020001 	stcvc	0, cr0, [r2], {1}
  d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  dc:	00000018 	andeq	r0, r0, r8, lsl r0
  e0:	000000cc 	andeq	r0, r0, ip, asr #1
  e4:	000009ec 	andeq	r0, r0, ip, ror #19
  e8:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  ec:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  f0:	41018e02 	tstmi	r1, r2, lsl #28
  f4:	0000070d 	andeq	r0, r0, sp, lsl #14
  f8:	00000018 	andeq	r0, r0, r8, lsl r0
  fc:	000000cc 	andeq	r0, r0, ip, asr #1
 100:	00000adc 	ldrdeq	r0, [r0], -ip
 104:	00000060 	andeq	r0, r0, r0, rrx
 108:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 10c:	100e4101 	andne	r4, lr, r1, lsl #2
 110:	00070d41 	andeq	r0, r7, r1, asr #26
 114:	00000018 	andeq	r0, r0, r8, lsl r0
 118:	000000cc 	andeq	r0, r0, ip, asr #1
 11c:	00000b3c 	andeq	r0, r0, ip, lsr fp
 120:	00000186 	andeq	r0, r0, r6, lsl #3
 124:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 128:	180e4101 	stmdane	lr, {r0, r8, lr}
 12c:	00070d41 	andeq	r0, r7, r1, asr #26
 130:	0000000c 	andeq	r0, r0, ip
 134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 138:	7c020001 	stcvc	0, cr0, [r2], {1}
 13c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	00000130 	andeq	r0, r0, r0, lsr r1
 148:	00000cc4 	andeq	r0, r0, r4, asr #25
 14c:	00000144 	andeq	r0, r0, r4, asr #2
 150:	41100e41 	tstmi	r0, r1, asr #28
 154:	0587140e 	streq	r1, [r7, #1038]	; 0x40e
 158:	41300e41 	teqmi	r0, r1, asr #28
 15c:	0000070d 	andeq	r0, r0, sp, lsl #14
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	00000130 	andeq	r0, r0, r0, lsr r1
 168:	00000e08 	andeq	r0, r0, r8, lsl #28
 16c:	000000f2 	strdeq	r0, [r0], -r2
 170:	41100e41 	tstmi	r0, r1, asr #28
 174:	0687180e 	streq	r1, [r7], lr, lsl #16
 178:	0e41058e 	cdpeq	5, 4, cr0, cr1, cr14, {4}
 17c:	070d4120 	streq	r4, [sp, -r0, lsr #2]
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	00000130 	andeq	r0, r0, r0, lsr r1
 188:	00000efc 	strdeq	r0, [r0], -ip
 18c:	00000106 	andeq	r0, r0, r6, lsl #2
 190:	41100e41 	tstmi	r0, r1, asr #28
 194:	0587140e 	streq	r1, [r7, #1038]	; 0x40e
 198:	41280e41 	teqmi	r8, r1, asr #28
 19c:	0000070d 	andeq	r0, r0, sp, lsl #14
 1a0:	00000018 	andeq	r0, r0, r8, lsl r0
 1a4:	00000130 	andeq	r0, r0, r0, lsr r1
 1a8:	00001004 	andeq	r1, r0, r4
 1ac:	0000001a 	andeq	r0, r0, sl, lsl r0
 1b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1b4:	100e4101 	andne	r4, lr, r1, lsl #2
 1b8:	00070d41 	andeq	r0, r7, r1, asr #26
 1bc:	00000018 	andeq	r0, r0, r8, lsl r0
 1c0:	00000130 	andeq	r0, r0, r0, lsr r1
 1c4:	00001020 	andeq	r1, r0, r0, lsr #32
 1c8:	0000001a 	andeq	r0, r0, sl, lsl r0
 1cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1d0:	100e4101 	andne	r4, lr, r1, lsl #2
 1d4:	00070d41 	andeq	r0, r7, r1, asr #26
 1d8:	00000018 	andeq	r0, r0, r8, lsl r0
 1dc:	00000130 	andeq	r0, r0, r0, lsr r1
 1e0:	0000103c 	andeq	r1, r0, ip, lsr r0
 1e4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 1ec:	180e4101 	stmdane	lr, {r0, r8, lr}
 1f0:	00070d41 	andeq	r0, r7, r1, asr #26
 1f4:	00000018 	andeq	r0, r0, r8, lsl r0
 1f8:	00000130 	andeq	r0, r0, r0, lsr r1
 1fc:	00001058 	andeq	r1, r0, r8, asr r0
 200:	00000022 	andeq	r0, r0, r2, lsr #32
 204:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 208:	41018e02 	tstmi	r1, r2, lsl #28
 20c:	0000070d 	andeq	r0, r0, sp, lsl #14
 210:	00000018 	andeq	r0, r0, r8, lsl r0
 214:	00000130 	andeq	r0, r0, r0, lsr r1
 218:	0000107c 	andeq	r1, r0, ip, ror r0
 21c:	00000022 	andeq	r0, r0, r2, lsr #32
 220:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 224:	41018e02 	tstmi	r1, r2, lsl #28
 228:	0000070d 	andeq	r0, r0, sp, lsl #14
 22c:	00000018 	andeq	r0, r0, r8, lsl r0
 230:	00000130 	andeq	r0, r0, r0, lsr r1
 234:	000010a0 	andeq	r1, r0, r0, lsr #1
 238:	00000022 	andeq	r0, r0, r2, lsr #32
 23c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 240:	41018e02 	tstmi	r1, r2, lsl #28
 244:	0000070d 	andeq	r0, r0, sp, lsl #14
 248:	00000018 	andeq	r0, r0, r8, lsl r0
 24c:	00000130 	andeq	r0, r0, r0, lsr r1
 250:	000010c4 	andeq	r1, r0, r4, asr #1
 254:	00000022 	andeq	r0, r0, r2, lsr #32
 258:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 25c:	41018e02 	tstmi	r1, r2, lsl #28
 260:	0000070d 	andeq	r0, r0, sp, lsl #14
 264:	00000018 	andeq	r0, r0, r8, lsl r0
 268:	00000130 	andeq	r0, r0, r0, lsr r1
 26c:	000010e8 	andeq	r1, r0, r8, ror #1
 270:	00000022 	andeq	r0, r0, r2, lsr #32
 274:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 278:	41018e02 	tstmi	r1, r2, lsl #28
 27c:	0000070d 	andeq	r0, r0, sp, lsl #14
 280:	0000000c 	andeq	r0, r0, ip
 284:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 288:	7c020001 	stcvc	0, cr0, [r2], {1}
 28c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 290:	0000001c 	andeq	r0, r0, ip, lsl r0
 294:	00000280 	andeq	r0, r0, r0, lsl #5
 298:	0000110c 	andeq	r1, r0, ip, lsl #2
 29c:	00000286 	andeq	r0, r0, r6, lsl #5
 2a0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2a4:	41018e02 	tstmi	r1, r2, lsl #28
 2a8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 2ac:	00000007 	andeq	r0, r0, r7
 2b0:	00000018 	andeq	r0, r0, r8, lsl r0
 2b4:	00000280 	andeq	r0, r0, r0, lsl #5
 2b8:	00001394 	muleq	r0, r4, r3
 2bc:	0000009e 	muleq	r0, lr, r0
 2c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2c4:	200e4101 	andcs	r4, lr, r1, lsl #2
 2c8:	00070d41 	andeq	r0, r7, r1, asr #26
