# RiscV
## Features
## Base FPGA project
## How to generate the CPU VHDL
## How to debug
## Todo


# pinsec
## Hardware
### Introduction
### RISCV
### AXI4
### APB3
### Generate the RTL
## SoC toplevel(Pinesc)
### introduction
### Defining all IO
### Clock and resets
### Main components
### Peripherals
### Bus interconnects
### Misc
## Instroduction
### Introduction
### Board support
## Software
### RISCV tool-chain
### OpenOCD/GDB/Eclipse configuration