DECL|CY_BLE_ACT_TIMEOUT|macro|CY_BLE_ACT_TIMEOUT
DECL|CY_BLE_BLESS_ECO_FREQ_16MHZ|enumerator|CY_BLE_BLESS_ECO_FREQ_16MHZ,
DECL|CY_BLE_BLESS_ECO_FREQ_32MHZ|enumerator|CY_BLE_BLESS_ECO_FREQ_32MHZ
DECL|CY_BLE_BLESS_XTAL_CLK_DIV_1|enumerator|CY_BLE_BLESS_XTAL_CLK_DIV_1 = 0u,
DECL|CY_BLE_BLESS_XTAL_CLK_DIV_2|enumerator|CY_BLE_BLESS_XTAL_CLK_DIV_2 = 1u,
DECL|CY_BLE_BLESS_XTAL_CLK_DIV_4|enumerator|CY_BLE_BLESS_XTAL_CLK_DIV_4 = 2u,
DECL|CY_BLE_BLESS_XTAL_CLK_DIV_8|enumerator|CY_BLE_BLESS_XTAL_CLK_DIV_8 = 3u
DECL|CY_BLE_CLK_DRV_VERSION_MAJOR|macro|CY_BLE_CLK_DRV_VERSION_MAJOR
DECL|CY_BLE_CLK_DRV_VERSION_MINOR|macro|CY_BLE_CLK_DRV_VERSION_MINOR
DECL|CY_BLE_CLK_H|macro|CY_BLE_CLK_H
DECL|CY_BLE_CLK_ID|macro|CY_BLE_CLK_ID
DECL|CY_BLE_DEFAULT_ACT_STARTUP_DELAY|macro|CY_BLE_DEFAULT_ACT_STARTUP_DELAY
DECL|CY_BLE_DEFAULT_ACT_TO_SWITCH_DELAY|macro|CY_BLE_DEFAULT_ACT_TO_SWITCH_DELAY
DECL|CY_BLE_DEFAULT_CAP_TRIM_VALUE|macro|CY_BLE_DEFAULT_CAP_TRIM_VALUE
DECL|CY_BLE_DEFAULT_DIG_LDO_DISABLE_DELAY|macro|CY_BLE_DEFAULT_DIG_LDO_DISABLE_DELAY
DECL|CY_BLE_DEFAULT_DIG_LDO_STARTUP_DELAY|macro|CY_BLE_DEFAULT_DIG_LDO_STARTUP_DELAY
DECL|CY_BLE_DEFAULT_ECO_CLK_FREQ_16MHZ|macro|CY_BLE_DEFAULT_ECO_CLK_FREQ_16MHZ
DECL|CY_BLE_DEFAULT_ECO_CLK_FREQ_32MHZ|macro|CY_BLE_DEFAULT_ECO_CLK_FREQ_32MHZ
DECL|CY_BLE_DEFAULT_ECO_DIV|macro|CY_BLE_DEFAULT_ECO_DIV
DECL|CY_BLE_DEFAULT_ECO_FREQ|macro|CY_BLE_DEFAULT_ECO_FREQ
DECL|CY_BLE_DEFAULT_HVLDO_DISABLE_DELAY|macro|CY_BLE_DEFAULT_HVLDO_DISABLE_DELAY
DECL|CY_BLE_DEFAULT_HVLDO_STARTUP_DELAY|macro|CY_BLE_DEFAULT_HVLDO_STARTUP_DELAY
DECL|CY_BLE_DEFAULT_ISOLATE_DEASSERT_DELAY|macro|CY_BLE_DEFAULT_ISOLATE_DEASSERT_DELAY
DECL|CY_BLE_DEFAULT_OSC_STARTUP_DELAY_LF|macro|CY_BLE_DEFAULT_OSC_STARTUP_DELAY_LF
DECL|CY_BLE_DEFAULT_RCB_CTRL_DIV|macro|CY_BLE_DEFAULT_RCB_CTRL_DIV
DECL|CY_BLE_DEFAULT_RCB_CTRL_FREQ|macro|CY_BLE_DEFAULT_RCB_CTRL_FREQ
DECL|CY_BLE_DEFAULT_RCB_CTRL_LAG|macro|CY_BLE_DEFAULT_RCB_CTRL_LAG
DECL|CY_BLE_DEFAULT_RCB_CTRL_LEAD|macro|CY_BLE_DEFAULT_RCB_CTRL_LEAD
DECL|CY_BLE_DEFAULT_VDDR_STABLE_DELAY|macro|CY_BLE_DEFAULT_VDDR_STABLE_DELAY
DECL|CY_BLE_DEFAULT_XTAL_DISABLE_DELAY|macro|CY_BLE_DEFAULT_XTAL_DISABLE_DELAY
DECL|CY_BLE_DELAY_TIME|macro|CY_BLE_DELAY_TIME
DECL|CY_BLE_ECO_ALREADY_STARTED|enumerator|CY_BLE_ECO_ALREADY_STARTED = CY_PDL_STATUS_ERROR | CY_BLE_CLK_ID | 0x0003ul,
DECL|CY_BLE_ECO_BAD_PARAM|enumerator|CY_BLE_ECO_BAD_PARAM = CY_PDL_STATUS_ERROR | CY_BLE_CLK_ID | 0x0001ul,
DECL|CY_BLE_ECO_HARDWARE_ERROR|enumerator|CY_BLE_ECO_HARDWARE_ERROR = CY_PDL_STATUS_ERROR | CY_BLE_CLK_ID | 0x0004ul,
DECL|CY_BLE_ECO_RCB_CONTROL_LL|enumerator|CY_BLE_ECO_RCB_CONTROL_LL = CY_PDL_STATUS_ERROR | CY_BLE_CLK_ID | 0x0002ul,
DECL|CY_BLE_ECO_SET_TRIM_DELAY_COEF|macro|CY_BLE_ECO_SET_TRIM_DELAY_COEF
DECL|CY_BLE_ECO_SUCCESS|enumerator|CY_BLE_ECO_SUCCESS = 0x00ul,
DECL|CY_BLE_ECO_VOLTAGE_REG_AUTO|enumerator|CY_BLE_ECO_VOLTAGE_REG_AUTO,
DECL|CY_BLE_ECO_VOLTAGE_REG_BLESSLDO|enumerator|CY_BLE_ECO_VOLTAGE_REG_BLESSLDO
DECL|CY_BLE_MXD_RADIO_CLK_BUF_AMP_16M_LARGE|enumerator|CY_BLE_MXD_RADIO_CLK_BUF_AMP_16M_LARGE = 1u,
DECL|CY_BLE_MXD_RADIO_CLK_BUF_AMP_16M_SMALL|enumerator|CY_BLE_MXD_RADIO_CLK_BUF_AMP_16M_SMALL = 0u,
DECL|CY_BLE_MXD_RADIO_CLK_BUF_AMP_32M_LARGE|enumerator|CY_BLE_MXD_RADIO_CLK_BUF_AMP_32M_LARGE = 3u
DECL|CY_BLE_MXD_RADIO_CLK_BUF_AMP_32M_SMALL|enumerator|CY_BLE_MXD_RADIO_CLK_BUF_AMP_32M_SMALL = 2u,
DECL|CY_BLE_MXD_RADIO_CLK_BUF_EN_VAL|macro|CY_BLE_MXD_RADIO_CLK_BUF_EN_VAL
DECL|CY_BLE_MXD_RADIO_CLK_DIV_16|enumerator|CY_BLE_MXD_RADIO_CLK_DIV_16 = 8u
DECL|CY_BLE_MXD_RADIO_CLK_DIV_1|enumerator|CY_BLE_MXD_RADIO_CLK_DIV_1 = 0u,
DECL|CY_BLE_MXD_RADIO_CLK_DIV_2|enumerator|CY_BLE_MXD_RADIO_CLK_DIV_2 = 1u,
DECL|CY_BLE_MXD_RADIO_CLK_DIV_4|enumerator|CY_BLE_MXD_RADIO_CLK_DIV_4 = 2u,
DECL|CY_BLE_MXD_RADIO_CLK_DIV_8|enumerator|CY_BLE_MXD_RADIO_CLK_DIV_8 = 4u,
DECL|CY_BLE_MXD_RADIO_DIG_CLK_OUT_EN_VAL|macro|CY_BLE_MXD_RADIO_DIG_CLK_OUT_EN_VAL
DECL|CY_BLE_PMU_MODE_TRANSITION_REG_CLK_ANA_DIG_EN_BIT|macro|CY_BLE_PMU_MODE_TRANSITION_REG_CLK_ANA_DIG_EN_BIT
DECL|CY_BLE_PMU_MODE_TRANSITION_REG_RST_ACT_N_BIT|macro|CY_BLE_PMU_MODE_TRANSITION_REG_RST_ACT_N_BIT
DECL|CY_BLE_PMU_MODE_TRANSITION_REG|macro|CY_BLE_PMU_MODE_TRANSITION_REG
DECL|CY_BLE_PMU_PMU_CTRL_REG_CLK_CMOS_SEL_BIT|macro|CY_BLE_PMU_PMU_CTRL_REG_CLK_CMOS_SEL_BIT
DECL|CY_BLE_PMU_PMU_CTRL_REG|macro|CY_BLE_PMU_PMU_CTRL_REG
DECL|CY_BLE_PORT2_CFG_VAL|macro|CY_BLE_PORT2_CFG_VAL
DECL|CY_BLE_PORT2_HSIOM_SEL0|macro|CY_BLE_PORT2_HSIOM_SEL0
DECL|CY_BLE_PORT2_HSIOM_SEL1|macro|CY_BLE_PORT2_HSIOM_SEL1
DECL|CY_BLE_PORT3_CFG_VAL|macro|CY_BLE_PORT3_CFG_VAL
DECL|CY_BLE_PORT3_HSIOM_SEL0|macro|CY_BLE_PORT3_HSIOM_SEL0
DECL|CY_BLE_PORT3_HSIOM_SEL1|macro|CY_BLE_PORT3_HSIOM_SEL1
DECL|CY_BLE_PORT4_CFG_VAL|macro|CY_BLE_PORT4_CFG_VAL
DECL|CY_BLE_PORT4_HSIOM_SEL0|macro|CY_BLE_PORT4_HSIOM_SEL0
DECL|CY_BLE_PORT4_HSIOM_SEL1|macro|CY_BLE_PORT4_HSIOM_SEL1
DECL|CY_BLE_PORT_CFG_OUT_VAL|macro|CY_BLE_PORT_CFG_OUT_VAL
DECL|CY_BLE_RCB_RETRIES|macro|CY_BLE_RCB_RETRIES
DECL|CY_BLE_RCB_TIMEOUT|macro|CY_BLE_RCB_TIMEOUT
DECL|CY_BLE_RF_DCXO_BUF_CFG_REG_BUF_AMP_SEL_MASK|macro|CY_BLE_RF_DCXO_BUF_CFG_REG_BUF_AMP_SEL_MASK
DECL|CY_BLE_RF_DCXO_BUF_CFG_REG_BUF_AMP_SEL_SHIFT|macro|CY_BLE_RF_DCXO_BUF_CFG_REG_BUF_AMP_SEL_SHIFT
DECL|CY_BLE_RF_DCXO_BUF_CFG_REG_CLK_DIV_MASK|macro|CY_BLE_RF_DCXO_BUF_CFG_REG_CLK_DIV_MASK
DECL|CY_BLE_RF_DCXO_BUF_CFG_REG_CLK_DIV_SHIFT|macro|CY_BLE_RF_DCXO_BUF_CFG_REG_CLK_DIV_SHIFT
DECL|CY_BLE_RF_DCXO_BUF_CFG_REG_XTAL_32M_SEL_BIT|macro|CY_BLE_RF_DCXO_BUF_CFG_REG_XTAL_32M_SEL_BIT
DECL|CY_BLE_RF_DCXO_BUF_CFG_REG|macro|CY_BLE_RF_DCXO_BUF_CFG_REG
DECL|CY_BLE_RF_DCXO_CFG2_REG_VALUE|macro|CY_BLE_RF_DCXO_CFG2_REG_VALUE
DECL|CY_BLE_RF_DCXO_CFG2_REG|macro|CY_BLE_RF_DCXO_CFG2_REG
DECL|CY_BLE_RF_DCXO_CFG_REG_DCXO_CAP_MASK|macro|CY_BLE_RF_DCXO_CFG_REG_DCXO_CAP_MASK
DECL|CY_BLE_RF_DCXO_CFG_REG_DCXO_CAP_SHIFT|macro|CY_BLE_RF_DCXO_CFG_REG_DCXO_CAP_SHIFT
DECL|CY_BLE_RF_DCXO_CFG_REG_VALUE|macro|CY_BLE_RF_DCXO_CFG_REG_VALUE
DECL|CY_BLE_RF_DCXO_CFG_REG|macro|CY_BLE_RF_DCXO_CFG_REG
DECL|CY_BLE_RF_LDO_CFG_REG_LDO10_CFG_MASK|macro|CY_BLE_RF_LDO_CFG_REG_LDO10_CFG_MASK
DECL|CY_BLE_RF_LDO_CFG_REG_LDO10_CFG_SHIFT|macro|CY_BLE_RF_LDO_CFG_REG_LDO10_CFG_SHIFT
DECL|CY_BLE_RF_LDO_CFG_REG_LDO_ACT_CFG_MASK|macro|CY_BLE_RF_LDO_CFG_REG_LDO_ACT_CFG_MASK
DECL|CY_BLE_RF_LDO_CFG_REG_LDO_ACT_CFG_SHIFT|macro|CY_BLE_RF_LDO_CFG_REG_LDO_ACT_CFG_SHIFT
DECL|CY_BLE_RF_LDO_CFG_REG_LDO_IF_CFG_MASK|macro|CY_BLE_RF_LDO_CFG_REG_LDO_IF_CFG_MASK
DECL|CY_BLE_RF_LDO_CFG_REG_LDO_IF_CFG_SHIFT|macro|CY_BLE_RF_LDO_CFG_REG_LDO_IF_CFG_SHIFT
DECL|CY_BLE_RF_LDO_CFG_REG|macro|CY_BLE_RF_LDO_CFG_REG
DECL|CY_BLE_RF_LDO_EN_REG_LDO_RF_CFG_MASK|macro|CY_BLE_RF_LDO_EN_REG_LDO_RF_CFG_MASK
DECL|CY_BLE_RF_LDO_EN_REG_LDO_RF_CFG_SHIFT|macro|CY_BLE_RF_LDO_EN_REG_LDO_RF_CFG_SHIFT
DECL|CY_BLE_RF_LDO_EN_REG|macro|CY_BLE_RF_LDO_EN_REG
DECL|CY_BLE_SYS_ECO_CLK_DIV_1|enumerator|CY_BLE_SYS_ECO_CLK_DIV_1 = 0x00u,
DECL|CY_BLE_SYS_ECO_CLK_DIV_2|enumerator|CY_BLE_SYS_ECO_CLK_DIV_2,
DECL|CY_BLE_SYS_ECO_CLK_DIV_4|enumerator|CY_BLE_SYS_ECO_CLK_DIV_4,
DECL|CY_BLE_SYS_ECO_CLK_DIV_8|enumerator|CY_BLE_SYS_ECO_CLK_DIV_8,
DECL|CY_BLE_SYS_ECO_CLK_DIV_INVALID|enumerator|CY_BLE_SYS_ECO_CLK_DIV_INVALID
DECL|CY_BLE_VIO_TIMEOUT|macro|CY_BLE_VIO_TIMEOUT
DECL|cy_en_ble_bless_eco_freq_t|macro|cy_en_ble_bless_eco_freq_t
DECL|cy_en_ble_bless_sys_eco_clk_div_t|macro|cy_en_ble_bless_sys_eco_clk_div_t
DECL|cy_en_ble_bless_xtal_clk_div_config_llclk_div_t|typedef|}cy_en_ble_bless_xtal_clk_div_config_llclk_div_t;
DECL|cy_en_ble_eco_freq_t|typedef|} cy_en_ble_eco_freq_t;
DECL|cy_en_ble_eco_status_t|typedef|} cy_en_ble_eco_status_t;
DECL|cy_en_ble_eco_sys_clk_div_t|typedef|} cy_en_ble_eco_sys_clk_div_t;
DECL|cy_en_ble_eco_voltage_reg_t|typedef|} cy_en_ble_eco_voltage_reg_t;
DECL|cy_en_ble_mxd_radio_clk_buf_amp_t|typedef|} cy_en_ble_mxd_radio_clk_buf_amp_t;
DECL|cy_en_ble_mxd_radio_clk_div_t|typedef|} cy_en_ble_mxd_radio_clk_div_t;
DECL|cy_stc_ble_bless_eco_cfg_params_t|macro|cy_stc_ble_bless_eco_cfg_params_t
DECL|cy_stc_ble_eco_config_t|typedef|} cy_stc_ble_eco_config_t;
DECL|ecoFreq|member|cy_en_ble_bless_eco_freq_t ecoFreq;
DECL|ecoSysDiv|member|cy_en_ble_bless_sys_eco_clk_div_t ecoSysDiv;
DECL|ecoXtalStartUpTime|member|uint8_t ecoXtalStartUpTime;
DECL|loadCap|member|uint8_t loadCap;
