Analysis & Synthesis report for Projeto_Final
Thu Oct 26 20:57:35 2017
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Main|Controle:stage|state
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "Controle:stage"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 26 20:57:35 2017       ;
; Quartus Prime Version              ; 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Revision Name                      ; Projeto_Final                               ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 136                                         ;
;     Total combinational functions  ; 101                                         ;
;     Dedicated logic registers      ; 70                                          ;
; Total registers                    ; 70                                          ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40F29I8L      ;                    ;
; Top-level entity name                                                      ; Main               ; Projeto_Final      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                          ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+
; ula.vhd                          ; yes             ; User VHDL File  ; D:/intelFPGA_lite/Projeto_Arquitetura/ula.vhd                  ;         ;
; Main.vhd                         ; yes             ; User VHDL File  ; D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd                 ;         ;
; Controle.vhd                     ; yes             ; User VHDL File  ; D:/intelFPGA_lite/Projeto_Arquitetura/Controle.vhd             ;         ;
; CondReg.vhd                      ; yes             ; User VHDL File  ; D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd              ;         ;
; BancodeRegistradores.vhd         ; yes             ; User VHDL File  ; D:/intelFPGA_lite/Projeto_Arquitetura/BancodeRegistradores.vhd ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 136         ;
;                                             ;             ;
; Total combinational functions               ; 101         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 44          ;
;     -- 3 input functions                    ; 44          ;
;     -- <=2 input functions                  ; 13          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 93          ;
;     -- arithmetic mode                      ; 8           ;
;                                             ;             ;
; Total registers                             ; 70          ;
;     -- Dedicated logic registers            ; 70          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 30          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 70          ;
; Total fan-out                               ; 606         ;
; Average fan-out                             ; 2.62        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                   ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+----------------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name               ; Entity Name          ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+----------------------+--------------+
; |Main                            ; 101 (0)             ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 30   ; 0            ; |Main                             ; Main                 ; work         ;
;    |BancodeRegistradores:stage0| ; 36 (36)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|BancodeRegistradores:stage0 ; BancodeRegistradores ; work         ;
;    |CondReg:stage2|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|CondReg:stage2              ; CondReg              ; work         ;
;    |CondReg:stage5|              ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|CondReg:stage5              ; CondReg              ; work         ;
;    |Controle:stage|              ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Controle:stage              ; Controle             ; work         ;
;    |ula:stage3|                  ; 29 (29)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ula:stage3                  ; ula                  ; work         ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Main|Controle:stage|state                                              ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4 ; 1            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; CondReg:stage5|ResOut[0]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage5|ResOut[1]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage5|ResOut[2]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage5|ResOut[3]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage5|ResOut[4]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage5|ResOut[5]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage5|ResOut[6]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage5|ResOut[7]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage2|ResOut[0]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage2|ResOut[1]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage2|ResOut[2]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage2|ResOut[3]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage2|ResOut[4]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage2|ResOut[5]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage2|ResOut[6]                            ; CondReg:stage5|process_0 ; yes                    ;
; CondReg:stage2|ResOut[7]                            ; CondReg:stage5|process_0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 70    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Main|BancodeRegistradores:stage0|Rout[0]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Main|BancodeRegistradores:stage0|Rout1[2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Main|ula:stage3|Ri[7]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Main|ula:stage3|Rj[2]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controle:stage"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; regread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 70                          ;
;     ENA               ; 56                          ;
;     ENA SCLR SLD      ; 8                           ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 101                         ;
;     arith             ; 8                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 7                           ;
;     normal            ; 93                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 44                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 26 20:57:24 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final -c Projeto_Final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-Behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/ula.vhd Line: 15
    Info (12023): Found entity 1: ula File: D:/intelFPGA_lite/Projeto_Arquitetura/ula.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: Main-behaviorMain File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 11
    Info (12023): Found entity 1: Main File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: Controle-behaviorControle File: D:/intelFPGA_lite/Projeto_Arquitetura/Controle.vhd Line: 10
    Info (12023): Found entity 1: Controle File: D:/intelFPGA_lite/Projeto_Arquitetura/Controle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file condreg.vhd
    Info (12022): Found design unit 1: CondReg-behaviorCondReg File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 13
    Info (12023): Found entity 1: CondReg File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd
    Info (12022): Found design unit 1: BancodeRegistradores-behaviorBanco File: D:/intelFPGA_lite/Projeto_Arquitetura/BancodeRegistradores.vhd Line: 12
    Info (12023): Found entity 1: BancodeRegistradores File: D:/intelFPGA_lite/Projeto_Arquitetura/BancodeRegistradores.vhd Line: 5
Info (12127): Elaborating entity "Main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(17): object "ResU1" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 17
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(17): object "ResU2" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 17
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(17): object "ResU3" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 17
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(17): object "ResU4" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 17
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(18): object "ResU5" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 18
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(18): object "ResU6" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 18
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(18): object "ResU7" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 18
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(18): object "ResU8" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 18
Warning (10036): Verilog HDL or VHDL warning at Main.vhd(20): object "regReadM" assigned a value but never read File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 20
Info (12128): Elaborating entity "Controle" for hierarchy "Controle:stage" File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 59
Info (12128): Elaborating entity "BancodeRegistradores" for hierarchy "BancodeRegistradores:stage0" File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 67
Info (12128): Elaborating entity "CondReg" for hierarchy "CondReg:stage2" File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 81
Warning (10492): VHDL Process Statement warning at CondReg.vhd(19): signal "ImediatoCond" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 19
Warning (10492): VHDL Process Statement warning at CondReg.vhd(20): signal "XchgCond" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 20
Warning (10492): VHDL Process Statement warning at CondReg.vhd(21): signal "ImediatoCond" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 21
Warning (10492): VHDL Process Statement warning at CondReg.vhd(23): signal "RjCond" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 23
Warning (10631): VHDL Process Statement warning at CondReg.vhd(15): inferring latch(es) for signal or variable "ResOut", which holds its previous value in one or more paths through the process File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (10041): Inferred latch for "ResOut[0]" at CondReg.vhd(15) File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (10041): Inferred latch for "ResOut[1]" at CondReg.vhd(15) File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (10041): Inferred latch for "ResOut[2]" at CondReg.vhd(15) File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (10041): Inferred latch for "ResOut[3]" at CondReg.vhd(15) File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (10041): Inferred latch for "ResOut[4]" at CondReg.vhd(15) File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (10041): Inferred latch for "ResOut[5]" at CondReg.vhd(15) File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (10041): Inferred latch for "ResOut[6]" at CondReg.vhd(15) File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (10041): Inferred latch for "ResOut[7]" at CondReg.vhd(15) File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
Info (12128): Elaborating entity "ula" for hierarchy "ula:stage3" File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 90
Warning (13012): Latch CondReg:stage5|ResOut[0] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage5|ResOut[1] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage5|ResOut[2] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage5|ResOut[3] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage5|ResOut[4] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage5|ResOut[5] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage5|ResOut[6] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage5|ResOut[7] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage2|ResOut[0] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage2|ResOut[1] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage2|ResOut[2] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage2|ResOut[3] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage2|ResOut[4] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage2|ResOut[5] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage2|ResOut[6] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Warning (13012): Latch CondReg:stage2|ResOut[7] has unsafe behavior File: D:/intelFPGA_lite/Projeto_Arquitetura/CondReg.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction[10] File: D:/intelFPGA_lite/Projeto_Arquitetura/Main.vhd Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 166 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 136 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 683 megabytes
    Info: Processing ended: Thu Oct 26 20:57:35 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


