# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2_at_home.srcs/sources_1/new/FullAdder.v" \
"../../../../Lab2_at_home.srcs/sources_1/new/SevSegConverter.v" \
"../../../../Lab2_at_home.srcs/sources_1/new/bitAdder.v" \
"../../../../Lab2_at_home.srcs/sources_1/new/mainAdder.v" \
"../../../../Lab2_at_home.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
