Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at LFSR.sv(5): object "LFSR_powerup_type" differs only in case from object "LFSR_Powerup_type" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/LFSR.sv Line: 5
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at finalproj.sv(190): object "e1x" differs only in case from object "e1X" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv Line: 190
Info (10281): Verilog HDL Declaration information at finalproj.sv(190): object "e1y" differs only in case from object "e1Y" in the same scope File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv Line: 190
Warning (10268): Verilog HDL information at enemyflyer.sv(34): always construct contains both blocking and non-blocking assignments File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyflyer.sv Line: 34
Warning (10268): Verilog HDL information at cannon.sv(18): always construct contains both blocking and non-blocking assignments File: C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv Line: 18
