// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mul_32sdEe.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 69
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > b_3_Addr_A;
    sc_out< sc_logic > b_3_EN_A;
    sc_out< sc_lv<4> > b_3_WEN_A;
    sc_out< sc_lv<32> > b_3_Din_A;
    sc_in< sc_lv<32> > b_3_Dout_A;
    sc_out< sc_logic > b_3_Clk_A;
    sc_out< sc_logic > b_3_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U1;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U2;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U3;
    matmul_hw_mul_32sdEe<1,6,32,32,32>* matmul_hw_mul_32sdEe_U4;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten_reg_676;
    sc_signal< sc_lv<6> > i_reg_687;
    sc_signal< sc_lv<6> > j_reg_698;
    sc_signal< sc_lv<32> > grp_fu_710_p2;
    sc_signal< sc_lv<32> > reg_870;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1355;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1355;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<32> > grp_fu_712_p2;
    sc_signal< sc_lv<32> > reg_874;
    sc_signal< sc_lv<32> > grp_fu_709_p2;
    sc_signal< sc_lv<32> > reg_878;
    sc_signal< sc_lv<32> > grp_fu_711_p2;
    sc_signal< sc_lv<32> > reg_882;
    sc_signal< sc_lv<32> > reg_886;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<32> > reg_890;
    sc_signal< sc_lv<32> > reg_894;
    sc_signal< sc_lv<32> > reg_898;
    sc_signal< sc_lv<32> > reg_902;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<32> > reg_906;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_946_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_952_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_reg_1359;
    sc_signal< sc_lv<6> > j_mid2_fu_970_p3;
    sc_signal< sc_lv<6> > j_mid2_reg_1364;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_1364;
    sc_signal< sc_lv<6> > tmp_mid2_v_fu_978_p3;
    sc_signal< sc_lv<6> > tmp_mid2_v_reg_1376;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_1376;
    sc_signal< sc_lv<9> > tmp_fu_986_p3;
    sc_signal< sc_lv<9> > tmp_reg_1382;
    sc_signal< sc_lv<32> > a_0_load_reg_1473;
    sc_signal< sc_lv<32> > b_0_load_reg_1478;
    sc_signal< sc_lv<32> > a_1_load_reg_1483;
    sc_signal< sc_lv<32> > b_1_load_reg_1488;
    sc_signal< sc_lv<32> > a_2_load_reg_1493;
    sc_signal< sc_lv<32> > b_2_load_reg_1498;
    sc_signal< sc_lv<32> > a_3_load_reg_1503;
    sc_signal< sc_lv<32> > b_3_load_reg_1508;
    sc_signal< sc_lv<32> > a_0_load_1_reg_1553;
    sc_signal< sc_lv<32> > b_0_load_1_reg_1558;
    sc_signal< sc_lv<32> > a_1_load_1_reg_1563;
    sc_signal< sc_lv<32> > b_1_load_1_reg_1568;
    sc_signal< sc_lv<32> > a_2_load_1_reg_1573;
    sc_signal< sc_lv<32> > b_2_load_1_reg_1578;
    sc_signal< sc_lv<32> > a_3_load_1_reg_1583;
    sc_signal< sc_lv<32> > b_3_load_1_reg_1588;
    sc_signal< sc_lv<8> > tmp_2_cast3_fu_1089_p1;
    sc_signal< sc_lv<8> > tmp_2_cast3_reg_1613;
    sc_signal< sc_lv<32> > a_0_load_2_reg_1638;
    sc_signal< sc_lv<32> > b_0_load_2_reg_1643;
    sc_signal< sc_lv<32> > a_1_load_2_reg_1648;
    sc_signal< sc_lv<32> > b_1_load_2_reg_1653;
    sc_signal< sc_lv<32> > a_2_load_2_reg_1658;
    sc_signal< sc_lv<32> > b_2_load_2_reg_1663;
    sc_signal< sc_lv<32> > a_3_load_2_reg_1668;
    sc_signal< sc_lv<32> > b_3_load_2_reg_1673;
    sc_signal< sc_lv<32> > a_0_load_3_reg_1718;
    sc_signal< sc_lv<32> > b_0_load_3_reg_1723;
    sc_signal< sc_lv<32> > a_1_load_3_reg_1728;
    sc_signal< sc_lv<32> > b_1_load_3_reg_1733;
    sc_signal< sc_lv<32> > a_2_load_3_reg_1738;
    sc_signal< sc_lv<32> > b_2_load_3_reg_1743;
    sc_signal< sc_lv<32> > a_3_load_3_reg_1748;
    sc_signal< sc_lv<32> > b_3_load_3_reg_1753;
    sc_signal< sc_lv<32> > a_0_load_4_reg_1798;
    sc_signal< sc_lv<32> > b_0_load_4_reg_1803;
    sc_signal< sc_lv<32> > a_1_load_4_reg_1808;
    sc_signal< sc_lv<32> > b_1_load_4_reg_1813;
    sc_signal< sc_lv<32> > a_2_load_4_reg_1818;
    sc_signal< sc_lv<32> > b_2_load_4_reg_1823;
    sc_signal< sc_lv<32> > a_3_load_4_reg_1828;
    sc_signal< sc_lv<32> > b_3_load_4_reg_1833;
    sc_signal< sc_lv<32> > a_0_load_5_reg_1878;
    sc_signal< sc_lv<32> > b_0_load_5_reg_1883;
    sc_signal< sc_lv<32> > a_1_load_5_reg_1888;
    sc_signal< sc_lv<32> > b_1_load_5_reg_1893;
    sc_signal< sc_lv<32> > a_2_load_5_reg_1898;
    sc_signal< sc_lv<32> > b_2_load_5_reg_1903;
    sc_signal< sc_lv<32> > a_3_load_5_reg_1908;
    sc_signal< sc_lv<32> > b_3_load_5_reg_1913;
    sc_signal< sc_lv<32> > a_0_load_6_reg_1958;
    sc_signal< sc_lv<32> > b_0_load_6_reg_1963;
    sc_signal< sc_lv<32> > a_1_load_6_reg_1968;
    sc_signal< sc_lv<32> > b_1_load_6_reg_1973;
    sc_signal< sc_lv<32> > a_2_load_6_reg_1978;
    sc_signal< sc_lv<32> > b_2_load_6_reg_1983;
    sc_signal< sc_lv<32> > a_3_load_6_reg_1988;
    sc_signal< sc_lv<32> > b_3_load_6_reg_1993;
    sc_signal< sc_lv<6> > j_1_fu_1226_p2;
    sc_signal< sc_lv<6> > j_1_reg_1998;
    sc_signal< sc_lv<32> > a_0_load_7_reg_2003;
    sc_signal< sc_lv<32> > b_0_load_7_reg_2008;
    sc_signal< sc_lv<32> > a_1_load_7_reg_2013;
    sc_signal< sc_lv<32> > b_1_load_7_reg_2018;
    sc_signal< sc_lv<32> > a_2_load_7_reg_2023;
    sc_signal< sc_lv<32> > b_2_load_7_reg_2028;
    sc_signal< sc_lv<32> > a_3_load_7_reg_2033;
    sc_signal< sc_lv<32> > b_3_load_7_reg_2038;
    sc_signal< sc_lv<32> > grp_fu_910_p2;
    sc_signal< sc_lv<32> > tmp4_reg_2043;
    sc_signal< sc_lv<32> > grp_fu_916_p2;
    sc_signal< sc_lv<32> > tmp11_reg_2048;
    sc_signal< sc_lv<32> > grp_fu_922_p2;
    sc_signal< sc_lv<32> > tmp26_reg_2053;
    sc_signal< sc_lv<32> > tmp5_reg_2058;
    sc_signal< sc_lv<32> > tmp12_reg_2063;
    sc_signal< sc_lv<32> > grp_fu_940_p2;
    sc_signal< sc_lv<32> > tmp18_reg_2068;
    sc_signal< sc_lv<32> > tmp27_reg_2073;
    sc_signal< sc_lv<32> > tmp_6_6_reg_2078;
    sc_signal< sc_lv<32> > tmp_6_13_reg_2083;
    sc_signal< sc_lv<32> > tmp_6_29_reg_2088;
    sc_signal< sc_lv<32> > tmp_6_7_reg_2093;
    sc_signal< sc_lv<32> > tmp_6_14_reg_2098;
    sc_signal< sc_lv<32> > tmp_6_30_reg_2103;
    sc_signal< sc_lv<32> > tmp2_fu_1251_p2;
    sc_signal< sc_lv<32> > tmp2_reg_2108;
    sc_signal< sc_lv<32> > tmp9_fu_1277_p2;
    sc_signal< sc_lv<32> > tmp9_reg_2113;
    sc_signal< sc_lv<32> > tmp16_fu_1314_p2;
    sc_signal< sc_lv<32> > tmp16_reg_2118;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<11> > indvar_flatten_phi_fu_680_p4;
    sc_signal< sc_lv<6> > i_phi_fu_691_p4;
    sc_signal< sc_lv<6> > j_phi_fu_702_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_994_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_1002_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_1015_p3;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_1036_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_1049_p3;
    sc_signal< sc_lv<64> > tmp_20_fu_1061_p3;
    sc_signal< sc_lv<64> > tmp_s_fu_1077_p3;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_1098_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_1111_p3;
    sc_signal< sc_lv<64> > tmp_22_fu_1123_p3;
    sc_signal< sc_lv<64> > tmp_13_fu_1139_p3;
    sc_signal< sc_lv<64> > tmp_25_cast_fu_1156_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_1169_p3;
    sc_signal< sc_lv<64> > tmp_24_fu_1181_p3;
    sc_signal< sc_lv<64> > tmp_17_fu_1197_p3;
    sc_signal< sc_lv<64> > tmp_27_cast_fu_1218_p1;
    sc_signal< sc_lv<64> > tmp_28_cast_fu_1340_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > b_3_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_709_p0;
    sc_signal< sc_lv<32> > grp_fu_709_p1;
    sc_signal< sc_lv<32> > grp_fu_710_p0;
    sc_signal< sc_lv<32> > grp_fu_710_p1;
    sc_signal< sc_lv<32> > grp_fu_711_p0;
    sc_signal< sc_lv<32> > grp_fu_711_p1;
    sc_signal< sc_lv<32> > grp_fu_712_p0;
    sc_signal< sc_lv<32> > grp_fu_712_p1;
    sc_signal< sc_lv<32> > grp_fu_934_p2;
    sc_signal< sc_lv<32> > grp_fu_928_p2;
    sc_signal< sc_lv<1> > exitcond_fu_964_p2;
    sc_signal< sc_lv<6> > i_1_fu_958_p2;
    sc_signal< sc_lv<9> > tmp_4_fu_1010_p2;
    sc_signal< sc_lv<7> > tmp_2_cast_fu_1027_p1;
    sc_signal< sc_lv<7> > tmp_19_fu_1030_p2;
    sc_signal< sc_lv<9> > tmp_7_fu_1044_p2;
    sc_signal< sc_lv<9> > tmp_9_fu_1072_p2;
    sc_signal< sc_lv<8> > tmp_21_fu_1092_p2;
    sc_signal< sc_lv<9> > tmp_10_fu_1106_p2;
    sc_signal< sc_lv<9> > tmp_12_fu_1134_p2;
    sc_signal< sc_lv<8> > tmp_23_fu_1151_p2;
    sc_signal< sc_lv<9> > tmp_14_fu_1164_p2;
    sc_signal< sc_lv<9> > tmp_16_fu_1192_p2;
    sc_signal< sc_lv<9> > tmp_2_cast4_fu_1209_p1;
    sc_signal< sc_lv<9> > tmp_25_fu_1212_p2;
    sc_signal< sc_lv<32> > tmp8_fu_1241_p2;
    sc_signal< sc_lv<32> > tmp7_fu_1235_p2;
    sc_signal< sc_lv<32> > tmp6_fu_1245_p2;
    sc_signal< sc_lv<32> > tmp3_fu_1231_p2;
    sc_signal< sc_lv<32> > tmp15_fu_1267_p2;
    sc_signal< sc_lv<32> > tmp14_fu_1261_p2;
    sc_signal< sc_lv<32> > tmp13_fu_1271_p2;
    sc_signal< sc_lv<32> > tmp10_fu_1257_p2;
    sc_signal< sc_lv<32> > tmp30_fu_1298_p2;
    sc_signal< sc_lv<32> > tmp29_fu_1292_p2;
    sc_signal< sc_lv<32> > tmp28_fu_1302_p2;
    sc_signal< sc_lv<32> > tmp25_fu_1288_p2;
    sc_signal< sc_lv<32> > tmp24_fu_1308_p2;
    sc_signal< sc_lv<32> > tmp17_fu_1283_p2;
    sc_signal< sc_lv<11> > tmp_18_fu_1320_p3;
    sc_signal< sc_lv<12> > tmp_2_cast5_fu_1331_p1;
    sc_signal< sc_lv<12> > tmp_20_cast_fu_1327_p1;
    sc_signal< sc_lv<12> > tmp_26_fu_1334_p2;
    sc_signal< sc_lv<32> > tmp1_fu_1345_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state19;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<55> ap_const_lv55_0;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<58> ap_const_lv58_1;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<58> ap_const_lv58_2;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<8> ap_const_lv8_A0;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<58> ap_const_lv58_3;
    static const sc_lv<9> ap_const_lv9_7;
    static const sc_lv<9> ap_const_lv9_E0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_3_Addr_A();
    void thread_b_3_Addr_A_orig();
    void thread_b_3_Clk_A();
    void thread_b_3_Din_A();
    void thread_b_3_EN_A();
    void thread_b_3_Rst_A();
    void thread_b_3_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_946_p2();
    void thread_exitcond_fu_964_p2();
    void thread_grp_fu_709_p0();
    void thread_grp_fu_709_p1();
    void thread_grp_fu_710_p0();
    void thread_grp_fu_710_p1();
    void thread_grp_fu_711_p0();
    void thread_grp_fu_711_p1();
    void thread_grp_fu_712_p0();
    void thread_grp_fu_712_p1();
    void thread_grp_fu_910_p2();
    void thread_grp_fu_916_p2();
    void thread_grp_fu_922_p2();
    void thread_grp_fu_928_p2();
    void thread_grp_fu_934_p2();
    void thread_grp_fu_940_p2();
    void thread_i_1_fu_958_p2();
    void thread_i_phi_fu_691_p4();
    void thread_indvar_flatten_next_fu_952_p2();
    void thread_indvar_flatten_phi_fu_680_p4();
    void thread_j_1_fu_1226_p2();
    void thread_j_mid2_fu_970_p3();
    void thread_j_phi_fu_702_p4();
    void thread_tmp10_fu_1257_p2();
    void thread_tmp13_fu_1271_p2();
    void thread_tmp14_fu_1261_p2();
    void thread_tmp15_fu_1267_p2();
    void thread_tmp16_fu_1314_p2();
    void thread_tmp17_fu_1283_p2();
    void thread_tmp1_fu_1345_p2();
    void thread_tmp24_fu_1308_p2();
    void thread_tmp25_fu_1288_p2();
    void thread_tmp28_fu_1302_p2();
    void thread_tmp29_fu_1292_p2();
    void thread_tmp2_fu_1251_p2();
    void thread_tmp30_fu_1298_p2();
    void thread_tmp3_fu_1231_p2();
    void thread_tmp6_fu_1245_p2();
    void thread_tmp7_fu_1235_p2();
    void thread_tmp8_fu_1241_p2();
    void thread_tmp9_fu_1277_p2();
    void thread_tmp_10_fu_1106_p2();
    void thread_tmp_11_fu_1111_p3();
    void thread_tmp_12_fu_1134_p2();
    void thread_tmp_13_fu_1139_p3();
    void thread_tmp_14_fu_1164_p2();
    void thread_tmp_15_fu_1169_p3();
    void thread_tmp_16_fu_1192_p2();
    void thread_tmp_17_fu_1197_p3();
    void thread_tmp_18_fu_1320_p3();
    void thread_tmp_19_fu_1030_p2();
    void thread_tmp_20_cast_fu_1327_p1();
    void thread_tmp_20_fu_1061_p3();
    void thread_tmp_21_cast_fu_1036_p1();
    void thread_tmp_21_fu_1092_p2();
    void thread_tmp_22_fu_1123_p3();
    void thread_tmp_23_cast_fu_1098_p1();
    void thread_tmp_23_fu_1151_p2();
    void thread_tmp_24_fu_1181_p3();
    void thread_tmp_25_cast_fu_1156_p1();
    void thread_tmp_25_fu_1212_p2();
    void thread_tmp_26_fu_1334_p2();
    void thread_tmp_27_cast_fu_1218_p1();
    void thread_tmp_28_cast_fu_1340_p1();
    void thread_tmp_2_cast3_fu_1089_p1();
    void thread_tmp_2_cast4_fu_1209_p1();
    void thread_tmp_2_cast5_fu_1331_p1();
    void thread_tmp_2_cast_fu_1027_p1();
    void thread_tmp_2_fu_1002_p1();
    void thread_tmp_3_fu_994_p1();
    void thread_tmp_4_fu_1010_p2();
    void thread_tmp_5_fu_1015_p3();
    void thread_tmp_7_fu_1044_p2();
    void thread_tmp_8_fu_1049_p3();
    void thread_tmp_9_fu_1072_p2();
    void thread_tmp_fu_986_p3();
    void thread_tmp_mid2_v_fu_978_p3();
    void thread_tmp_s_fu_1077_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
