<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>AXI协议与自定义AXI4-Lite外设 | 小裘控制系统</title><meta name="keywords" content="Vivado,AXI"><meta name="author" content="裘剑东"><meta name="copyright" content="裘剑东"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="AXI协议与自定义AXI4-Lite外设">
<meta property="og:type" content="article">
<meta property="og:title" content="AXI协议与自定义AXI4-Lite外设">
<meta property="og:url" content="http://qjdxmy.com/2022/02/26/logic-axi/">
<meta property="og:site_name" content="小裘控制系统">
<meta property="og:description" content="AXI协议与自定义AXI4-Lite外设">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://qjdxmy.com/2022/02/26/logic-axi/2022-02-26-18-05-43.png">
<meta property="article:published_time" content="2022-02-26T09:58:01.000Z">
<meta property="article:modified_time" content="2024-04-17T12:40:48.545Z">
<meta property="article:author" content="裘剑东">
<meta property="article:tag" content="Vivado">
<meta property="article:tag" content="AXI">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://qjdxmy.com/2022/02/26/logic-axi/2022-02-26-18-05-43.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://qjdxmy.com/2022/02/26/logic-axi/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'AXI协议与自定义AXI4-Lite外设',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-04-17 20:40:48'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.0.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/me.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data is-center"><div class="data-item"><a href="/archives/"><div class="headline">文章</div><div class="length-num">84</div></a></div><div class="data-item"><a href="/tags/"><div class="headline">标签</div><div class="length-num">101</div></a></div><div class="data-item"><a href="/categories/"><div class="headline">分类</div><div class="length-num">18</div></a></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/download/"><i class="fa-fw fas fa-download"></i><span> 下载</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div><div class="menus_item"><a class="site-page" href="/resume/"><i class="fa-fw fas fa-heart"></i><span> 个人简历</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="not-top-img" id="page-header"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">小裘控制系统</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/download/"><i class="fa-fw fas fa-download"></i><span> 下载</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div><div class="menus_item"><a class="site-page" href="/resume/"><i class="fa-fw fas fa-heart"></i><span> 个人简历</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav></header><main class="layout" id="content-inner"><div id="post"><div id="post-info"><h1 class="post-title">AXI协议与自定义AXI4-Lite外设</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-02-26T09:58:01.000Z" title="发表于 2022-02-26 17:58:01">2022-02-26</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-04-17T12:40:48.545Z" title="更新于 2024-04-17 20:40:48">2024-04-17</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/">数字逻辑</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="AXI协议与自定义AXI4-Lite外设"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div><article class="post-content" id="article-container"><p>  之前在Xilinx的FPGA上做设计，只是知道AXI接口，但是没有详细地了解过这个协议，现在需要用AXI总线做整个系统的设计了，所以还是有必要详细了解一下这个协议。</p>
<span id="more"></span>
<h2 id="参考资料-3">参考资料</h2>
<p>IHI0022H: <a href="/download/ihi0022h.pdf">AMBA AXI and ACE Protocol Specification</a><br>
IHI0051A: <a href="/download/ihi0051a.pdf">AMBA 4 AXI4-Stream Protocol Specification</a><br>
  上面这两篇都是ARM官方的文档，都可以在<a target="_blank" rel="noopener" href="https://developer.arm.com/documentation#sort=relevancy">ARM的官网</a>找到，这两个文档对AXI4、AXI4-Lite和AXI4-Stream做了详细的介绍。除了这两个文档，再就是Xilinx的几个IP的文档了，有AXI Interconnect、SmartConnect、AXI4-Stream Interconnect，这三个只需要大致看一下就行。<br>
  网上也有很多介绍AXI协议的帖子，也都写得非常好，而且也比较详细。本文的内容会比较少，因为都只是我在阅读过程中做的一些笔记，如果真心想了解这些内容，强烈建议要用心阅读上面两篇Specification！</p>
<h2 id="AXI-协议">AXI 协议</h2>
<ul>
<li>特点
<ul>
<li>地址、控制和数据分开控制</li>
<li>支持非对齐的数据传输</li>
<li>支持突发传输</li>
<li>读写通道分开</li>
<li>支持乱序传输</li>
</ul>
</li>
<li>AXI 结构
<ul>
<li>有AR、R、AW、W、B 五个独立通道，分别对应读地址、读数据、写地址、写数据、写响应。</li>
<li>地址通道带有控制信息</li>
<li>B是响应通道，用来返回写响应</li>
<li>R通道不仅有读的数据也有响应信息</li>
<li>总线互连的时候，公用地址和数据总线；或者公用地址线，多条数据总线；再或者有多条地址和数据总线。</li>
</ul>
</li>
<li>全局信号
<ul>
<li>时钟，上升沿采样；复位低电平有效</li>
</ul>
</li>
<li>时钟与复位
<ul>
<li>时钟 上升沿有效，接口之间的信号没有组合逻辑通路</li>
<li>复位可以是异步复位但一定要同步释放</li>
<li>复位的时候 manager端的AW、AR、W通道的VALID信号都要是low；subordinate端的R、B通道的VALID信号都要是low</li>
<li>VALID只有在复位撤销后的第一个时钟上升沿才能变为有效</li>
<li>同一通道的VALID信号不能依赖READY信号</li>
<li>VALID有效之后只有出现READY才能撤销</li>
<li>destination可以等待VALID出现再产生READY</li>
<li>READY出现之后，可以在VALID出现之前撤销</li>
</ul>
</li>
<li>通道信号
<ul>
<li>建议AWREADY和ARREADY默认为高电平，这样可以比较快</li>
<li>推荐inactive的byte lanes的WDATA RDATA是低电平</li>
</ul>
</li>
<li>通道之间的关系
<ul>
<li>写响应要在写数据的LAST信号有效之后产生</li>
<li>读数据要在读地址送给subordinate之后送出数据</li>
<li>协议里面之规定了这两组关系，也就是说可能会有比如写数据比写地址先到或者后到的情况，这些都是允许的。</li>
</ul>
</li>
<li>事务结构
<ul>
<li>AXI协议是基于突发（burst）传输的，突发传输由subordinate计算地址，因为manager只会发一个起始地址，后面字节的地址得靠subordinate来计算。</li>
<li>不能超过4kB地址边界</li>
<li>AxBurst定义了突发的类型，突发不能终止</li>
<li>有三类突发，INCR，FIXED，WRAP。INCR是地址自增的，FIXED是地址固定的，WRAP是会地址回滚的，它跟INCR类似，但就是传输过程中如果地址到了上边界，它就会让地址再回到下边界。</li>
<li>AxLEN表示突发的长度，就是一次burst有几次VALID和READY的握手；AxSize表示一次传输的字节个数，就是一次VALID和READY的握手传输多少个字节。</li>
<li>WRAP的突发长度不能超过16，INCR虽然可以超过，但实际上是转换成多个16长度的突发</li>
<li>AxSize用3bit表示，最多128字节</li>
</ul>
</li>
<li>Regular Transaction 常规的事务
<ul>
<li>Regular_Transactions_Only 这个属性如果是TRUE，那么就只支持常规事务</li>
<li>AxLen 1,2,4,8,16</li>
<li>if AxLen &gt; 1 , AxSize = data bus width</li>
<li>AxBurst = INCR or WRAP，没有FIXED</li>
<li>地址是对齐的</li>
</ul>
</li>
<li>数据读写的结构
<ul>
<li>实现混合的大小端数据的读写和非对齐传输（因为有字节选通，所以数据是按照字节为单位传的，没有大小端的问题，可以做到大小端混合的数据传输）</li>
<li>byte strobe 在VALID信号为低的时候保持低电平或者维持之前的信号不变</li>
<li>narrow transfers，就是用strobe选通。INCR和WRAP模式，不同传输次数之间的字节位置不同；FIXED模式下，字节位置固定。</li>
<li>非对齐传输的两种方式：
<ul>
<li>直接给非对齐的地址，从这个非对齐地址开始到对齐的边界算作一次传输</li>
<li>用更低的对齐的地址，然后用strobe选通</li>
</ul>
</li>
<li>一次burst对应一次响应，有四种响应OKAY、EXOKAY、SLVERR、DECERR</li>
</ul>
</li>
<li>AxCACHE</li>
<li>subordinate设备分为peripheral和memory</li>
<li>peripheral的信号可以简化，因为它实现的功能少</li>
<li>modifiable：
<ul>
<li>一个事务可以拆分成多个事务</li>
<li>多个事务可以合并成一个事务</li>
<li>一个读事务可以读比需要的更多的数据</li>
<li>一个写事务可以访问比需要的更多的地址空间，通过strobe选通</li>
<li>在另外生成的事务中，AxADDR AxSIZE AxLEN AxBUREST可以被改写</li>
<li>AxLOCK和AxPROT不能被改写</li>
</ul>
</li>
<li>有了ID就可以有多个Outstanding的事务</li>
<li>RID和ARID对应</li>
<li>subordinate要对RID排序，这个排序的深度在设计subordinate的时候给定，manager没办法获得这个深度</li>
<li>interconnect会在每个master的ID前面加上master的ID，所以不用担心不同master的ID重复</li>
<li>exclusive访问：不支持其他master的访问</li>
</ul>
<h2 id="AXI4-Lite">AXI4-Lite</h2>
<ul>
<li>所有事务的AxLEN都是1</li>
<li>size都是数据位宽32/64</li>
<li>不支持exclusive访问</li>
<li>non-modifiable</li>
<li>虽然支持多个Outstanding的事务，但是subordinate可以合理地利用握手信号来限制这个</li>
</ul>
<h2 id="AXI4-Stream">AXI4-Stream</h2>
<ul>
<li>三种byte类型
<ul>
<li>Data byte：数据</li>
<li>Position byte： placeholder，不包含数据</li>
<li>Null byte：不包含任何数据和位置信息</li>
</ul>
</li>
<li>术语定义：
<ul>
<li>Transfer：一次VALID和READY的握手</li>
<li>Packet：多个Transfer</li>
<li>Frame：多个Packet</li>
</ul>
</li>
<li>四种数据流
<ul>
<li>Byte stream：data byte和null byte间隔</li>
<li>只有data byte的对齐传输</li>
<li>连续的data byte，在起始和结尾处补上position byte构成对齐传输</li>
<li>Sparse stream：data byte和position byte间隔</li>
</ul>
</li>
<li>信号
<ul>
<li>TSTRB和TKEEP：TSTRB区分data和position byte，TKEEP无效的是null byte</li>
<li>时钟和复位同AXI4</li>
<li>推荐tuser的bit数是字节个数的整数倍</li>
</ul>
</li>
<li>和AXI4的不同
<ul>
<li>AXI4不允许interleaving</li>
<li>AXI4-Stream没有最大的burst长度</li>
<li>AXI4-Stream的数据位宽任意</li>
<li>AXI4-Stream包含TID和TDEST指示源和目的信息</li>
<li>AXI4-Stream对TUSER的定义更具有操作性</li>
<li>AXI4-Stream多了TKEEP信号</li>
</ul>
</li>
</ul>
<h2 id="自定义AXI4-Lite外设">自定义AXI4-Lite外设</h2>
<p>  Vivado的Tool标签下有一个选项就是“Create and Package New IPs”，点进去之后可以选择创建一个新的AXI4外设，然后给这个IP起个名字，可以先放到IP库里，然后在Block Design中调用它，再右键“Edit in IP Packager”。</p>
<img src="/2022/02/26/logic-axi/2022-02-26-18-05-43.png" class="">
<p>  点击“Edit in IP Packager”之后，可以看到这个IP的顶层文件和一个它实例化的AXI4-Lite接口的模块。我们可以在这个模块中加入自己的设计，这里面一开始生成的代码大部分都不需要去改动，而且注释也都写得很清楚，每个always块都有注释。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Implement axi_awready generation</span></span><br><span class="line"><span class="comment">// axi_awready is asserted for one S_AXI_ACLK clock cycle when both</span></span><br><span class="line"><span class="comment">// S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is</span></span><br><span class="line"><span class="comment">// de-asserted when reset is low.</span></span><br><span class="line"><span class="keyword">always</span> @( <span class="keyword">posedge</span> S_AXI_ACLK ) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span> ( S_AXI_ARESETN == <span class="number">1&#x27;b0</span> ) <span class="keyword">begin</span></span><br><span class="line">    axi_awready &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    aw_en &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span>    </span><br><span class="line">        <span class="keyword">if</span> (~axi_awready &amp;&amp; S_AXI_AWVALID &amp;&amp; S_AXI_WVALID &amp;&amp; aw_en) <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// slave is ready to accept write address when </span></span><br><span class="line">            <span class="comment">// there is a valid write address and write data</span></span><br><span class="line">            <span class="comment">// on the write address and data bus. This design </span></span><br><span class="line">            <span class="comment">// expects no outstanding transactions. </span></span><br><span class="line">            axi_awready &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            aw_en &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (S_AXI_BREADY &amp;&amp; axi_bvalid) <span class="keyword">begin</span></span><br><span class="line">                aw_en &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                axi_awready &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            axi_awready &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">end</span>     </span><br></pre></td></tr></table></figure>
<p>  第一个always块是对awready和aw_en进行控制，注释也写了它“excepts no outstanding transactions”，也就是它只能逐个事务进行处理，只有在响应完成之后才能接收新的写数据。wready和awready是一样的，都会受到aw_en的控制，只有aw_en为高电平的时候，这两个ready才有可能置一；然后aw_en又只会在响应完成之后置高。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Implement memory mapped register select and write logic generation</span></span><br><span class="line"><span class="comment">// The write data is accepted and written to memory mapped registers when</span></span><br><span class="line"><span class="comment">// axi_awready, S_AXI_AWVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to</span></span><br><span class="line"><span class="comment">// select byte enables of slave registers while writing.</span></span><br><span class="line"><span class="comment">// These registers are cleared when reset (active low) is applied.</span></span><br><span class="line"><span class="comment">// Slave register write enable is asserted when valid address and data are available</span></span><br><span class="line"><span class="comment">// and the slave is ready to accept the write address and write data.</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> slv_reg_wren = axi_wready &amp;&amp; S_AXI_WVALID &amp;&amp; axi_awready &amp;&amp; S_AXI_AWVALID;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @( <span class="keyword">posedge</span> S_AXI_ACLK )</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> ( S_AXI_ARESETN == <span class="number">1&#x27;b0</span> ) <span class="keyword">begin</span></span><br><span class="line">        slv_reg0 &lt;= <span class="number">0</span>;</span><br><span class="line">        slv_reg1 &lt;= <span class="number">0</span>;</span><br><span class="line">        slv_reg2 &lt;= <span class="number">0</span>;</span><br><span class="line">        slv_reg3 &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (slv_reg_wren) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )</span><br><span class="line">        <span class="number">2&#x27;h0</span>:</span><br><span class="line">            <span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )  </span><br><span class="line">            <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// Respective byte enables are asserted as per write strobes </span></span><br><span class="line">            <span class="comment">// Slave register 0</span></span><br><span class="line">            slv_reg0[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">            <span class="keyword">end</span>  </span><br><span class="line">        <span class="number">2&#x27;h1</span>:</span><br><span class="line">            <span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )</span><br><span class="line">            <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// Respective byte enables are asserted as per write strobes </span></span><br><span class="line">            <span class="comment">// Slave register 1</span></span><br><span class="line">            slv_reg1[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">            <span class="keyword">end</span>  </span><br><span class="line">        <span class="number">2&#x27;h2</span>:</span><br><span class="line">            <span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )</span><br><span class="line">            <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// Respective byte enables are asserted as per write strobes </span></span><br><span class="line">            <span class="comment">// Slave register 2</span></span><br><span class="line">            slv_reg2[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">            <span class="keyword">end</span>  </span><br><span class="line">        <span class="number">2&#x27;h3</span>:</span><br><span class="line">            <span class="keyword">for</span> ( byte_index = <span class="number">0</span>; byte_index &lt;= (C_S_AXI_DATA_WIDTH/<span class="number">8</span>)-<span class="number">1</span>; byte_index = byte_index+<span class="number">1</span> )</span><br><span class="line">            <span class="keyword">if</span> ( S_AXI_WSTRB[byte_index] == <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// Respective byte enables are asserted as per write strobes </span></span><br><span class="line">            <span class="comment">// Slave register 3</span></span><br><span class="line">            slv_reg3[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>] &lt;= S_AXI_WDATA[(byte_index*<span class="number">8</span>) +: <span class="number">8</span>];</span><br><span class="line">            <span class="keyword">end</span>  </span><br><span class="line">        <span class="keyword">default</span> : <span class="keyword">begin</span></span><br><span class="line">            slv_reg0 &lt;= slv_reg0;</span><br><span class="line">            slv_reg1 &lt;= slv_reg1;</span><br><span class="line">            slv_reg2 &lt;= slv_reg2;</span><br><span class="line">            slv_reg3 &lt;= slv_reg3;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(slv_reg0[C_EN_BIT]) <span class="keyword">begin</span></span><br><span class="line">            slv_reg0[C_EN_BIT] &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>  我给这个AXI4-Lite接口的外设分配了4个寄存器，上面这段代码是在AW和W通道都握手的情况下通过W通道往寄存器写数据，case语句选择寄存器，再根据WSTRB选择对应的字节。<br>
  概括一下剩下的代码实现的功能。写响应只实现了响应OKAY，没有其他类型的响应。在ARVALID有效之后给出ARREADY，ARREADY只响应一个周期，同时锁存住读地址。在发现AR通道握手之后给出一个周期的RVALID信号。slv_reg_rden是AR通道握手，这个信号有效比RVALID提前一个周期，用这个信号作为使能，打一拍之后把数据送到RDATA上，正好RDATA和RVALID一起有效。<br>
  用户逻辑设计的时候，可能只需要改上面的写寄存器的部分。根据寄存器中的值设计相应的逻辑对上面这部分代码没有影响。用户也可以增加自己的接口和参数定义，修改完之后记得改顶层的调用。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:undefined">裘剑东</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://qjdxmy.com/2022/02/26/logic-axi/">http://qjdxmy.com/2022/02/26/logic-axi/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://qjdxmy.com" target="_blank">小裘控制系统</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Vivado/">Vivado</a><a class="post-meta__tags" href="/tags/AXI/">AXI</a></div><div class="post_share"><div class="social-share" data-image="/2022/02/26/logic-axi/2022-02-26-18-05-43.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/02/26/logic-sccb-iic/"><img class="prev-cover" src="/2022/02/26/logic-sccb-iic/2022-02-26-17-50-56.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">SCCB与IIC的异同及FPGA实现</div></div></a></div><div class="next-post pull-right"><a href="/2022/02/26/tracker-review/"><img class="next-cover" src="/2022/02/26/tracker-review/2022-02-26-18-33-06.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">目标跟踪文章综述</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/02/27/logic-inout-delay/" title="输入输出延时的时序约束"><img class="cover" src="/2022/02/27/logic-inout-delay/2022-02-27-14-36-39.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-27</div><div class="title">输入输出延时的时序约束</div></div></a></div><div><a href="/2022/02/27/vivado-git/" title="基于Git和Tcl脚本的Vivado工程管理"><img class="cover" src="/2022/02/27/vivado-git/2022-02-27-14-46-05.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-27</div><div class="title">基于Git和Tcl脚本的Vivado工程管理</div></div></a></div><div><a href="/2022/02/27/vivado-modelsim/" title="Vivado与Modelsim联合仿真"><img class="cover" src="/2022/02/27/vivado-modelsim/2022-02-27-14-59-20.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-27</div><div class="title">Vivado与Modelsim联合仿真</div></div></a></div><div><a href="/2022/02/27/vivado-tcl/" title="用于Vivado工程管理的Tcl语法学习"><img class="cover" src="/2022/02/27/vivado-tcl/2022-02-27-14-50-59.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-27</div><div class="title">用于Vivado工程管理的Tcl语法学习</div></div></a></div><div><a href="/2023/06/05/remote-vivado/" title="Vivado远程开发探索"><img class="cover" src="/2023/06/05/remote-vivado/2023-06-15-16-22-13.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-05</div><div class="title">Vivado远程开发探索</div></div></a></div><div><a href="/2023/02/18/emif2axil/" title="EMIF转AXI4-Lite接口"><img class="cover" src="/2023/02/18/emif2axil/2023-02-18-22-09-53.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-02-18</div><div class="title">EMIF转AXI4-Lite接口</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/me.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">裘剑东</div><div class="author-info__description">芯来科技基础软件开发工程师，嵌入式开发爱好者</div></div><div class="card-info-data is-center"><div class="card-info-data-item"><a href="/archives/"><div class="headline">文章</div><div class="length-num">84</div></a></div><div class="card-info-data-item"><a href="/tags/"><div class="headline">标签</div><div class="length-num">101</div></a></div><div class="card-info-data-item"><a href="/categories/"><div class="headline">分类</div><div class="length-num">18</div></a></div></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/qiujiandong"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/qiujiandong" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:1335521934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">最好的程序员做自己的硬件！</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99-3"><span class="toc-number">1.</span> <span class="toc-text">参考资料</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#AXI-%E5%8D%8F%E8%AE%AE"><span class="toc-number">2.</span> <span class="toc-text">AXI 协议</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#AXI4-Lite"><span class="toc-number">3.</span> <span class="toc-text">AXI4-Lite</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#AXI4-Stream"><span class="toc-number">4.</span> <span class="toc-text">AXI4-Stream</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%87%AA%E5%AE%9A%E4%B9%89AXI4-Lite%E5%A4%96%E8%AE%BE"><span class="toc-number">5.</span> <span class="toc-text">自定义AXI4-Lite外设</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/01/01/summary-2024/" title="2024年终总结"><img src="/2025/01/01/summary-2024/2025-01-01-21-54-27.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="2024年终总结"/></a><div class="content"><a class="title" href="/2025/01/01/summary-2024/" title="2024年终总结">2024年终总结</a><time datetime="2025-01-01T09:19:27.000Z" title="发表于 2025-01-01 17:19:27">2025-01-01</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/17/learn-cuda/" title="CUDA优化入门"><img src="/2024/04/17/learn-cuda/2024-04-16-15-52-38.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CUDA优化入门"/></a><div class="content"><a class="title" href="/2024/04/17/learn-cuda/" title="CUDA优化入门">CUDA优化入门</a><time datetime="2024-04-17T12:00:00.000Z" title="发表于 2024-04-17 20:00:00">2024-04-17</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/04/bipartite-match/" title="二分图的判断与匹配"><img src="/2024/04/04/bipartite-match/2024-04-05-00-11-55.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="二分图的判断与匹配"/></a><div class="content"><a class="title" href="/2024/04/04/bipartite-match/" title="二分图的判断与匹配">二分图的判断与匹配</a><time datetime="2024-04-04T13:43:47.000Z" title="发表于 2024-04-04 21:43:47">2024-04-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/19/summary/" title="长风破浪会有时"><img src="/2024/01/19/summary/wrapped2023.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="长风破浪会有时"/></a><div class="content"><a class="title" href="/2024/01/19/summary/" title="长风破浪会有时">长风破浪会有时</a><time datetime="2024-01-19T13:15:25.000Z" title="发表于 2024-01-19 21:15:25">2024-01-19</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/06/05/remote-vivado/" title="Vivado远程开发探索"><img src="/2023/06/05/remote-vivado/2023-06-15-16-22-13.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Vivado远程开发探索"/></a><div class="content"><a class="title" href="/2023/06/05/remote-vivado/" title="Vivado远程开发探索">Vivado远程开发探索</a><time datetime="2023-06-05T09:52:47.000Z" title="发表于 2023-06-05 17:52:47">2023-06-05</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By 裘剑东</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.js"></script><div class="js-pjax"><script>(() => {
  const $mermaidWrap = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaidWrap.length) {
    window.runMermaid = () => {
      window.loadMermaid = true
      const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

      Array.from($mermaidWrap).forEach((item, index) => {
        const mermaidSrc = item.firstElementChild
        const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
        const mermaidID = 'mermaid-' + index
        const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent
        mermaid.mermaidAPI.render(mermaidID, mermaidDefinition, (svgCode) => {
          mermaidSrc.insertAdjacentHTML('afterend', svgCode)
        })
      })
    }

    const loadMermaid = () => {
      window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaid)
    }

    window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
  }
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>