
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_builder.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__flatcc_fb_gen_common_c_builder_header>:
       0:	push	{fp, lr}
       4:	mov	fp, sp
       8:	sub	sp, sp, #392	; 0x188
       c:	str	r0, [fp, #-4]
      10:	ldr	r0, [fp, #-4]
      14:	str	r0, [fp, #-8]
      18:	ldr	r0, [fp, #-4]
      1c:	add	r0, r0, #102	; 0x66
      20:	str	r0, [fp, #-12]
      24:	ldr	r0, [fp, #-4]
      28:	ldr	r0, [r0, #204]	; 0xcc
      2c:	ldr	r2, [fp, #-12]
      30:	movw	r1, #0
      34:	movt	r1, #0
      38:	bl	0 <fprintf>
      3c:	ldr	r1, [fp, #-4]
      40:	ldr	r1, [r1, #204]	; 0xcc
      44:	ldr	r2, [fp, #-12]
      48:	str	r0, [fp, #-16]
      4c:	mov	r0, r1
      50:	movw	r1, #0
      54:	movt	r1, #0
      58:	bl	0 <fprintf>
      5c:	ldr	r1, [fp, #-4]
      60:	ldr	r1, [r1, #204]	; 0xcc
      64:	str	r0, [fp, #-20]	; 0xffffffec
      68:	mov	r0, r1
      6c:	movw	r1, #0
      70:	movt	r1, #0
      74:	bl	0 <fprintf>
      78:	ldr	r1, [fp, #-4]
      7c:	ldr	r1, [r1, #204]	; 0xcc
      80:	str	r0, [fp, #-24]	; 0xffffffe8
      84:	mov	r0, r1
      88:	movw	r1, #0
      8c:	movt	r1, #0
      90:	bl	0 <fprintf>
      94:	ldr	r1, [fp, #-4]
      98:	str	r0, [fp, #-28]	; 0xffffffe4
      9c:	mov	r0, r1
      a0:	bl	d20 <gen_prologue>
      a4:	ldr	r1, [fp, #-4]
      a8:	ldr	r1, [r1, #204]	; 0xcc
      ac:	str	r0, [fp, #-32]	; 0xffffffe0
      b0:	mov	r0, r1
      b4:	movw	r1, #0
      b8:	movt	r1, #0
      bc:	bl	0 <fprintf>
      c0:	ldr	r1, [fp, #-4]
      c4:	ldr	r1, [r1, #204]	; 0xcc
      c8:	str	r0, [fp, #-36]	; 0xffffffdc
      cc:	mov	r0, r1
      d0:	movw	r1, #0
      d4:	movt	r1, #0
      d8:	bl	0 <fprintf>
      dc:	ldr	r1, [fp, #-4]
      e0:	ldr	r1, [r1, #204]	; 0xcc
      e4:	str	r0, [fp, #-40]	; 0xffffffd8
      e8:	mov	r0, r1
      ec:	movw	r1, #0
      f0:	movt	r1, #0
      f4:	bl	0 <fprintf>
      f8:	ldr	r1, [fp, #-8]
      fc:	movw	r2, #0
     100:	movt	r2, #0
     104:	str	r0, [fp, #-44]	; 0xffffffd4
     108:	mov	r0, r1
     10c:	mov	r1, r2
     110:	bl	0 <strcmp>
     114:	cmp	r0, #0
     118:	beq	1d4 <__flatcc_fb_gen_common_c_builder_header+0x1d4>
     11c:	ldr	r0, [fp, #-4]
     120:	ldr	r0, [r0, #204]	; 0xcc
     124:	ldr	r2, [fp, #-8]
     128:	movw	r1, #0
     12c:	movt	r1, #0
     130:	bl	0 <fprintf>
     134:	ldr	r1, [fp, #-4]
     138:	ldr	r1, [r1, #204]	; 0xcc
     13c:	ldr	r2, [fp, #-8]
     140:	str	r0, [fp, #-48]	; 0xffffffd0
     144:	mov	r0, r1
     148:	movw	r1, #0
     14c:	movt	r1, #0
     150:	bl	0 <fprintf>
     154:	ldr	r1, [fp, #-4]
     158:	ldr	r1, [r1, #204]	; 0xcc
     15c:	ldr	r2, [fp, #-8]
     160:	str	r0, [fp, #-52]	; 0xffffffcc
     164:	mov	r0, r1
     168:	movw	r1, #0
     16c:	movt	r1, #0
     170:	bl	0 <fprintf>
     174:	ldr	r1, [fp, #-4]
     178:	ldr	r1, [r1, #204]	; 0xcc
     17c:	ldr	r2, [fp, #-8]
     180:	str	r0, [fp, #-56]	; 0xffffffc8
     184:	mov	r0, r1
     188:	movw	r1, #0
     18c:	movt	r1, #0
     190:	bl	0 <fprintf>
     194:	ldr	r1, [fp, #-4]
     198:	ldr	r1, [r1, #204]	; 0xcc
     19c:	ldr	r2, [fp, #-8]
     1a0:	str	r0, [fp, #-60]	; 0xffffffc4
     1a4:	mov	r0, r1
     1a8:	movw	r1, #0
     1ac:	movt	r1, #0
     1b0:	bl	0 <fprintf>
     1b4:	ldr	r1, [fp, #-4]
     1b8:	ldr	r1, [r1, #204]	; 0xcc
     1bc:	ldr	r2, [fp, #-8]
     1c0:	str	r0, [fp, #-64]	; 0xffffffc0
     1c4:	mov	r0, r1
     1c8:	movw	r1, #0
     1cc:	movt	r1, #0
     1d0:	bl	0 <fprintf>
     1d4:	ldr	r0, [fp, #-4]
     1d8:	ldr	r0, [r0, #204]	; 0xcc
     1dc:	ldr	r2, [fp, #-8]
     1e0:	ldr	r3, [fp, #-8]
     1e4:	movw	r1, #0
     1e8:	movt	r1, #0
     1ec:	bl	0 <fprintf>
     1f0:	ldr	r1, [fp, #-4]
     1f4:	ldr	r1, [r1, #204]	; 0xcc
     1f8:	ldr	r2, [fp, #-8]
     1fc:	ldr	r3, [fp, #-8]
     200:	str	r0, [fp, #-68]	; 0xffffffbc
     204:	mov	r0, r1
     208:	movw	r1, #0
     20c:	movt	r1, #0
     210:	bl	0 <fprintf>
     214:	ldr	r1, [fp, #-8]
     218:	movw	r2, #0
     21c:	movt	r2, #0
     220:	str	r0, [fp, #-72]	; 0xffffffb8
     224:	mov	r0, r1
     228:	mov	r1, r2
     22c:	bl	0 <strcmp>
     230:	cmp	r0, #0
     234:	beq	270 <__flatcc_fb_gen_common_c_builder_header+0x270>
     238:	ldr	r0, [fp, #-4]
     23c:	ldr	r0, [r0, #204]	; 0xcc
     240:	ldr	r2, [fp, #-8]
     244:	movw	r1, #0
     248:	movt	r1, #0
     24c:	bl	0 <fprintf>
     250:	ldr	r1, [fp, #-4]
     254:	ldr	r1, [r1, #204]	; 0xcc
     258:	ldr	r2, [fp, #-8]
     25c:	str	r0, [fp, #-76]	; 0xffffffb4
     260:	mov	r0, r1
     264:	movw	r1, #0
     268:	movt	r1, #0
     26c:	bl	0 <fprintf>
     270:	ldr	r0, [fp, #-4]
     274:	ldr	r0, [r0, #204]	; 0xcc
     278:	movw	r1, #0
     27c:	movt	r1, #0
     280:	bl	0 <fprintf>
     284:	ldr	r1, [fp, #-4]
     288:	ldr	r1, [r1, #204]	; 0xcc
     28c:	ldr	r2, [fp, #-8]
     290:	str	r0, [fp, #-80]	; 0xffffffb0
     294:	mov	r0, r1
     298:	movw	r1, #0
     29c:	movt	r1, #0
     2a0:	bl	0 <fprintf>
     2a4:	ldr	r1, [fp, #-4]
     2a8:	ldr	r1, [r1, #204]	; 0xcc
     2ac:	ldr	r2, [fp, #-8]
     2b0:	str	r0, [fp, #-84]	; 0xffffffac
     2b4:	mov	r0, r1
     2b8:	movw	r1, #0
     2bc:	movt	r1, #0
     2c0:	bl	0 <fprintf>
     2c4:	ldr	r1, [fp, #-4]
     2c8:	ldr	r1, [r1, #204]	; 0xcc
     2cc:	ldr	r2, [fp, #-8]
     2d0:	ldr	r3, [fp, #-8]
     2d4:	ldr	ip, [fp, #-8]
     2d8:	str	r0, [fp, #-88]	; 0xffffffa8
     2dc:	mov	r0, r1
     2e0:	movw	r1, #0
     2e4:	movt	r1, #0
     2e8:	str	ip, [sp]
     2ec:	bl	0 <fprintf>
     2f0:	ldr	r1, [fp, #-4]
     2f4:	ldr	r1, [r1, #204]	; 0xcc
     2f8:	ldr	r2, [fp, #-8]
     2fc:	str	r0, [fp, #-92]	; 0xffffffa4
     300:	mov	r0, r1
     304:	movw	r1, #0
     308:	movt	r1, #0
     30c:	bl	0 <fprintf>
     310:	ldr	r1, [fp, #-4]
     314:	ldr	r1, [r1, #204]	; 0xcc
     318:	ldr	r2, [fp, #-8]
     31c:	str	r0, [fp, #-96]	; 0xffffffa0
     320:	mov	r0, r1
     324:	movw	r1, #0
     328:	movt	r1, #0
     32c:	bl	0 <fprintf>
     330:	ldr	r1, [fp, #-4]
     334:	ldr	r1, [r1, #204]	; 0xcc
     338:	ldr	r2, [fp, #-8]
     33c:	str	r0, [fp, #-100]	; 0xffffff9c
     340:	mov	r0, r1
     344:	movw	r1, #0
     348:	movt	r1, #0
     34c:	bl	0 <fprintf>
     350:	ldr	r1, [fp, #-4]
     354:	ldr	r1, [r1, #204]	; 0xcc
     358:	ldr	r2, [fp, #-8]
     35c:	str	r0, [fp, #-104]	; 0xffffff98
     360:	mov	r0, r1
     364:	movw	r1, #0
     368:	movt	r1, #0
     36c:	bl	0 <fprintf>
     370:	ldr	r1, [fp, #-4]
     374:	ldr	r1, [r1, #204]	; 0xcc
     378:	ldr	r2, [fp, #-8]
     37c:	ldr	r3, [fp, #-8]
     380:	str	r0, [fp, #-108]	; 0xffffff94
     384:	mov	r0, r1
     388:	movw	r1, #0
     38c:	movt	r1, #0
     390:	bl	0 <fprintf>
     394:	ldr	r1, [fp, #-4]
     398:	ldr	r1, [r1, #204]	; 0xcc
     39c:	ldr	r2, [fp, #-8]
     3a0:	ldr	r3, [fp, #-8]
     3a4:	ldr	ip, [fp, #-8]
     3a8:	str	r0, [fp, #-112]	; 0xffffff90
     3ac:	mov	r0, r1
     3b0:	movw	r1, #0
     3b4:	movt	r1, #0
     3b8:	str	ip, [sp]
     3bc:	bl	0 <fprintf>
     3c0:	ldr	r1, [fp, #-4]
     3c4:	ldr	r1, [r1, #204]	; 0xcc
     3c8:	ldr	r2, [fp, #-8]
     3cc:	str	r0, [fp, #-116]	; 0xffffff8c
     3d0:	mov	r0, r1
     3d4:	movw	r1, #0
     3d8:	movt	r1, #0
     3dc:	bl	0 <fprintf>
     3e0:	ldr	r1, [fp, #-4]
     3e4:	ldr	r1, [r1, #204]	; 0xcc
     3e8:	ldr	r2, [fp, #-8]
     3ec:	str	r0, [fp, #-120]	; 0xffffff88
     3f0:	mov	r0, r1
     3f4:	movw	r1, #0
     3f8:	movt	r1, #0
     3fc:	bl	0 <fprintf>
     400:	ldr	r1, [fp, #-4]
     404:	ldr	r1, [r1, #204]	; 0xcc
     408:	ldr	r2, [fp, #-8]
     40c:	str	r0, [fp, #-124]	; 0xffffff84
     410:	mov	r0, r1
     414:	movw	r1, #0
     418:	movt	r1, #0
     41c:	bl	0 <fprintf>
     420:	ldr	r1, [fp, #-4]
     424:	ldr	r1, [r1, #204]	; 0xcc
     428:	ldr	r2, [fp, #-8]
     42c:	ldr	r3, [fp, #-8]
     430:	str	r0, [fp, #-128]	; 0xffffff80
     434:	mov	r0, r1
     438:	movw	r1, #0
     43c:	movt	r1, #0
     440:	bl	0 <fprintf>
     444:	ldr	r1, [fp, #-4]
     448:	ldr	r1, [r1, #204]	; 0xcc
     44c:	ldr	r2, [fp, #-8]
     450:	str	r0, [fp, #-132]	; 0xffffff7c
     454:	mov	r0, r1
     458:	movw	r1, #0
     45c:	movt	r1, #0
     460:	bl	0 <fprintf>
     464:	ldr	r1, [fp, #-4]
     468:	ldr	r1, [r1, #204]	; 0xcc
     46c:	ldr	r2, [fp, #-8]
     470:	ldr	r3, [fp, #-8]
     474:	ldr	ip, [fp, #-8]
     478:	str	r0, [fp, #-136]	; 0xffffff78
     47c:	mov	r0, r1
     480:	movw	r1, #0
     484:	movt	r1, #0
     488:	str	ip, [sp]
     48c:	bl	0 <fprintf>
     490:	ldr	r1, [fp, #-4]
     494:	ldr	r1, [r1, #204]	; 0xcc
     498:	ldr	r2, [fp, #-8]
     49c:	ldr	r3, [fp, #-8]
     4a0:	ldr	ip, [fp, #-8]
     4a4:	ldr	lr, [fp, #-8]
     4a8:	str	r0, [fp, #-140]	; 0xffffff74
     4ac:	mov	r0, r1
     4b0:	movw	r1, #0
     4b4:	movt	r1, #0
     4b8:	str	ip, [sp]
     4bc:	str	lr, [sp, #4]
     4c0:	bl	0 <fprintf>
     4c4:	ldr	r1, [fp, #-4]
     4c8:	ldr	r1, [r1, #204]	; 0xcc
     4cc:	ldr	r2, [fp, #-8]
     4d0:	ldr	r3, [fp, #-8]
     4d4:	str	r0, [fp, #-144]	; 0xffffff70
     4d8:	mov	r0, r1
     4dc:	movw	r1, #0
     4e0:	movt	r1, #0
     4e4:	bl	0 <fprintf>
     4e8:	ldr	r1, [fp, #-4]
     4ec:	ldr	r1, [r1, #204]	; 0xcc
     4f0:	ldr	r2, [fp, #-8]
     4f4:	ldr	r3, [fp, #-8]
     4f8:	ldr	ip, [fp, #-8]
     4fc:	ldr	lr, [fp, #-8]
     500:	str	r0, [fp, #-148]	; 0xffffff6c
     504:	mov	r0, r1
     508:	movw	r1, #0
     50c:	movt	r1, #0
     510:	str	ip, [sp]
     514:	str	lr, [sp, #4]
     518:	bl	0 <fprintf>
     51c:	ldr	r1, [fp, #-4]
     520:	ldr	r1, [r1, #204]	; 0xcc
     524:	ldr	r2, [fp, #-8]
     528:	ldr	r3, [fp, #-8]
     52c:	str	r0, [fp, #-152]	; 0xffffff68
     530:	mov	r0, r1
     534:	movw	r1, #0
     538:	movt	r1, #0
     53c:	bl	0 <fprintf>
     540:	ldr	r1, [fp, #-4]
     544:	ldr	r1, [r1, #204]	; 0xcc
     548:	ldr	r2, [fp, #-8]
     54c:	str	r0, [fp, #-156]	; 0xffffff64
     550:	mov	r0, r1
     554:	movw	r1, #0
     558:	movt	r1, #0
     55c:	bl	0 <fprintf>
     560:	ldr	r1, [fp, #-4]
     564:	ldr	r1, [r1, #204]	; 0xcc
     568:	ldr	r2, [fp, #-8]
     56c:	str	r0, [fp, #-160]	; 0xffffff60
     570:	mov	r0, r1
     574:	movw	r1, #0
     578:	movt	r1, #0
     57c:	bl	0 <fprintf>
     580:	ldr	r1, [fp, #-4]
     584:	ldr	r1, [r1, #204]	; 0xcc
     588:	ldr	r2, [fp, #-8]
     58c:	str	r0, [fp, #-164]	; 0xffffff5c
     590:	mov	r0, r1
     594:	movw	r1, #0
     598:	movt	r1, #0
     59c:	bl	0 <fprintf>
     5a0:	ldr	r1, [fp, #-4]
     5a4:	ldr	r1, [r1, #204]	; 0xcc
     5a8:	ldr	r2, [fp, #-8]
     5ac:	str	r0, [fp, #-168]	; 0xffffff58
     5b0:	mov	r0, r1
     5b4:	movw	r1, #0
     5b8:	movt	r1, #0
     5bc:	bl	0 <fprintf>
     5c0:	ldr	r1, [fp, #-4]
     5c4:	ldr	r1, [r1, #204]	; 0xcc
     5c8:	ldr	r2, [fp, #-8]
     5cc:	ldr	r3, [fp, #-8]
     5d0:	str	r0, [fp, #-172]	; 0xffffff54
     5d4:	mov	r0, r1
     5d8:	movw	r1, #0
     5dc:	movt	r1, #0
     5e0:	bl	0 <fprintf>
     5e4:	ldr	r1, [fp, #-4]
     5e8:	ldr	r1, [r1, #204]	; 0xcc
     5ec:	ldr	r2, [fp, #-8]
     5f0:	str	r0, [fp, #-176]	; 0xffffff50
     5f4:	mov	r0, r1
     5f8:	movw	r1, #0
     5fc:	movt	r1, #0
     600:	bl	0 <fprintf>
     604:	ldr	r1, [fp, #-4]
     608:	ldr	r1, [r1, #204]	; 0xcc
     60c:	ldr	r2, [fp, #-8]
     610:	str	r0, [fp, #-180]	; 0xffffff4c
     614:	mov	r0, r1
     618:	movw	r1, #0
     61c:	movt	r1, #0
     620:	bl	0 <fprintf>
     624:	ldr	r1, [fp, #-4]
     628:	ldr	r1, [r1, #204]	; 0xcc
     62c:	ldr	r2, [fp, #-8]
     630:	ldr	r3, [fp, #-8]
     634:	str	r0, [fp, #-184]	; 0xffffff48
     638:	mov	r0, r1
     63c:	movw	r1, #0
     640:	movt	r1, #0
     644:	bl	0 <fprintf>
     648:	ldr	r1, [fp, #-4]
     64c:	ldr	r1, [r1, #204]	; 0xcc
     650:	ldr	r2, [fp, #-8]
     654:	ldr	r3, [fp, #-8]
     658:	str	r0, [fp, #-188]	; 0xffffff44
     65c:	mov	r0, r1
     660:	movw	r1, #0
     664:	movt	r1, #0
     668:	bl	0 <fprintf>
     66c:	ldr	r1, [fp, #-4]
     670:	ldr	r1, [r1, #204]	; 0xcc
     674:	ldr	r2, [fp, #-8]
     678:	ldr	r3, [fp, #-8]
     67c:	str	r0, [fp, #-192]	; 0xffffff40
     680:	mov	r0, r1
     684:	movw	r1, #0
     688:	movt	r1, #0
     68c:	bl	0 <fprintf>
     690:	ldr	r1, [fp, #-4]
     694:	ldr	r1, [r1, #204]	; 0xcc
     698:	ldr	r2, [fp, #-8]
     69c:	ldr	r3, [fp, #-8]
     6a0:	str	r0, [sp, #196]	; 0xc4
     6a4:	mov	r0, r1
     6a8:	movw	r1, #0
     6ac:	movt	r1, #0
     6b0:	bl	0 <fprintf>
     6b4:	ldr	r1, [fp, #-4]
     6b8:	ldr	r1, [r1, #204]	; 0xcc
     6bc:	ldr	r2, [fp, #-8]
     6c0:	ldr	r3, [fp, #-8]
     6c4:	ldr	ip, [fp, #-8]
     6c8:	str	r0, [sp, #192]	; 0xc0
     6cc:	mov	r0, r1
     6d0:	movw	r1, #0
     6d4:	movt	r1, #0
     6d8:	str	ip, [sp]
     6dc:	bl	0 <fprintf>
     6e0:	ldr	r1, [fp, #-4]
     6e4:	ldr	r1, [r1, #204]	; 0xcc
     6e8:	ldr	r2, [fp, #-8]
     6ec:	ldr	r3, [fp, #-8]
     6f0:	str	r0, [sp, #188]	; 0xbc
     6f4:	mov	r0, r1
     6f8:	movw	r1, #0
     6fc:	movt	r1, #0
     700:	bl	0 <fprintf>
     704:	ldr	r1, [fp, #-4]
     708:	ldr	r1, [r1, #204]	; 0xcc
     70c:	ldr	r2, [fp, #-8]
     710:	str	r0, [sp, #184]	; 0xb8
     714:	mov	r0, r1
     718:	movw	r1, #0
     71c:	movt	r1, #0
     720:	bl	0 <fprintf>
     724:	ldr	r1, [fp, #-4]
     728:	ldr	r1, [r1, #204]	; 0xcc
     72c:	ldr	r2, [fp, #-8]
     730:	str	r0, [sp, #180]	; 0xb4
     734:	mov	r0, r1
     738:	movw	r1, #0
     73c:	movt	r1, #0
     740:	bl	0 <fprintf>
     744:	ldr	r1, [fp, #-4]
     748:	ldr	r1, [r1, #204]	; 0xcc
     74c:	ldr	r2, [fp, #-8]
     750:	str	r0, [sp, #176]	; 0xb0
     754:	mov	r0, r1
     758:	movw	r1, #0
     75c:	movt	r1, #0
     760:	bl	0 <fprintf>
     764:	ldr	r1, [fp, #-4]
     768:	ldr	r1, [r1, #204]	; 0xcc
     76c:	ldr	r2, [fp, #-8]
     770:	ldr	r3, [fp, #-8]
     774:	ldr	ip, [fp, #-8]
     778:	str	r0, [sp, #172]	; 0xac
     77c:	mov	r0, r1
     780:	movw	r1, #0
     784:	movt	r1, #0
     788:	str	ip, [sp]
     78c:	bl	0 <fprintf>
     790:	ldr	r1, [fp, #-4]
     794:	ldr	r1, [r1, #204]	; 0xcc
     798:	ldr	r2, [fp, #-8]
     79c:	str	r0, [sp, #168]	; 0xa8
     7a0:	mov	r0, r1
     7a4:	movw	r1, #0
     7a8:	movt	r1, #0
     7ac:	bl	0 <fprintf>
     7b0:	ldr	r1, [fp, #-4]
     7b4:	ldr	r1, [r1, #204]	; 0xcc
     7b8:	ldr	r2, [fp, #-8]
     7bc:	str	r0, [sp, #164]	; 0xa4
     7c0:	mov	r0, r1
     7c4:	movw	r1, #0
     7c8:	movt	r1, #0
     7cc:	bl	0 <fprintf>
     7d0:	ldr	r1, [fp, #-4]
     7d4:	ldr	r1, [r1, #204]	; 0xcc
     7d8:	ldr	r2, [fp, #-8]
     7dc:	str	r0, [sp, #160]	; 0xa0
     7e0:	mov	r0, r1
     7e4:	movw	r1, #0
     7e8:	movt	r1, #0
     7ec:	bl	0 <fprintf>
     7f0:	ldr	r1, [fp, #-4]
     7f4:	ldr	r1, [r1, #204]	; 0xcc
     7f8:	ldr	r2, [fp, #-8]
     7fc:	str	r0, [sp, #156]	; 0x9c
     800:	mov	r0, r1
     804:	movw	r1, #0
     808:	movt	r1, #0
     80c:	bl	0 <fprintf>
     810:	ldr	r1, [fp, #-4]
     814:	ldr	r1, [r1, #204]	; 0xcc
     818:	ldr	r2, [fp, #-8]
     81c:	ldr	r3, [fp, #-8]
     820:	str	r0, [sp, #152]	; 0x98
     824:	mov	r0, r1
     828:	movw	r1, #0
     82c:	movt	r1, #0
     830:	bl	0 <fprintf>
     834:	ldr	r1, [fp, #-4]
     838:	ldr	r1, [r1, #204]	; 0xcc
     83c:	ldr	r2, [fp, #-8]
     840:	str	r0, [sp, #148]	; 0x94
     844:	mov	r0, r1
     848:	movw	r1, #0
     84c:	movt	r1, #0
     850:	bl	0 <fprintf>
     854:	ldr	r1, [fp, #-4]
     858:	ldr	r1, [r1, #204]	; 0xcc
     85c:	ldr	r2, [fp, #-8]
     860:	str	r0, [sp, #144]	; 0x90
     864:	mov	r0, r1
     868:	movw	r1, #0
     86c:	movt	r1, #0
     870:	bl	0 <fprintf>
     874:	ldr	r1, [fp, #-4]
     878:	ldr	r1, [r1, #204]	; 0xcc
     87c:	ldr	r2, [fp, #-8]
     880:	str	r0, [sp, #140]	; 0x8c
     884:	mov	r0, r1
     888:	movw	r1, #0
     88c:	movt	r1, #0
     890:	bl	0 <fprintf>
     894:	ldr	r1, [fp, #-4]
     898:	ldr	r1, [r1, #204]	; 0xcc
     89c:	ldr	r2, [fp, #-8]
     8a0:	str	r0, [sp, #136]	; 0x88
     8a4:	mov	r0, r1
     8a8:	movw	r1, #0
     8ac:	movt	r1, #0
     8b0:	bl	0 <fprintf>
     8b4:	ldr	r1, [fp, #-4]
     8b8:	ldr	r1, [r1, #204]	; 0xcc
     8bc:	ldr	r2, [fp, #-8]
     8c0:	str	r0, [sp, #132]	; 0x84
     8c4:	mov	r0, r1
     8c8:	movw	r1, #0
     8cc:	movt	r1, #0
     8d0:	bl	0 <fprintf>
     8d4:	ldr	r1, [fp, #-4]
     8d8:	ldr	r1, [r1, #204]	; 0xcc
     8dc:	ldr	r2, [fp, #-8]
     8e0:	str	r0, [sp, #128]	; 0x80
     8e4:	mov	r0, r1
     8e8:	movw	r1, #0
     8ec:	movt	r1, #0
     8f0:	bl	0 <fprintf>
     8f4:	ldr	r1, [fp, #-4]
     8f8:	ldr	r1, [r1, #204]	; 0xcc
     8fc:	ldr	r2, [fp, #-8]
     900:	str	r0, [sp, #124]	; 0x7c
     904:	mov	r0, r1
     908:	movw	r1, #0
     90c:	movt	r1, #0
     910:	bl	0 <fprintf>
     914:	ldr	r1, [fp, #-4]
     918:	ldr	r1, [r1, #204]	; 0xcc
     91c:	ldr	r2, [fp, #-8]
     920:	str	r0, [sp, #120]	; 0x78
     924:	mov	r0, r1
     928:	movw	r1, #0
     92c:	movt	r1, #0
     930:	bl	0 <fprintf>
     934:	ldr	r1, [fp, #-4]
     938:	ldr	r1, [r1, #204]	; 0xcc
     93c:	ldr	r2, [fp, #-8]
     940:	str	r0, [sp, #116]	; 0x74
     944:	mov	r0, r1
     948:	movw	r1, #0
     94c:	movt	r1, #0
     950:	bl	0 <fprintf>
     954:	ldr	r1, [fp, #-4]
     958:	ldr	r1, [r1, #204]	; 0xcc
     95c:	ldr	r2, [fp, #-8]
     960:	str	r0, [sp, #112]	; 0x70
     964:	mov	r0, r1
     968:	movw	r1, #0
     96c:	movt	r1, #0
     970:	bl	0 <fprintf>
     974:	ldr	r1, [fp, #-4]
     978:	ldr	r1, [r1, #204]	; 0xcc
     97c:	ldr	r2, [fp, #-8]
     980:	str	r0, [sp, #108]	; 0x6c
     984:	mov	r0, r1
     988:	movw	r1, #0
     98c:	movt	r1, #0
     990:	bl	0 <fprintf>
     994:	ldr	r1, [fp, #-4]
     998:	ldr	r1, [r1, #204]	; 0xcc
     99c:	ldr	r2, [fp, #-8]
     9a0:	str	r0, [sp, #104]	; 0x68
     9a4:	mov	r0, r1
     9a8:	movw	r1, #0
     9ac:	movt	r1, #0
     9b0:	bl	0 <fprintf>
     9b4:	ldr	r1, [fp, #-4]
     9b8:	ldr	r1, [r1, #204]	; 0xcc
     9bc:	ldr	r2, [fp, #-8]
     9c0:	str	r0, [sp, #100]	; 0x64
     9c4:	mov	r0, r1
     9c8:	movw	r1, #0
     9cc:	movt	r1, #0
     9d0:	bl	0 <fprintf>
     9d4:	ldr	r1, [fp, #-4]
     9d8:	ldr	r1, [r1, #204]	; 0xcc
     9dc:	ldr	r2, [fp, #-8]
     9e0:	str	r0, [sp, #96]	; 0x60
     9e4:	mov	r0, r1
     9e8:	movw	r1, #0
     9ec:	movt	r1, #0
     9f0:	bl	0 <fprintf>
     9f4:	ldr	r1, [fp, #-4]
     9f8:	ldr	r1, [r1, #204]	; 0xcc
     9fc:	ldr	r2, [fp, #-8]
     a00:	str	r0, [sp, #92]	; 0x5c
     a04:	mov	r0, r1
     a08:	movw	r1, #0
     a0c:	movt	r1, #0
     a10:	bl	0 <fprintf>
     a14:	ldr	r1, [fp, #-4]
     a18:	ldr	r1, [r1, #204]	; 0xcc
     a1c:	ldr	r2, [fp, #-8]
     a20:	str	r0, [sp, #88]	; 0x58
     a24:	mov	r0, r1
     a28:	movw	r1, #0
     a2c:	movt	r1, #0
     a30:	bl	0 <fprintf>
     a34:	ldr	r1, [fp, #-4]
     a38:	ldr	r1, [r1, #204]	; 0xcc
     a3c:	ldr	r2, [fp, #-8]
     a40:	str	r0, [sp, #84]	; 0x54
     a44:	mov	r0, r1
     a48:	movw	r1, #0
     a4c:	movt	r1, #0
     a50:	bl	0 <fprintf>
     a54:	ldr	r1, [fp, #-4]
     a58:	ldr	r1, [r1, #204]	; 0xcc
     a5c:	str	r0, [sp, #80]	; 0x50
     a60:	mov	r0, r1
     a64:	movw	r1, #0
     a68:	movt	r1, #0
     a6c:	bl	0 <fprintf>
     a70:	ldr	r1, [fp, #-4]
     a74:	ldr	r1, [r1, #204]	; 0xcc
     a78:	ldr	r2, [fp, #-8]
     a7c:	ldr	r3, [fp, #-8]
     a80:	ldr	ip, [fp, #-8]
     a84:	str	r0, [sp, #76]	; 0x4c
     a88:	mov	r0, r1
     a8c:	movw	r1, #0
     a90:	movt	r1, #0
     a94:	str	ip, [sp]
     a98:	bl	0 <fprintf>
     a9c:	ldr	r1, [fp, #-4]
     aa0:	ldr	r1, [r1, #204]	; 0xcc
     aa4:	ldr	r2, [fp, #-8]
     aa8:	ldr	r3, [fp, #-8]
     aac:	ldr	ip, [fp, #-8]
     ab0:	str	r0, [sp, #72]	; 0x48
     ab4:	mov	r0, r1
     ab8:	movw	r1, #0
     abc:	movt	r1, #0
     ac0:	str	ip, [sp]
     ac4:	bl	0 <fprintf>
     ac8:	ldr	r1, [fp, #-4]
     acc:	ldr	r1, [r1, #204]	; 0xcc
     ad0:	ldr	r2, [fp, #-8]
     ad4:	ldr	r3, [fp, #-8]
     ad8:	ldr	ip, [fp, #-8]
     adc:	ldr	lr, [fp, #-8]
     ae0:	str	r0, [sp, #68]	; 0x44
     ae4:	mov	r0, r1
     ae8:	movw	r1, #0
     aec:	movt	r1, #0
     af0:	str	ip, [sp]
     af4:	str	lr, [sp, #4]
     af8:	bl	0 <fprintf>
     afc:	ldr	r1, [fp, #-4]
     b00:	ldr	r1, [r1, #204]	; 0xcc
     b04:	ldr	r2, [fp, #-8]
     b08:	ldr	r3, [fp, #-8]
     b0c:	ldr	ip, [fp, #-8]
     b10:	str	r0, [sp, #64]	; 0x40
     b14:	mov	r0, r1
     b18:	movw	r1, #0
     b1c:	movt	r1, #0
     b20:	str	ip, [sp]
     b24:	bl	0 <fprintf>
     b28:	ldr	r1, [fp, #-4]
     b2c:	ldr	r1, [r1, #204]	; 0xcc
     b30:	ldr	r2, [fp, #-8]
     b34:	ldr	r3, [fp, #-8]
     b38:	ldr	ip, [fp, #-8]
     b3c:	str	r0, [sp, #60]	; 0x3c
     b40:	mov	r0, r1
     b44:	movw	r1, #0
     b48:	movt	r1, #0
     b4c:	str	ip, [sp]
     b50:	bl	0 <fprintf>
     b54:	ldr	r1, [fp, #-4]
     b58:	ldr	r1, [r1, #204]	; 0xcc
     b5c:	ldr	r2, [fp, #-8]
     b60:	ldr	r3, [fp, #-8]
     b64:	ldr	ip, [fp, #-8]
     b68:	str	r0, [sp, #56]	; 0x38
     b6c:	mov	r0, r1
     b70:	movw	r1, #0
     b74:	movt	r1, #0
     b78:	str	ip, [sp]
     b7c:	bl	0 <fprintf>
     b80:	ldr	r1, [fp, #-4]
     b84:	ldr	r1, [r1, #204]	; 0xcc
     b88:	ldr	r2, [fp, #-8]
     b8c:	ldr	r3, [fp, #-8]
     b90:	ldr	ip, [fp, #-8]
     b94:	str	r0, [sp, #52]	; 0x34
     b98:	mov	r0, r1
     b9c:	movw	r1, #0
     ba0:	movt	r1, #0
     ba4:	str	ip, [sp]
     ba8:	bl	0 <fprintf>
     bac:	ldr	r1, [fp, #-4]
     bb0:	ldr	r1, [r1, #204]	; 0xcc
     bb4:	ldr	r2, [fp, #-8]
     bb8:	ldr	r3, [fp, #-8]
     bbc:	ldr	ip, [fp, #-8]
     bc0:	str	r0, [sp, #48]	; 0x30
     bc4:	mov	r0, r1
     bc8:	movw	r1, #0
     bcc:	movt	r1, #0
     bd0:	str	ip, [sp]
     bd4:	bl	0 <fprintf>
     bd8:	ldr	r1, [fp, #-4]
     bdc:	ldr	r1, [r1, #204]	; 0xcc
     be0:	ldr	r2, [fp, #-8]
     be4:	ldr	r3, [fp, #-8]
     be8:	ldr	ip, [fp, #-8]
     bec:	str	r0, [sp, #44]	; 0x2c
     bf0:	mov	r0, r1
     bf4:	movw	r1, #0
     bf8:	movt	r1, #0
     bfc:	str	ip, [sp]
     c00:	bl	0 <fprintf>
     c04:	ldr	r1, [fp, #-4]
     c08:	ldr	r1, [r1, #204]	; 0xcc
     c0c:	ldr	r2, [fp, #-8]
     c10:	ldr	r3, [fp, #-8]
     c14:	ldr	ip, [fp, #-8]
     c18:	str	r0, [sp, #40]	; 0x28
     c1c:	mov	r0, r1
     c20:	movw	r1, #0
     c24:	movt	r1, #0
     c28:	str	ip, [sp]
     c2c:	bl	0 <fprintf>
     c30:	ldr	r1, [fp, #-4]
     c34:	ldr	r1, [r1, #204]	; 0xcc
     c38:	ldr	r2, [fp, #-8]
     c3c:	ldr	r3, [fp, #-8]
     c40:	ldr	ip, [fp, #-8]
     c44:	str	r0, [sp, #36]	; 0x24
     c48:	mov	r0, r1
     c4c:	movw	r1, #0
     c50:	movt	r1, #0
     c54:	str	ip, [sp]
     c58:	bl	0 <fprintf>
     c5c:	ldr	r1, [fp, #-4]
     c60:	ldr	r1, [r1, #204]	; 0xcc
     c64:	str	r0, [sp, #32]
     c68:	mov	r0, r1
     c6c:	movw	r1, #0
     c70:	movt	r1, #0
     c74:	bl	0 <fprintf>
     c78:	ldr	r1, [fp, #-4]
     c7c:	ldr	r1, [r1, #204]	; 0xcc
     c80:	ldr	r2, [fp, #-8]
     c84:	ldr	r3, [fp, #-8]
     c88:	str	r0, [sp, #28]
     c8c:	mov	r0, r1
     c90:	movw	r1, #0
     c94:	movt	r1, #0
     c98:	bl	0 <fprintf>
     c9c:	ldr	r1, [fp, #-4]
     ca0:	ldr	r1, [r1, #204]	; 0xcc
     ca4:	str	r0, [sp, #24]
     ca8:	mov	r0, r1
     cac:	movw	r1, #0
     cb0:	movt	r1, #0
     cb4:	bl	0 <fprintf>
     cb8:	ldr	r1, [fp, #-4]
     cbc:	ldr	r1, [r1, #204]	; 0xcc
     cc0:	ldr	r2, [fp, #-8]
     cc4:	ldr	r3, [fp, #-8]
     cc8:	str	r0, [sp, #20]
     ccc:	mov	r0, r1
     cd0:	movw	r1, #0
     cd4:	movt	r1, #0
     cd8:	bl	0 <fprintf>
     cdc:	ldr	r1, [fp, #-4]
     ce0:	str	r0, [sp, #16]
     ce4:	mov	r0, r1
     ce8:	bl	d64 <gen_epilogue>
     cec:	ldr	r1, [fp, #-4]
     cf0:	ldr	r1, [r1, #204]	; 0xcc
     cf4:	ldr	r2, [fp, #-12]
     cf8:	str	r0, [sp, #12]
     cfc:	mov	r0, r1
     d00:	movw	r1, #0
     d04:	movt	r1, #0
     d08:	bl	0 <fprintf>
     d0c:	movw	r1, #0
     d10:	str	r0, [sp, #8]
     d14:	mov	r0, r1
     d18:	mov	sp, fp
     d1c:	pop	{fp, pc}

00000d20 <gen_prologue>:
     d20:	push	{fp, lr}
     d24:	mov	fp, sp
     d28:	sub	sp, sp, #8
     d2c:	str	r0, [sp, #4]
     d30:	ldr	r0, [sp, #4]
     d34:	ldr	r0, [r0, #212]	; 0xd4
     d38:	ldr	r0, [r0, #140]	; 0x8c
     d3c:	cmp	r0, #0
     d40:	beq	d58 <gen_prologue+0x38>
     d44:	ldr	r0, [sp, #4]
     d48:	ldr	r0, [r0, #204]	; 0xcc
     d4c:	movw	r1, #0
     d50:	movt	r1, #0
     d54:	bl	0 <fprintf>
     d58:	movw	r0, #0
     d5c:	mov	sp, fp
     d60:	pop	{fp, pc}

00000d64 <gen_epilogue>:
     d64:	push	{fp, lr}
     d68:	mov	fp, sp
     d6c:	sub	sp, sp, #8
     d70:	str	r0, [sp, #4]
     d74:	ldr	r0, [sp, #4]
     d78:	ldr	r0, [r0, #212]	; 0xd4
     d7c:	ldr	r0, [r0, #140]	; 0x8c
     d80:	cmp	r0, #0
     d84:	beq	d9c <gen_epilogue+0x38>
     d88:	ldr	r0, [sp, #4]
     d8c:	ldr	r0, [r0, #204]	; 0xcc
     d90:	movw	r1, #0
     d94:	movt	r1, #0
     d98:	bl	0 <fprintf>
     d9c:	movw	r0, #0
     da0:	mov	sp, fp
     da4:	pop	{fp, pc}

00000da8 <__flatcc_fb_gen_c_builder>:
     da8:	push	{fp, lr}
     dac:	mov	fp, sp
     db0:	sub	sp, sp, #24
     db4:	str	r0, [fp, #-4]
     db8:	ldr	r0, [fp, #-4]
     dbc:	bl	e14 <gen_builder_pretext>
     dc0:	ldr	r1, [fp, #-4]
     dc4:	str	r0, [fp, #-8]
     dc8:	mov	r0, r1
     dcc:	bl	10ac <gen_builder_enums>
     dd0:	ldr	r1, [fp, #-4]
     dd4:	str	r0, [sp, #12]
     dd8:	mov	r0, r1
     ddc:	bl	11e4 <gen_builder_structs>
     de0:	ldr	r1, [fp, #-4]
     de4:	str	r0, [sp, #8]
     de8:	mov	r0, r1
     dec:	bl	1250 <gen_builder_tables>
     df0:	ldr	r1, [fp, #-4]
     df4:	str	r0, [sp, #4]
     df8:	mov	r0, r1
     dfc:	bl	1444 <gen_builder_footer>
     e00:	movw	r1, #0
     e04:	str	r0, [sp]
     e08:	mov	r0, r1
     e0c:	mov	sp, fp
     e10:	pop	{fp, pc}

00000e14 <gen_builder_pretext>:
     e14:	push	{fp, lr}
     e18:	mov	fp, sp
     e1c:	sub	sp, sp, #72	; 0x48
     e20:	str	r0, [fp, #-4]
     e24:	ldr	r0, [fp, #-4]
     e28:	str	r0, [fp, #-8]
     e2c:	ldr	r0, [fp, #-4]
     e30:	add	r0, r0, #102	; 0x66
     e34:	str	r0, [fp, #-12]
     e38:	ldr	r0, [fp, #-4]
     e3c:	ldr	r0, [r0, #204]	; 0xcc
     e40:	ldr	r1, [fp, #-4]
     e44:	ldr	r1, [r1, #208]	; 0xd0
     e48:	ldr	r2, [r1, #164]	; 0xa4
     e4c:	ldr	r1, [fp, #-4]
     e50:	ldr	r1, [r1, #208]	; 0xd0
     e54:	ldr	r3, [r1, #164]	; 0xa4
     e58:	movw	r1, #0
     e5c:	movt	r1, #0
     e60:	bl	0 <fprintf>
     e64:	ldr	r1, [fp, #-4]
     e68:	ldr	r1, [r1, #204]	; 0xcc
     e6c:	str	r0, [fp, #-16]
     e70:	mov	r0, r1
     e74:	movw	r1, #0
     e78:	movt	r1, #0
     e7c:	bl	0 <fprintf>
     e80:	ldr	r1, [fp, #-4]
     e84:	ldr	r1, [r1, #204]	; 0xcc
     e88:	ldr	r2, [fp, #-4]
     e8c:	ldr	r2, [r2, #208]	; 0xd0
     e90:	ldr	r2, [r2, #164]	; 0xa4
     e94:	str	r0, [fp, #-20]	; 0xffffffec
     e98:	mov	r0, r1
     e9c:	movw	r1, #0
     ea0:	movt	r1, #0
     ea4:	bl	0 <fprintf>
     ea8:	ldr	r1, [fp, #-4]
     eac:	ldr	r1, [r1, #204]	; 0xcc
     eb0:	ldr	r2, [fp, #-4]
     eb4:	ldr	r2, [r2, #208]	; 0xd0
     eb8:	ldr	r2, [r2, #160]	; 0xa0
     ebc:	str	r0, [fp, #-24]	; 0xffffffe8
     ec0:	mov	r0, r1
     ec4:	movw	r1, #0
     ec8:	movt	r1, #0
     ecc:	bl	0 <fprintf>
     ed0:	ldr	r1, [fp, #-4]
     ed4:	ldr	r1, [r1, #204]	; 0xcc
     ed8:	str	r0, [fp, #-28]	; 0xffffffe4
     edc:	mov	r0, r1
     ee0:	movw	r1, #0
     ee4:	movt	r1, #0
     ee8:	bl	0 <fprintf>
     eec:	ldr	r1, [fp, #-4]
     ef0:	ldr	r1, [r1, #204]	; 0xcc
     ef4:	ldr	r2, [fp, #-12]
     ef8:	str	r0, [fp, #-32]	; 0xffffffe0
     efc:	mov	r0, r1
     f00:	movw	r1, #0
     f04:	movt	r1, #0
     f08:	bl	0 <fprintf>
     f0c:	ldr	r1, [fp, #-4]
     f10:	ldr	r1, [r1, #204]	; 0xcc
     f14:	ldr	r2, [fp, #-8]
     f18:	str	r0, [sp, #36]	; 0x24
     f1c:	mov	r0, r1
     f20:	movw	r1, #0
     f24:	movt	r1, #0
     f28:	bl	0 <fprintf>
     f2c:	ldr	r1, [fp, #-4]
     f30:	ldr	r1, [r1, #204]	; 0xcc
     f34:	str	r0, [sp, #32]
     f38:	mov	r0, r1
     f3c:	movw	r1, #0
     f40:	movt	r1, #0
     f44:	bl	0 <fprintf>
     f48:	ldr	r1, [fp, #-4]
     f4c:	str	r0, [sp, #28]
     f50:	mov	r0, r1
     f54:	movw	r1, #0
     f58:	movt	r1, #0
     f5c:	movw	r2, #0
     f60:	movt	r2, #0
     f64:	bl	0 <__flatcc_fb_gen_c_includes>
     f68:	ldr	r0, [fp, #-4]
     f6c:	bl	d20 <gen_prologue>
     f70:	ldr	r1, [fp, #-4]
     f74:	ldr	r1, [r1, #208]	; 0xd0
     f78:	ldrh	r1, [r1, #16]
     f7c:	cmp	r1, #2
     f80:	bne	fd0 <gen_builder_pretext+0x1bc>
     f84:	ldr	r0, [fp, #-4]
     f88:	ldr	r0, [r0, #204]	; 0xcc
     f8c:	ldr	r2, [fp, #-8]
     f90:	ldr	r3, [fp, #-8]
     f94:	ldr	r1, [fp, #-4]
     f98:	ldr	r1, [r1, #208]	; 0xd0
     f9c:	ldr	r1, [r1, #12]
     fa0:	ldr	ip, [fp, #-4]
     fa4:	ldr	ip, [ip, #208]	; 0xd0
     fa8:	ldr	ip, [ip, #8]
     fac:	movw	lr, #0
     fb0:	movt	lr, #0
     fb4:	str	r1, [sp, #24]
     fb8:	mov	r1, lr
     fbc:	ldr	lr, [sp, #24]
     fc0:	str	lr, [sp]
     fc4:	str	ip, [sp, #4]
     fc8:	bl	0 <fprintf>
     fcc:	b	fec <gen_builder_pretext+0x1d8>
     fd0:	ldr	r0, [fp, #-4]
     fd4:	ldr	r0, [r0, #204]	; 0xcc
     fd8:	ldr	r2, [fp, #-8]
     fdc:	ldr	r3, [fp, #-8]
     fe0:	movw	r1, #0
     fe4:	movt	r1, #0
     fe8:	bl	0 <fprintf>
     fec:	ldr	r0, [fp, #-4]
     ff0:	ldr	r0, [r0, #208]	; 0xd0
     ff4:	ldrh	r0, [r0, #32]
     ff8:	cmp	r0, #2
     ffc:	bne	104c <gen_builder_pretext+0x238>
    1000:	ldr	r0, [fp, #-4]
    1004:	ldr	r0, [r0, #204]	; 0xcc
    1008:	ldr	r2, [fp, #-8]
    100c:	ldr	r3, [fp, #-8]
    1010:	ldr	r1, [fp, #-4]
    1014:	ldr	r1, [r1, #208]	; 0xd0
    1018:	ldr	r1, [r1, #28]
    101c:	ldr	ip, [fp, #-4]
    1020:	ldr	ip, [ip, #208]	; 0xd0
    1024:	ldr	ip, [ip, #24]
    1028:	movw	lr, #0
    102c:	movt	lr, #0
    1030:	str	r1, [sp, #20]
    1034:	mov	r1, lr
    1038:	ldr	lr, [sp, #20]
    103c:	str	lr, [sp]
    1040:	str	ip, [sp, #4]
    1044:	bl	0 <fprintf>
    1048:	b	1084 <gen_builder_pretext+0x270>
    104c:	ldr	r0, [fp, #-4]
    1050:	ldr	r0, [r0, #204]	; 0xcc
    1054:	ldr	r2, [fp, #-8]
    1058:	ldr	r3, [fp, #-8]
    105c:	ldr	r1, [fp, #-4]
    1060:	ldr	r1, [r1, #212]	; 0xd4
    1064:	ldr	r1, [r1, #104]	; 0x68
    1068:	movw	ip, #0
    106c:	movt	ip, #0
    1070:	str	r1, [sp, #16]
    1074:	mov	r1, ip
    1078:	ldr	ip, [sp, #16]
    107c:	str	ip, [sp]
    1080:	bl	0 <fprintf>
    1084:	ldr	r0, [fp, #-4]
    1088:	ldr	r0, [r0, #204]	; 0xcc
    108c:	movw	r1, #0
    1090:	movt	r1, #0
    1094:	bl	0 <fprintf>
    1098:	movw	r1, #0
    109c:	str	r0, [sp, #12]
    10a0:	mov	r0, r1
    10a4:	mov	sp, fp
    10a8:	pop	{fp, pc}

000010ac <gen_builder_enums>:
    10ac:	push	{r4, r5, fp, lr}
    10b0:	add	fp, sp, #8
    10b4:	sub	sp, sp, #256	; 0x100
    10b8:	str	r0, [fp, #-12]
    10bc:	ldr	r0, [fp, #-12]
    10c0:	str	r0, [fp, #-16]
    10c4:	movw	r0, #0
    10c8:	str	r0, [fp, #-24]	; 0xffffffe8
    10cc:	add	r0, sp, #20
    10d0:	movw	r1, #0
    10d4:	and	r1, r1, #255	; 0xff
    10d8:	movw	r2, #220	; 0xdc
    10dc:	bl	0 <memset>
    10e0:	ldr	r0, [fp, #-12]
    10e4:	ldr	r0, [r0, #208]	; 0xd0
    10e8:	ldr	r0, [r0, #40]	; 0x28
    10ec:	str	r0, [fp, #-20]	; 0xffffffec
    10f0:	ldr	r0, [fp, #-20]	; 0xffffffec
    10f4:	movw	r1, #0
    10f8:	cmp	r0, r1
    10fc:	beq	11b8 <gen_builder_enums+0x10c>
    1100:	ldr	r0, [fp, #-20]	; 0xffffffec
    1104:	ldrh	r0, [r0, #8]
    1108:	cmp	r0, #3
    110c:	bne	11a0 <gen_builder_enums+0xf4>
    1110:	b	1114 <gen_builder_enums+0x68>
    1114:	ldr	r0, [fp, #-20]	; 0xffffffec
    1118:	add	r1, sp, #20
    111c:	bl	1498 <fb_compound_name>
    1120:	add	r0, sp, #20
    1124:	ldr	r1, [fp, #-12]
    1128:	ldr	r1, [r1, #204]	; 0xcc
    112c:	str	r0, [sp, #16]
    1130:	mov	r0, r1
    1134:	movw	r1, #0
    1138:	movt	r1, #0
    113c:	ldr	r2, [sp, #16]
    1140:	ldr	r3, [sp, #16]
    1144:	ldr	ip, [sp, #16]
    1148:	str	ip, [sp]
    114c:	bl	0 <fprintf>
    1150:	add	r1, sp, #20
    1154:	ldr	r2, [fp, #-12]
    1158:	ldr	r2, [r2, #204]	; 0xcc
    115c:	ldr	r3, [fp, #-16]
    1160:	ldr	ip, [fp, #-16]
    1164:	str	r0, [sp, #12]
    1168:	mov	r0, r2
    116c:	movw	r2, #0
    1170:	movt	r2, #0
    1174:	str	r1, [sp, #8]
    1178:	mov	r1, r2
    117c:	mov	r2, r3
    1180:	mov	r3, ip
    1184:	ldr	ip, [sp, #8]
    1188:	str	ip, [sp]
    118c:	str	ip, [sp, #4]
    1190:	bl	0 <fprintf>
    1194:	movw	r1, #1
    1198:	str	r1, [fp, #-24]	; 0xffffffe8
    119c:	b	11a4 <gen_builder_enums+0xf8>
    11a0:	b	11a8 <gen_builder_enums+0xfc>
    11a4:	b	11a8 <gen_builder_enums+0xfc>
    11a8:	ldr	r0, [fp, #-20]	; 0xffffffec
    11ac:	ldr	r0, [r0]
    11b0:	str	r0, [fp, #-20]	; 0xffffffec
    11b4:	b	10f0 <gen_builder_enums+0x44>
    11b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    11bc:	cmp	r0, #0
    11c0:	beq	11d8 <gen_builder_enums+0x12c>
    11c4:	ldr	r0, [fp, #-12]
    11c8:	ldr	r0, [r0, #204]	; 0xcc
    11cc:	movw	r1, #0
    11d0:	movt	r1, #0
    11d4:	bl	0 <fprintf>
    11d8:	movw	r0, #0
    11dc:	sub	sp, fp, #8
    11e0:	pop	{r4, r5, fp, pc}

000011e4 <gen_builder_structs>:
    11e4:	push	{fp, lr}
    11e8:	mov	fp, sp
    11ec:	sub	sp, sp, #8
    11f0:	str	r0, [sp, #4]
    11f4:	ldr	r0, [sp, #4]
    11f8:	ldr	r0, [r0, #208]	; 0xd0
    11fc:	ldr	r0, [r0, #44]	; 0x2c
    1200:	str	r0, [sp]
    1204:	ldr	r0, [sp]
    1208:	movw	r1, #0
    120c:	cmp	r0, r1
    1210:	beq	1244 <gen_builder_structs+0x60>
    1214:	ldr	r0, [sp, #4]
    1218:	ldr	r1, [sp]
    121c:	bl	14c8 <gen_builder_struct>
    1220:	ldr	r0, [sp, #4]
    1224:	ldr	r0, [r0, #204]	; 0xcc
    1228:	movw	r1, #0
    122c:	movt	r1, #0
    1230:	bl	0 <fprintf>
    1234:	ldr	r0, [sp]
    1238:	ldr	r0, [r0, #120]	; 0x78
    123c:	str	r0, [sp]
    1240:	b	1204 <gen_builder_structs+0x20>
    1244:	movw	r0, #0
    1248:	mov	sp, fp
    124c:	pop	{fp, pc}

00001250 <gen_builder_tables>:
    1250:	push	{fp, lr}
    1254:	mov	fp, sp
    1258:	sub	sp, sp, #32
    125c:	str	r0, [fp, #-8]
    1260:	movw	r0, #0
    1264:	str	r0, [sp, #16]
    1268:	ldr	r0, [fp, #-8]
    126c:	bl	2b10 <gen_union_typedefs>
    1270:	ldr	r1, [fp, #-8]
    1274:	ldr	r1, [r1, #208]	; 0xd0
    1278:	ldr	r1, [r1, #40]	; 0x28
    127c:	str	r1, [fp, #-12]
    1280:	ldr	r0, [fp, #-12]
    1284:	movw	r1, #0
    1288:	cmp	r0, r1
    128c:	beq	12ec <gen_builder_tables+0x9c>
    1290:	ldr	r0, [fp, #-12]
    1294:	ldrh	r0, [r0, #8]
    1298:	cmp	r0, #0
    129c:	bne	12d4 <gen_builder_tables+0x84>
    12a0:	b	12a4 <gen_builder_tables+0x54>
    12a4:	movw	r0, #1
    12a8:	str	r0, [sp, #16]
    12ac:	ldr	r0, [fp, #-8]
    12b0:	ldr	r1, [fp, #-12]
    12b4:	bl	2c14 <gen_required_table_fields>
    12b8:	ldr	r1, [fp, #-8]
    12bc:	ldr	r2, [fp, #-12]
    12c0:	str	r0, [sp, #12]
    12c4:	mov	r0, r1
    12c8:	mov	r1, r2
    12cc:	bl	2d88 <gen_builder_table>
    12d0:	b	12d8 <gen_builder_tables+0x88>
    12d4:	b	12dc <gen_builder_tables+0x8c>
    12d8:	b	12dc <gen_builder_tables+0x8c>
    12dc:	ldr	r0, [fp, #-12]
    12e0:	ldr	r0, [r0]
    12e4:	str	r0, [fp, #-12]
    12e8:	b	1280 <gen_builder_tables+0x30>
    12ec:	ldr	r0, [fp, #-8]
    12f0:	ldr	r0, [r0, #208]	; 0xd0
    12f4:	ldr	r0, [r0, #40]	; 0x28
    12f8:	str	r0, [fp, #-12]
    12fc:	ldr	r0, [fp, #-12]
    1300:	movw	r1, #0
    1304:	cmp	r0, r1
    1308:	beq	1348 <gen_builder_tables+0xf8>
    130c:	ldr	r0, [fp, #-12]
    1310:	ldrh	r0, [r0, #8]
    1314:	cmp	r0, #0
    1318:	bne	1330 <gen_builder_tables+0xe0>
    131c:	b	1320 <gen_builder_tables+0xd0>
    1320:	ldr	r0, [fp, #-8]
    1324:	ldr	r1, [fp, #-12]
    1328:	bl	2e28 <gen_builder_create_table_decl>
    132c:	b	1334 <gen_builder_tables+0xe4>
    1330:	b	1338 <gen_builder_tables+0xe8>
    1334:	b	1338 <gen_builder_tables+0xe8>
    1338:	ldr	r0, [fp, #-12]
    133c:	ldr	r0, [r0]
    1340:	str	r0, [fp, #-12]
    1344:	b	12fc <gen_builder_tables+0xac>
    1348:	ldr	r0, [sp, #16]
    134c:	cmp	r0, #0
    1350:	beq	1368 <gen_builder_tables+0x118>
    1354:	ldr	r0, [fp, #-8]
    1358:	ldr	r0, [r0, #204]	; 0xcc
    135c:	movw	r1, #0
    1360:	movt	r1, #0
    1364:	bl	0 <fprintf>
    1368:	ldr	r0, [fp, #-8]
    136c:	bl	2f74 <gen_unions>
    1370:	ldr	r1, [sp, #16]
    1374:	cmp	r1, #0
    1378:	bne	1388 <gen_builder_tables+0x138>
    137c:	movw	r0, #0
    1380:	str	r0, [fp, #-4]
    1384:	b	1438 <gen_builder_tables+0x1e8>
    1388:	ldr	r0, [fp, #-8]
    138c:	ldr	r0, [r0, #208]	; 0xd0
    1390:	ldr	r0, [r0, #40]	; 0x28
    1394:	str	r0, [fp, #-12]
    1398:	ldr	r0, [fp, #-12]
    139c:	movw	r1, #0
    13a0:	cmp	r0, r1
    13a4:	beq	1430 <gen_builder_tables+0x1e0>
    13a8:	ldr	r0, [fp, #-12]
    13ac:	ldrh	r0, [r0, #8]
    13b0:	cmp	r0, #0
    13b4:	bne	1418 <gen_builder_tables+0x1c8>
    13b8:	b	13bc <gen_builder_tables+0x16c>
    13bc:	ldr	r0, [fp, #-8]
    13c0:	ldr	r1, [fp, #-12]
    13c4:	bl	301c <gen_builder_table_fields>
    13c8:	ldr	r1, [fp, #-8]
    13cc:	ldr	r2, [fp, #-12]
    13d0:	str	r0, [sp, #8]
    13d4:	mov	r0, r1
    13d8:	mov	r1, r2
    13dc:	bl	3be0 <gen_builder_create_table>
    13e0:	ldr	r1, [fp, #-8]
    13e4:	ldr	r2, [fp, #-12]
    13e8:	str	r0, [sp, #4]
    13ec:	mov	r0, r1
    13f0:	mov	r1, r2
    13f4:	bl	3ec4 <gen_builder_table_prolog>
    13f8:	ldr	r1, [fp, #-8]
    13fc:	ldr	r1, [r1, #204]	; 0xcc
    1400:	str	r0, [sp]
    1404:	mov	r0, r1
    1408:	movw	r1, #0
    140c:	movt	r1, #0
    1410:	bl	0 <fprintf>
    1414:	b	141c <gen_builder_tables+0x1cc>
    1418:	b	1420 <gen_builder_tables+0x1d0>
    141c:	b	1420 <gen_builder_tables+0x1d0>
    1420:	ldr	r0, [fp, #-12]
    1424:	ldr	r0, [r0]
    1428:	str	r0, [fp, #-12]
    142c:	b	1398 <gen_builder_tables+0x148>
    1430:	movw	r0, #0
    1434:	str	r0, [fp, #-4]
    1438:	ldr	r0, [fp, #-4]
    143c:	mov	sp, fp
    1440:	pop	{fp, pc}

00001444 <gen_builder_footer>:
    1444:	push	{fp, lr}
    1448:	mov	fp, sp
    144c:	sub	sp, sp, #16
    1450:	str	r0, [fp, #-4]
    1454:	ldr	r0, [fp, #-4]
    1458:	bl	d64 <gen_epilogue>
    145c:	ldr	r1, [fp, #-4]
    1460:	ldr	r1, [r1, #204]	; 0xcc
    1464:	ldr	r2, [fp, #-4]
    1468:	ldr	r2, [r2, #208]	; 0xd0
    146c:	ldr	r2, [r2, #164]	; 0xa4
    1470:	str	r0, [sp, #8]
    1474:	mov	r0, r1
    1478:	movw	r1, #0
    147c:	movt	r1, #0
    1480:	bl	0 <fprintf>
    1484:	movw	r1, #0
    1488:	str	r0, [sp, #4]
    148c:	mov	r0, r1
    1490:	mov	sp, fp
    1494:	pop	{fp, pc}

00001498 <fb_compound_name>:
    1498:	push	{fp, lr}
    149c:	mov	fp, sp
    14a0:	sub	sp, sp, #8
    14a4:	str	r0, [sp, #4]
    14a8:	str	r1, [sp]
    14ac:	ldr	r0, [sp, #4]
    14b0:	ldr	r0, [r0, #12]
    14b4:	ldr	r1, [sp, #4]
    14b8:	ldr	r2, [sp]
    14bc:	bl	0 <__flatcc_fb_scoped_symbol_name>
    14c0:	mov	sp, fp
    14c4:	pop	{fp, pc}

000014c8 <gen_builder_struct>:
    14c8:	push	{r4, r5, r6, sl, fp, lr}
    14cc:	add	fp, sp, #16
    14d0:	sub	sp, sp, #432	; 0x1b0
    14d4:	str	r0, [fp, #-20]	; 0xffffffec
    14d8:	str	r1, [fp, #-24]	; 0xffffffe8
    14dc:	ldr	r0, [fp, #-20]	; 0xffffffec
    14e0:	str	r0, [fp, #-28]	; 0xffffffe4
    14e4:	add	r0, sp, #196	; 0xc4
    14e8:	movw	r1, #0
    14ec:	and	r1, r1, #255	; 0xff
    14f0:	movw	r2, #220	; 0xdc
    14f4:	bl	0 <memset>
    14f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    14fc:	ldrh	r0, [r0, #8]
    1500:	cmp	r0, #1
    1504:	bne	150c <gen_builder_struct+0x44>
    1508:	b	152c <gen_builder_struct+0x64>
    150c:	movw	r0, #0
    1510:	movt	r0, #0
    1514:	movw	r1, #0
    1518:	movt	r1, #0
    151c:	movw	r2, #1010	; 0x3f2
    1520:	movw	r3, #0
    1524:	movt	r3, #0
    1528:	bl	0 <__assert_fail>
    152c:	add	r0, sp, #196	; 0xc4
    1530:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1534:	add	r2, sp, #196	; 0xc4
    1538:	str	r0, [sp, #192]	; 0xc0
    153c:	mov	r0, r1
    1540:	mov	r1, r2
    1544:	str	r2, [sp, #188]	; 0xbc
    1548:	bl	1498 <fb_compound_name>
    154c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1550:	bl	1ab4 <get_total_struct_field_count>
    1554:	str	r0, [fp, #-32]	; 0xffffffe0
    1558:	ldr	r0, [fp, #-20]	; 0xffffffec
    155c:	ldr	r0, [r0, #204]	; 0xcc
    1560:	movw	r1, #0
    1564:	movt	r1, #0
    1568:	ldr	r2, [sp, #188]	; 0xbc
    156c:	bl	0 <fprintf>
    1570:	ldr	r1, [fp, #-20]	; 0xffffffec
    1574:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1578:	ldr	r3, [fp, #-32]	; 0xffffffe0
    157c:	mov	ip, sp
    1580:	mov	lr, #1
    1584:	str	lr, [ip]
    1588:	mov	ip, #0
    158c:	str	r0, [sp, #184]	; 0xb8
    1590:	mov	r0, r1
    1594:	mov	r1, r2
    1598:	mov	r2, ip
    159c:	str	lr, [sp, #180]	; 0xb4
    15a0:	str	ip, [sp, #176]	; 0xb0
    15a4:	bl	1b7c <gen_builder_struct_args>
    15a8:	ldr	r1, [fp, #-20]	; 0xffffffec
    15ac:	ldr	r1, [r1, #204]	; 0xcc
    15b0:	movw	r2, #0
    15b4:	movt	r2, #0
    15b8:	str	r0, [sp, #172]	; 0xac
    15bc:	mov	r0, r1
    15c0:	mov	r1, r2
    15c4:	ldr	r2, [sp, #188]	; 0xbc
    15c8:	bl	0 <fprintf>
    15cc:	ldr	r1, [fp, #-20]	; 0xffffffec
    15d0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    15d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    15d8:	mov	ip, sp
    15dc:	ldr	lr, [sp, #180]	; 0xb4
    15e0:	str	lr, [ip]
    15e4:	str	r0, [sp, #168]	; 0xa8
    15e8:	mov	r0, r1
    15ec:	mov	r1, r2
    15f0:	ldr	r2, [sp, #176]	; 0xb0
    15f4:	bl	1da0 <gen_builder_struct_call_list>
    15f8:	ldr	r1, [fp, #-20]	; 0xffffffec
    15fc:	ldr	r1, [r1, #204]	; 0xcc
    1600:	movw	r2, #0
    1604:	movt	r2, #0
    1608:	str	r0, [sp, #164]	; 0xa4
    160c:	mov	r0, r1
    1610:	mov	r1, r2
    1614:	bl	0 <fprintf>
    1618:	ldr	r1, [fp, #-20]	; 0xffffffec
    161c:	ldr	r1, [r1, #204]	; 0xcc
    1620:	mov	r2, sp
    1624:	ldr	r3, [sp, #188]	; 0xbc
    1628:	str	r3, [r2]
    162c:	movw	r2, #0
    1630:	movt	r2, #0
    1634:	str	r0, [sp, #160]	; 0xa0
    1638:	mov	r0, r1
    163c:	mov	r1, r2
    1640:	mov	r2, r3
    1644:	bl	0 <fprintf>
    1648:	ldr	r1, [fp, #-20]	; 0xffffffec
    164c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1650:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1654:	mov	ip, sp
    1658:	ldr	lr, [sp, #176]	; 0xb0
    165c:	str	lr, [ip]
    1660:	str	r0, [sp, #156]	; 0x9c
    1664:	mov	r0, r1
    1668:	mov	r1, r2
    166c:	mov	r2, lr
    1670:	bl	1b7c <gen_builder_struct_args>
    1674:	ldr	r1, [fp, #-20]	; 0xffffffec
    1678:	ldr	r1, [r1, #204]	; 0xcc
    167c:	movw	r2, #0
    1680:	movt	r2, #0
    1684:	str	r0, [sp, #152]	; 0x98
    1688:	mov	r0, r1
    168c:	mov	r1, r2
    1690:	str	r2, [sp, #148]	; 0x94
    1694:	bl	0 <fprintf>
    1698:	ldr	r1, [fp, #-20]	; 0xffffffec
    169c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    16a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    16a4:	mov	ip, sp
    16a8:	ldr	lr, [sp, #176]	; 0xb0
    16ac:	str	lr, [ip, #4]
    16b0:	str	lr, [ip]
    16b4:	str	r0, [sp, #144]	; 0x90
    16b8:	mov	r0, r1
    16bc:	mov	r1, r2
    16c0:	mov	r2, lr
    16c4:	bl	1e44 <gen_builder_struct_field_assign>
    16c8:	ldr	r1, [fp, #-20]	; 0xffffffec
    16cc:	ldr	r1, [r1, #204]	; 0xcc
    16d0:	movw	r2, #0
    16d4:	movt	r2, #0
    16d8:	str	r0, [sp, #140]	; 0x8c
    16dc:	mov	r0, r1
    16e0:	mov	r1, r2
    16e4:	str	r2, [sp, #136]	; 0x88
    16e8:	bl	0 <fprintf>
    16ec:	ldr	r1, [fp, #-20]	; 0xffffffec
    16f0:	ldr	r1, [r1, #204]	; 0xcc
    16f4:	mov	r2, sp
    16f8:	ldr	r3, [sp, #188]	; 0xbc
    16fc:	str	r3, [r2, #4]
    1700:	str	r3, [r2]
    1704:	movw	r2, #0
    1708:	movt	r2, #0
    170c:	str	r0, [sp, #132]	; 0x84
    1710:	mov	r0, r1
    1714:	mov	r1, r2
    1718:	mov	r2, r3
    171c:	bl	0 <fprintf>
    1720:	ldr	r1, [fp, #-20]	; 0xffffffec
    1724:	ldr	r1, [r1, #204]	; 0xcc
    1728:	movw	r2, #0
    172c:	movt	r2, #0
    1730:	str	r0, [sp, #128]	; 0x80
    1734:	mov	r0, r1
    1738:	mov	r1, r2
    173c:	str	r2, [sp, #124]	; 0x7c
    1740:	bl	0 <fprintf>
    1744:	ldr	r1, [fp, #-20]	; 0xffffffec
    1748:	ldr	r2, [fp, #-24]	; 0xffffffe8
    174c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1750:	mov	ip, sp
    1754:	ldr	lr, [sp, #180]	; 0xb4
    1758:	str	lr, [ip, #4]
    175c:	ldr	r4, [sp, #176]	; 0xb0
    1760:	str	r4, [ip]
    1764:	str	r0, [sp, #120]	; 0x78
    1768:	mov	r0, r1
    176c:	mov	r1, r2
    1770:	mov	r2, r4
    1774:	bl	1e44 <gen_builder_struct_field_assign>
    1778:	ldr	r1, [fp, #-20]	; 0xffffffec
    177c:	ldr	r1, [r1, #204]	; 0xcc
    1780:	str	r0, [sp, #116]	; 0x74
    1784:	mov	r0, r1
    1788:	ldr	r1, [sp, #136]	; 0x88
    178c:	bl	0 <fprintf>
    1790:	ldr	r1, [fp, #-20]	; 0xffffffec
    1794:	ldr	r1, [r1, #204]	; 0xcc
    1798:	mov	r2, sp
    179c:	ldr	r3, [sp, #188]	; 0xbc
    17a0:	str	r3, [r2]
    17a4:	movw	r2, #0
    17a8:	movt	r2, #0
    17ac:	str	r0, [sp, #112]	; 0x70
    17b0:	mov	r0, r1
    17b4:	mov	r1, r2
    17b8:	mov	r2, r3
    17bc:	bl	0 <fprintf>
    17c0:	ldr	r1, [fp, #-20]	; 0xffffffec
    17c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    17c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    17cc:	mov	ip, sp
    17d0:	ldr	lr, [sp, #176]	; 0xb0
    17d4:	str	lr, [ip]
    17d8:	str	r0, [sp, #108]	; 0x6c
    17dc:	mov	r0, r1
    17e0:	mov	r1, r2
    17e4:	mov	r2, lr
    17e8:	bl	1b7c <gen_builder_struct_args>
    17ec:	ldr	r1, [fp, #-20]	; 0xffffffec
    17f0:	ldr	r1, [r1, #204]	; 0xcc
    17f4:	str	r0, [sp, #104]	; 0x68
    17f8:	mov	r0, r1
    17fc:	ldr	r1, [sp, #148]	; 0x94
    1800:	bl	0 <fprintf>
    1804:	ldr	r1, [fp, #-20]	; 0xffffffec
    1808:	ldr	r2, [fp, #-24]	; 0xffffffe8
    180c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1810:	mov	ip, sp
    1814:	ldr	lr, [sp, #176]	; 0xb0
    1818:	str	lr, [ip, #4]
    181c:	mov	r4, #2
    1820:	str	r4, [ip]
    1824:	str	r0, [sp, #100]	; 0x64
    1828:	mov	r0, r1
    182c:	mov	r1, r2
    1830:	mov	r2, lr
    1834:	str	r4, [sp, #96]	; 0x60
    1838:	bl	1e44 <gen_builder_struct_field_assign>
    183c:	ldr	r1, [fp, #-20]	; 0xffffffec
    1840:	ldr	r1, [r1, #204]	; 0xcc
    1844:	str	r0, [sp, #92]	; 0x5c
    1848:	mov	r0, r1
    184c:	ldr	r1, [sp, #136]	; 0x88
    1850:	bl	0 <fprintf>
    1854:	ldr	r1, [fp, #-20]	; 0xffffffec
    1858:	ldr	r1, [r1, #204]	; 0xcc
    185c:	mov	r2, sp
    1860:	ldr	r3, [sp, #188]	; 0xbc
    1864:	str	r3, [r2, #4]
    1868:	str	r3, [r2]
    186c:	movw	r2, #0
    1870:	movt	r2, #0
    1874:	str	r0, [sp, #88]	; 0x58
    1878:	mov	r0, r1
    187c:	mov	r1, r2
    1880:	mov	r2, r3
    1884:	bl	0 <fprintf>
    1888:	ldr	r1, [fp, #-20]	; 0xffffffec
    188c:	ldr	r1, [r1, #204]	; 0xcc
    1890:	str	r0, [sp, #84]	; 0x54
    1894:	mov	r0, r1
    1898:	ldr	r1, [sp, #124]	; 0x7c
    189c:	bl	0 <fprintf>
    18a0:	ldr	r1, [fp, #-20]	; 0xffffffec
    18a4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    18a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    18ac:	mov	ip, sp
    18b0:	ldr	lr, [sp, #180]	; 0xb4
    18b4:	str	lr, [ip, #4]
    18b8:	ldr	r4, [sp, #96]	; 0x60
    18bc:	str	r4, [ip]
    18c0:	str	r0, [sp, #80]	; 0x50
    18c4:	mov	r0, r1
    18c8:	mov	r1, r2
    18cc:	ldr	r2, [sp, #176]	; 0xb0
    18d0:	bl	1e44 <gen_builder_struct_field_assign>
    18d4:	ldr	r1, [fp, #-20]	; 0xffffffec
    18d8:	ldr	r1, [r1, #204]	; 0xcc
    18dc:	str	r0, [sp, #76]	; 0x4c
    18e0:	mov	r0, r1
    18e4:	ldr	r1, [sp, #136]	; 0x88
    18e8:	bl	0 <fprintf>
    18ec:	ldr	r1, [fp, #-20]	; 0xffffffec
    18f0:	ldr	r1, [r1, #204]	; 0xcc
    18f4:	mov	r2, sp
    18f8:	ldr	r3, [sp, #188]	; 0xbc
    18fc:	str	r3, [r2]
    1900:	movw	r2, #0
    1904:	movt	r2, #0
    1908:	str	r0, [sp, #72]	; 0x48
    190c:	mov	r0, r1
    1910:	mov	r1, r2
    1914:	mov	r2, r3
    1918:	bl	0 <fprintf>
    191c:	ldr	r1, [fp, #-20]	; 0xffffffec
    1920:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1924:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1928:	mov	ip, sp
    192c:	ldr	lr, [sp, #176]	; 0xb0
    1930:	str	lr, [ip]
    1934:	str	r0, [sp, #68]	; 0x44
    1938:	mov	r0, r1
    193c:	mov	r1, r2
    1940:	mov	r2, lr
    1944:	bl	1b7c <gen_builder_struct_args>
    1948:	ldr	r1, [fp, #-20]	; 0xffffffec
    194c:	ldr	r1, [r1, #204]	; 0xcc
    1950:	str	r0, [sp, #64]	; 0x40
    1954:	mov	r0, r1
    1958:	ldr	r1, [sp, #148]	; 0x94
    195c:	bl	0 <fprintf>
    1960:	ldr	r1, [fp, #-20]	; 0xffffffec
    1964:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1968:	ldr	r3, [fp, #-32]	; 0xffffffe0
    196c:	mov	ip, sp
    1970:	ldr	lr, [sp, #176]	; 0xb0
    1974:	str	lr, [ip, #4]
    1978:	ldr	r4, [sp, #180]	; 0xb4
    197c:	str	r4, [ip]
    1980:	str	r0, [sp, #60]	; 0x3c
    1984:	mov	r0, r1
    1988:	mov	r1, r2
    198c:	mov	r2, lr
    1990:	bl	1e44 <gen_builder_struct_field_assign>
    1994:	ldr	r1, [fp, #-20]	; 0xffffffec
    1998:	ldr	r1, [r1, #204]	; 0xcc
    199c:	str	r0, [sp, #56]	; 0x38
    19a0:	mov	r0, r1
    19a4:	ldr	r1, [sp, #136]	; 0x88
    19a8:	bl	0 <fprintf>
    19ac:	ldr	r1, [fp, #-20]	; 0xffffffec
    19b0:	ldr	r1, [r1, #204]	; 0xcc
    19b4:	mov	r2, sp
    19b8:	ldr	r3, [sp, #188]	; 0xbc
    19bc:	str	r3, [r2, #4]
    19c0:	str	r3, [r2]
    19c4:	movw	r2, #0
    19c8:	movt	r2, #0
    19cc:	str	r0, [sp, #52]	; 0x34
    19d0:	mov	r0, r1
    19d4:	mov	r1, r2
    19d8:	mov	r2, r3
    19dc:	bl	0 <fprintf>
    19e0:	ldr	r1, [fp, #-20]	; 0xffffffec
    19e4:	ldr	r1, [r1, #204]	; 0xcc
    19e8:	str	r0, [sp, #48]	; 0x30
    19ec:	mov	r0, r1
    19f0:	ldr	r1, [sp, #124]	; 0x7c
    19f4:	bl	0 <fprintf>
    19f8:	ldr	r1, [fp, #-20]	; 0xffffffec
    19fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1a00:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1a04:	mov	ip, sp
    1a08:	ldr	lr, [sp, #180]	; 0xb4
    1a0c:	str	lr, [ip, #4]
    1a10:	str	lr, [ip]
    1a14:	str	r0, [sp, #44]	; 0x2c
    1a18:	mov	r0, r1
    1a1c:	mov	r1, r2
    1a20:	ldr	r2, [sp, #176]	; 0xb0
    1a24:	bl	1e44 <gen_builder_struct_field_assign>
    1a28:	ldr	r1, [fp, #-20]	; 0xffffffec
    1a2c:	ldr	r1, [r1, #204]	; 0xcc
    1a30:	str	r0, [sp, #40]	; 0x28
    1a34:	mov	r0, r1
    1a38:	ldr	r1, [sp, #136]	; 0x88
    1a3c:	bl	0 <fprintf>
    1a40:	ldr	r1, [fp, #-20]	; 0xffffffec
    1a44:	ldr	r1, [r1, #204]	; 0xcc
    1a48:	ldr	r2, [fp, #-28]	; 0xffffffe4
    1a4c:	mov	r3, r2
    1a50:	ldr	ip, [fp, #-24]	; 0xffffffe8
    1a54:	ldr	lr, [ip, #112]	; 0x70
    1a58:	ldr	ip, [ip, #116]	; 0x74
    1a5c:	ldr	r4, [fp, #-24]	; 0xffffffe8
    1a60:	ldrh	r4, [r4, #104]	; 0x68
    1a64:	mov	r5, sp
    1a68:	ldr	r6, [sp, #192]	; 0xc0
    1a6c:	str	r6, [r5, #24]
    1a70:	str	r6, [r5, #20]
    1a74:	str	r4, [r5, #16]
    1a78:	str	ip, [r5, #12]
    1a7c:	str	lr, [r5, #8]
    1a80:	ldr	ip, [sp, #188]	; 0xbc
    1a84:	str	ip, [r5]
    1a88:	movw	lr, #0
    1a8c:	movt	lr, #0
    1a90:	str	r0, [sp, #36]	; 0x24
    1a94:	mov	r0, r1
    1a98:	mov	r1, lr
    1a9c:	str	r2, [sp, #32]
    1aa0:	mov	r2, r3
    1aa4:	ldr	r3, [sp, #32]
    1aa8:	bl	0 <fprintf>
    1aac:	sub	sp, fp, #16
    1ab0:	pop	{r4, r5, r6, sl, fp, pc}

00001ab4 <get_total_struct_field_count>:
    1ab4:	push	{fp, lr}
    1ab8:	mov	fp, sp
    1abc:	sub	sp, sp, #16
    1ac0:	str	r0, [fp, #-4]
    1ac4:	movw	r0, #0
    1ac8:	str	r0, [sp]
    1acc:	ldr	r0, [fp, #-4]
    1ad0:	ldr	r0, [r0, #20]
    1ad4:	str	r0, [sp, #4]
    1ad8:	ldr	r0, [sp, #4]
    1adc:	movw	r1, #0
    1ae0:	cmp	r0, r1
    1ae4:	beq	1b70 <get_total_struct_field_count+0xbc>
    1ae8:	ldr	r0, [sp, #4]
    1aec:	str	r0, [sp, #8]
    1af0:	ldr	r0, [sp, #8]
    1af4:	ldrh	r0, [r0, #72]	; 0x48
    1af8:	and	r0, r0, #4
    1afc:	cmp	r0, #0
    1b00:	beq	1b08 <get_total_struct_field_count+0x54>
    1b04:	b	1b60 <get_total_struct_field_count+0xac>
    1b08:	ldr	r0, [sp, #8]
    1b0c:	ldrh	r0, [r0, #24]
    1b10:	cmp	r0, #14
    1b14:	bne	1b50 <get_total_struct_field_count+0x9c>
    1b18:	b	1b1c <get_total_struct_field_count+0x68>
    1b1c:	ldr	r0, [sp, #8]
    1b20:	ldr	r0, [r0, #16]
    1b24:	ldrh	r0, [r0, #8]
    1b28:	cmp	r0, #1
    1b2c:	bne	1b4c <get_total_struct_field_count+0x98>
    1b30:	ldr	r0, [sp, #8]
    1b34:	ldr	r0, [r0, #16]
    1b38:	bl	1ab4 <get_total_struct_field_count>
    1b3c:	ldr	r1, [sp]
    1b40:	add	r0, r1, r0
    1b44:	str	r0, [sp]
    1b48:	b	1b60 <get_total_struct_field_count+0xac>
    1b4c:	b	1b50 <get_total_struct_field_count+0x9c>
    1b50:	ldr	r0, [sp]
    1b54:	add	r0, r0, #1
    1b58:	str	r0, [sp]
    1b5c:	b	1b60 <get_total_struct_field_count+0xac>
    1b60:	ldr	r0, [sp, #4]
    1b64:	ldr	r0, [r0]
    1b68:	str	r0, [sp, #4]
    1b6c:	b	1ad8 <get_total_struct_field_count+0x24>
    1b70:	ldr	r0, [sp]
    1b74:	mov	sp, fp
    1b78:	pop	{fp, pc}

00001b7c <gen_builder_struct_args>:
    1b7c:	push	{r4, r5, fp, lr}
    1b80:	add	fp, sp, #8
    1b84:	sub	sp, sp, #280	; 0x118
    1b88:	ldr	ip, [fp, #8]
    1b8c:	str	r0, [fp, #-12]
    1b90:	str	r1, [fp, #-16]
    1b94:	str	r2, [fp, #-20]	; 0xffffffec
    1b98:	str	r3, [fp, #-24]	; 0xffffffe8
    1b9c:	ldr	r0, [fp, #-12]
    1ba0:	str	r0, [fp, #-28]	; 0xffffffe4
    1ba4:	add	r0, sp, #24
    1ba8:	movw	r1, #0
    1bac:	and	r1, r1, #255	; 0xff
    1bb0:	movw	r2, #220	; 0xdc
    1bb4:	str	ip, [sp, #20]
    1bb8:	bl	0 <memset>
    1bbc:	ldr	r0, [fp, #-16]
    1bc0:	ldr	r0, [r0, #20]
    1bc4:	str	r0, [fp, #-36]	; 0xffffffdc
    1bc8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1bcc:	movw	r1, #0
    1bd0:	cmp	r0, r1
    1bd4:	beq	1d94 <gen_builder_struct_args+0x218>
    1bd8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1bdc:	str	r0, [fp, #-32]	; 0xffffffe0
    1be0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1be4:	ldrh	r0, [r0, #72]	; 0x48
    1be8:	and	r0, r0, #4
    1bec:	cmp	r0, #0
    1bf0:	beq	1bf8 <gen_builder_struct_args+0x7c>
    1bf4:	b	1d84 <gen_builder_struct_args+0x208>
    1bf8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1bfc:	ldrh	r0, [r0, #24]
    1c00:	cmp	r0, #8
    1c04:	str	r0, [sp, #16]
    1c08:	beq	1cb4 <gen_builder_struct_args+0x138>
    1c0c:	b	1c10 <gen_builder_struct_args+0x94>
    1c10:	ldr	r0, [sp, #16]
    1c14:	cmp	r0, #14
    1c18:	bne	1d28 <gen_builder_struct_args+0x1ac>
    1c1c:	b	1c20 <gen_builder_struct_args+0xa4>
    1c20:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1c24:	ldr	r0, [r0, #16]
    1c28:	ldrh	r0, [r0, #8]
    1c2c:	cmp	r0, #1
    1c30:	bne	1c5c <gen_builder_struct_args+0xe0>
    1c34:	ldr	r0, [fp, #-12]
    1c38:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1c3c:	ldr	r1, [r1, #16]
    1c40:	ldr	r2, [fp, #-20]	; 0xffffffec
    1c44:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1c48:	ldr	ip, [fp, #8]
    1c4c:	str	ip, [sp]
    1c50:	bl	1b7c <gen_builder_struct_args>
    1c54:	str	r0, [fp, #-20]	; 0xffffffec
    1c58:	b	1d84 <gen_builder_struct_args+0x208>
    1c5c:	ldr	r0, [fp, #-12]
    1c60:	ldr	r1, [fp, #-20]	; 0xffffffec
    1c64:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1c68:	ldr	r3, [fp, #8]
    1c6c:	bl	266c <gen_comma>
    1c70:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1c74:	ldr	r0, [r0, #16]
    1c78:	add	r1, sp, #24
    1c7c:	bl	1498 <fb_compound_name>
    1c80:	add	r2, sp, #24
    1c84:	ldr	r0, [fp, #-12]
    1c88:	ldr	r0, [r0, #204]	; 0xcc
    1c8c:	ldr	r1, [fp, #-20]	; 0xffffffec
    1c90:	add	r3, r1, #1
    1c94:	str	r3, [fp, #-20]	; 0xffffffec
    1c98:	movw	r3, #0
    1c9c:	movt	r3, #0
    1ca0:	str	r1, [sp, #12]
    1ca4:	mov	r1, r3
    1ca8:	ldr	r3, [sp, #12]
    1cac:	bl	0 <fprintf>
    1cb0:	b	1d80 <gen_builder_struct_args+0x204>
    1cb4:	ldr	r0, [fp, #-12]
    1cb8:	ldr	r1, [fp, #-20]	; 0xffffffec
    1cbc:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1cc0:	ldr	r3, [fp, #8]
    1cc4:	bl	266c <gen_comma>
    1cc8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1ccc:	ldr	r0, [r0, #16]
    1cd0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1cd4:	bl	277c <scalar_type_ns>
    1cd8:	str	r0, [fp, #-44]	; 0xffffffd4
    1cdc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1ce0:	ldr	r0, [r0, #16]
    1ce4:	bl	27bc <scalar_type_name>
    1ce8:	str	r0, [fp, #-40]	; 0xffffffd8
    1cec:	ldr	r0, [fp, #-12]
    1cf0:	ldr	r0, [r0, #204]	; 0xcc
    1cf4:	ldr	r2, [fp, #-44]	; 0xffffffd4
    1cf8:	ldr	r3, [fp, #-40]	; 0xffffffd8
    1cfc:	ldr	r1, [fp, #-20]	; 0xffffffec
    1d00:	add	ip, r1, #1
    1d04:	str	ip, [fp, #-20]	; 0xffffffec
    1d08:	movw	ip, #0
    1d0c:	movt	ip, #0
    1d10:	str	r1, [sp, #8]
    1d14:	mov	r1, ip
    1d18:	ldr	ip, [sp, #8]
    1d1c:	str	ip, [sp]
    1d20:	bl	0 <fprintf>
    1d24:	b	1d80 <gen_builder_struct_args+0x204>
    1d28:	movw	r0, #0
    1d2c:	movt	r0, #0
    1d30:	ldr	r0, [r0]
    1d34:	movw	r1, #0
    1d38:	movt	r1, #0
    1d3c:	movw	r2, #0
    1d40:	movt	r2, #0
    1d44:	movw	r3, #850	; 0x352
    1d48:	movw	ip, #0
    1d4c:	movt	ip, #0
    1d50:	str	ip, [sp]
    1d54:	bl	0 <fprintf>
    1d58:	movw	r1, #0
    1d5c:	movt	r1, #0
    1d60:	str	r0, [sp, #4]
    1d64:	mov	r0, r1
    1d68:	movw	r1, #0
    1d6c:	movt	r1, #0
    1d70:	movw	r2, #850	; 0x352
    1d74:	movw	r3, #0
    1d78:	movt	r3, #0
    1d7c:	bl	0 <__assert_fail>
    1d80:	b	1d84 <gen_builder_struct_args+0x208>
    1d84:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1d88:	ldr	r0, [r0]
    1d8c:	str	r0, [fp, #-36]	; 0xffffffdc
    1d90:	b	1bc8 <gen_builder_struct_args+0x4c>
    1d94:	ldr	r0, [fp, #-20]	; 0xffffffec
    1d98:	sub	sp, fp, #8
    1d9c:	pop	{r4, r5, fp, pc}

00001da0 <gen_builder_struct_call_list>:
    1da0:	push	{fp, lr}
    1da4:	mov	fp, sp
    1da8:	sub	sp, sp, #32
    1dac:	ldr	ip, [fp, #8]
    1db0:	str	r0, [fp, #-4]
    1db4:	str	r1, [fp, #-8]
    1db8:	str	r2, [fp, #-12]
    1dbc:	str	r3, [sp, #16]
    1dc0:	ldr	r0, [fp, #-8]
    1dc4:	str	ip, [sp, #4]
    1dc8:	bl	1ab4 <get_total_struct_field_count>
    1dcc:	str	r0, [sp, #8]
    1dd0:	movw	r0, #0
    1dd4:	str	r0, [sp, #12]
    1dd8:	ldr	r0, [sp, #12]
    1ddc:	ldr	r1, [sp, #8]
    1de0:	cmp	r0, r1
    1de4:	bge	1e38 <gen_builder_struct_call_list+0x98>
    1de8:	ldr	r0, [fp, #-4]
    1dec:	ldr	r1, [sp, #12]
    1df0:	ldr	r2, [sp, #16]
    1df4:	ldr	r3, [fp, #8]
    1df8:	bl	266c <gen_comma>
    1dfc:	ldr	r0, [fp, #-4]
    1e00:	ldr	r0, [r0, #204]	; 0xcc
    1e04:	ldr	r1, [fp, #-12]
    1e08:	add	r2, r1, #1
    1e0c:	str	r2, [fp, #-12]
    1e10:	movw	r2, #0
    1e14:	movt	r2, #0
    1e18:	str	r1, [sp]
    1e1c:	mov	r1, r2
    1e20:	ldr	r2, [sp]
    1e24:	bl	0 <fprintf>
    1e28:	ldr	r0, [sp, #12]
    1e2c:	add	r0, r0, #1
    1e30:	str	r0, [sp, #12]
    1e34:	b	1dd8 <gen_builder_struct_call_list+0x38>
    1e38:	ldr	r0, [fp, #-12]
    1e3c:	mov	sp, fp
    1e40:	pop	{fp, pc}

00001e44 <gen_builder_struct_field_assign>:
    1e44:	push	{r4, r5, r6, r7, fp, lr}
    1e48:	add	fp, sp, #16
    1e4c:	sub	sp, sp, #400	; 0x190
    1e50:	ldr	ip, [fp, #12]
    1e54:	ldr	lr, [fp, #8]
    1e58:	str	r0, [fp, #-20]	; 0xffffffec
    1e5c:	str	r1, [fp, #-24]	; 0xffffffe8
    1e60:	str	r2, [fp, #-28]	; 0xffffffe4
    1e64:	str	r3, [fp, #-32]	; 0xffffffe0
    1e68:	ldr	r0, [fp, #-20]	; 0xffffffec
    1e6c:	str	r0, [fp, #-36]	; 0xffffffdc
    1e70:	mov	r0, #0
    1e74:	str	r0, [fp, #-56]	; 0xffffffc8
    1e78:	add	r1, sp, #132	; 0x84
    1e7c:	mov	r2, #220	; 0xdc
    1e80:	str	r0, [sp, #128]	; 0x80
    1e84:	mov	r0, r1
    1e88:	ldr	r1, [sp, #128]	; 0x80
    1e8c:	str	ip, [sp, #124]	; 0x7c
    1e90:	str	lr, [sp, #120]	; 0x78
    1e94:	bl	0 <memset>
    1e98:	ldr	r1, [fp, #8]
    1e9c:	cmp	r1, #1
    1ea0:	str	r1, [sp, #116]	; 0x74
    1ea4:	beq	1ecc <gen_builder_struct_field_assign+0x88>
    1ea8:	b	1eac <gen_builder_struct_field_assign+0x68>
    1eac:	ldr	r0, [sp, #116]	; 0x74
    1eb0:	cmp	r0, #2
    1eb4:	bne	1edc <gen_builder_struct_field_assign+0x98>
    1eb8:	b	1ebc <gen_builder_struct_field_assign+0x78>
    1ebc:	movw	r0, #0
    1ec0:	movt	r0, #0
    1ec4:	str	r0, [fp, #-60]	; 0xffffffc4
    1ec8:	b	1ee8 <gen_builder_struct_field_assign+0xa4>
    1ecc:	movw	r0, #0
    1ed0:	movt	r0, #0
    1ed4:	str	r0, [fp, #-60]	; 0xffffffc4
    1ed8:	b	1ee8 <gen_builder_struct_field_assign+0xa4>
    1edc:	movw	r0, #0
    1ee0:	movt	r0, #0
    1ee4:	str	r0, [fp, #-60]	; 0xffffffc4
    1ee8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1eec:	ldr	r0, [r0, #20]
    1ef0:	str	r0, [fp, #-44]	; 0xffffffd4
    1ef4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    1ef8:	movw	r1, #0
    1efc:	cmp	r0, r1
    1f00:	beq	2640 <gen_builder_struct_field_assign+0x7fc>
    1f04:	ldr	r0, [fp, #-44]	; 0xffffffd4
    1f08:	str	r0, [fp, #-40]	; 0xffffffd8
    1f0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    1f10:	sub	r1, fp, #48	; 0x30
    1f14:	sub	r2, fp, #52	; 0x34
    1f18:	bl	2930 <symbol_name>
    1f1c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1f20:	cmp	r0, #0
    1f24:	ble	1f74 <gen_builder_struct_field_assign+0x130>
    1f28:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1f2c:	asr	r1, r0, #31
    1f30:	add	r1, r0, r1, lsr #30
    1f34:	bic	r1, r1, #3
    1f38:	sub	r0, r0, r1
    1f3c:	cmp	r0, #0
    1f40:	bne	1f5c <gen_builder_struct_field_assign+0x118>
    1f44:	ldr	r0, [fp, #-20]	; 0xffffffec
    1f48:	ldr	r0, [r0, #204]	; 0xcc
    1f4c:	movw	r1, #0
    1f50:	movt	r1, #0
    1f54:	bl	0 <fprintf>
    1f58:	b	1f70 <gen_builder_struct_field_assign+0x12c>
    1f5c:	ldr	r0, [fp, #-20]	; 0xffffffec
    1f60:	ldr	r0, [r0, #204]	; 0xcc
    1f64:	movw	r1, #0
    1f68:	movt	r1, #0
    1f6c:	bl	0 <fprintf>
    1f70:	b	1f74 <gen_builder_struct_field_assign+0x130>
    1f74:	ldr	r0, [fp, #-40]	; 0xffffffd8
    1f78:	ldrh	r0, [r0, #24]
    1f7c:	cmp	r0, #8
    1f80:	str	r0, [sp, #112]	; 0x70
    1f84:	beq	2358 <gen_builder_struct_field_assign+0x514>
    1f88:	b	1f8c <gen_builder_struct_field_assign+0x148>
    1f8c:	ldr	r0, [sp, #112]	; 0x70
    1f90:	cmp	r0, #14
    1f94:	bne	25d4 <gen_builder_struct_field_assign+0x790>
    1f98:	b	1f9c <gen_builder_struct_field_assign+0x158>
    1f9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    1fa0:	ldr	r0, [r0, #16]
    1fa4:	add	r1, sp, #132	; 0x84
    1fa8:	bl	1498 <fb_compound_name>
    1fac:	ldr	r0, [fp, #-40]	; 0xffffffd8
    1fb0:	ldr	r0, [r0, #16]
    1fb4:	ldrh	r0, [r0, #8]
    1fb8:	cmp	r0, #1
    1fbc:	bne	210c <gen_builder_struct_field_assign+0x2c8>
    1fc0:	ldr	r0, [fp, #-40]	; 0xffffffd8
    1fc4:	ldrh	r0, [r0, #72]	; 0x48
    1fc8:	and	r0, r0, #4
    1fcc:	cmp	r0, #0
    1fd0:	beq	2020 <gen_builder_struct_field_assign+0x1dc>
    1fd4:	ldr	r0, [fp, #-20]	; 0xffffffec
    1fd8:	ldr	r0, [r0, #204]	; 0xcc
    1fdc:	ldr	r2, [fp, #-56]	; 0xffffffc8
    1fe0:	ldr	r3, [fp, #-56]	; 0xffffffc8
    1fe4:	movw	r1, #0
    1fe8:	movt	r1, #0
    1fec:	bl	0 <fprintf>
    1ff0:	ldr	r1, [fp, #-56]	; 0xffffffc8
    1ff4:	add	r1, r1, #1
    1ff8:	str	r1, [fp, #-56]	; 0xffffffc8
    1ffc:	ldr	r1, [fp, #-40]	; 0xffffffd8
    2000:	ldr	r1, [r1, #16]
    2004:	str	r0, [sp, #108]	; 0x6c
    2008:	mov	r0, r1
    200c:	bl	1ab4 <get_total_struct_field_count>
    2010:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2014:	add	r0, r1, r0
    2018:	str	r0, [fp, #-28]	; 0xffffffe4
    201c:	b	2630 <gen_builder_struct_field_assign+0x7ec>
    2020:	ldr	r0, [fp, #12]
    2024:	cmp	r0, #0
    2028:	beq	2084 <gen_builder_struct_field_assign+0x240>
    202c:	add	r2, sp, #132	; 0x84
    2030:	ldr	r0, [fp, #-20]	; 0xffffffec
    2034:	ldr	r0, [r0, #204]	; 0xcc
    2038:	ldr	r3, [fp, #-60]	; 0xffffffc4
    203c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2040:	ldr	ip, [fp, #-52]	; 0xffffffcc
    2044:	ldr	lr, [fp, #-48]	; 0xffffffd0
    2048:	ldr	r4, [fp, #-52]	; 0xffffffcc
    204c:	movw	r5, #0
    2050:	movt	r5, #0
    2054:	str	r1, [sp, #104]	; 0x68
    2058:	mov	r1, r5
    205c:	ldr	r5, [sp, #104]	; 0x68
    2060:	str	r5, [sp]
    2064:	str	ip, [sp, #4]
    2068:	str	lr, [sp, #8]
    206c:	str	r4, [sp, #12]
    2070:	bl	0 <fprintf>
    2074:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2078:	add	r1, r1, #1
    207c:	str	r1, [fp, #-28]	; 0xffffffe4
    2080:	b	2108 <gen_builder_struct_field_assign+0x2c4>
    2084:	add	r2, sp, #132	; 0x84
    2088:	ldr	r0, [fp, #-20]	; 0xffffffec
    208c:	ldr	r0, [r0, #204]	; 0xcc
    2090:	ldr	r3, [fp, #-60]	; 0xffffffc4
    2094:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2098:	ldr	ip, [fp, #-52]	; 0xffffffcc
    209c:	movw	lr, #0
    20a0:	movt	lr, #0
    20a4:	str	r1, [sp, #100]	; 0x64
    20a8:	mov	r1, lr
    20ac:	ldr	lr, [sp, #100]	; 0x64
    20b0:	str	lr, [sp]
    20b4:	str	ip, [sp, #4]
    20b8:	bl	0 <fprintf>
    20bc:	ldr	r1, [fp, #-20]	; 0xffffffec
    20c0:	ldr	r2, [fp, #-40]	; 0xffffffd8
    20c4:	ldr	r2, [r2, #16]
    20c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    20cc:	ldr	ip, [fp, #-32]	; 0xffffffe0
    20d0:	str	r0, [sp, #96]	; 0x60
    20d4:	mov	r0, r1
    20d8:	mov	r1, r2
    20dc:	mov	r2, r3
    20e0:	mov	r3, ip
    20e4:	movw	ip, #0
    20e8:	str	ip, [sp]
    20ec:	bl	1da0 <gen_builder_struct_call_list>
    20f0:	str	r0, [fp, #-28]	; 0xffffffe4
    20f4:	ldr	r0, [fp, #-20]	; 0xffffffec
    20f8:	ldr	r0, [r0, #204]	; 0xcc
    20fc:	movw	r1, #0
    2100:	movt	r1, #0
    2104:	bl	0 <fprintf>
    2108:	b	2630 <gen_builder_struct_field_assign+0x7ec>
    210c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2110:	ldrh	r0, [r0, #72]	; 0x48
    2114:	and	r0, r0, #4
    2118:	cmp	r0, #0
    211c:	beq	215c <gen_builder_struct_field_assign+0x318>
    2120:	ldr	r0, [fp, #-20]	; 0xffffffec
    2124:	ldr	r0, [r0, #204]	; 0xcc
    2128:	ldr	r1, [fp, #-56]	; 0xffffffc8
    212c:	add	r2, r1, #1
    2130:	str	r2, [fp, #-56]	; 0xffffffc8
    2134:	movw	r2, #0
    2138:	movt	r2, #0
    213c:	str	r1, [sp, #92]	; 0x5c
    2140:	mov	r1, r2
    2144:	ldr	r2, [sp, #92]	; 0x5c
    2148:	bl	0 <fprintf>
    214c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2150:	add	r1, r1, #1
    2154:	str	r1, [fp, #-28]	; 0xffffffe4
    2158:	b	2630 <gen_builder_struct_field_assign+0x7ec>
    215c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2160:	ldr	r1, [r0, #88]	; 0x58
    2164:	ldr	r0, [r0, #92]	; 0x5c
    2168:	eor	r1, r1, #1
    216c:	orr	r0, r1, r0
    2170:	cmp	r0, #0
    2174:	bne	2188 <gen_builder_struct_field_assign+0x344>
    2178:	b	217c <gen_builder_struct_field_assign+0x338>
    217c:	movw	r0, #0
    2180:	str	r0, [sp, #88]	; 0x58
    2184:	b	2190 <gen_builder_struct_field_assign+0x34c>
    2188:	ldr	r0, [fp, #8]
    218c:	str	r0, [sp, #88]	; 0x58
    2190:	ldr	r0, [sp, #88]	; 0x58
    2194:	cmp	r0, #1
    2198:	str	r0, [sp, #84]	; 0x54
    219c:	beq	21b4 <gen_builder_struct_field_assign+0x370>
    21a0:	b	21a4 <gen_builder_struct_field_assign+0x360>
    21a4:	ldr	r0, [sp, #84]	; 0x54
    21a8:	cmp	r0, #2
    21ac:	beq	2240 <gen_builder_struct_field_assign+0x3fc>
    21b0:	b	22cc <gen_builder_struct_field_assign+0x488>
    21b4:	ldr	r0, [fp, #12]
    21b8:	cmp	r0, #0
    21bc:	beq	2204 <gen_builder_struct_field_assign+0x3c0>
    21c0:	add	r2, sp, #132	; 0x84
    21c4:	ldr	r0, [fp, #-20]	; 0xffffffec
    21c8:	ldr	r0, [r0, #204]	; 0xcc
    21cc:	ldr	r3, [fp, #-48]	; 0xffffffd0
    21d0:	ldr	r1, [fp, #-52]	; 0xffffffcc
    21d4:	ldr	ip, [fp, #-48]	; 0xffffffd0
    21d8:	ldr	lr, [fp, #-52]	; 0xffffffcc
    21dc:	movw	r4, #0
    21e0:	movt	r4, #0
    21e4:	str	r1, [sp, #80]	; 0x50
    21e8:	mov	r1, r4
    21ec:	ldr	r4, [sp, #80]	; 0x50
    21f0:	str	r4, [sp]
    21f4:	str	ip, [sp, #4]
    21f8:	str	lr, [sp, #8]
    21fc:	bl	0 <fprintf>
    2200:	b	223c <gen_builder_struct_field_assign+0x3f8>
    2204:	add	r2, sp, #132	; 0x84
    2208:	ldr	r0, [fp, #-20]	; 0xffffffec
    220c:	ldr	r0, [r0, #204]	; 0xcc
    2210:	ldr	r3, [fp, #-48]	; 0xffffffd0
    2214:	ldr	r1, [fp, #-52]	; 0xffffffcc
    2218:	ldr	ip, [fp, #-28]	; 0xffffffe4
    221c:	movw	lr, #0
    2220:	movt	lr, #0
    2224:	str	r1, [sp, #76]	; 0x4c
    2228:	mov	r1, lr
    222c:	ldr	lr, [sp, #76]	; 0x4c
    2230:	str	lr, [sp]
    2234:	str	ip, [sp, #4]
    2238:	bl	0 <fprintf>
    223c:	b	2348 <gen_builder_struct_field_assign+0x504>
    2240:	ldr	r0, [fp, #12]
    2244:	cmp	r0, #0
    2248:	beq	2290 <gen_builder_struct_field_assign+0x44c>
    224c:	add	r2, sp, #132	; 0x84
    2250:	ldr	r0, [fp, #-20]	; 0xffffffec
    2254:	ldr	r0, [r0, #204]	; 0xcc
    2258:	ldr	r3, [fp, #-48]	; 0xffffffd0
    225c:	ldr	r1, [fp, #-52]	; 0xffffffcc
    2260:	ldr	ip, [fp, #-48]	; 0xffffffd0
    2264:	ldr	lr, [fp, #-52]	; 0xffffffcc
    2268:	movw	r4, #0
    226c:	movt	r4, #0
    2270:	str	r1, [sp, #72]	; 0x48
    2274:	mov	r1, r4
    2278:	ldr	r4, [sp, #72]	; 0x48
    227c:	str	r4, [sp]
    2280:	str	ip, [sp, #4]
    2284:	str	lr, [sp, #8]
    2288:	bl	0 <fprintf>
    228c:	b	22c8 <gen_builder_struct_field_assign+0x484>
    2290:	add	r2, sp, #132	; 0x84
    2294:	ldr	r0, [fp, #-20]	; 0xffffffec
    2298:	ldr	r0, [r0, #204]	; 0xcc
    229c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    22a0:	ldr	r1, [fp, #-52]	; 0xffffffcc
    22a4:	ldr	ip, [fp, #-28]	; 0xffffffe4
    22a8:	movw	lr, #0
    22ac:	movt	lr, #0
    22b0:	str	r1, [sp, #68]	; 0x44
    22b4:	mov	r1, lr
    22b8:	ldr	lr, [sp, #68]	; 0x44
    22bc:	str	lr, [sp]
    22c0:	str	ip, [sp, #4]
    22c4:	bl	0 <fprintf>
    22c8:	b	2348 <gen_builder_struct_field_assign+0x504>
    22cc:	ldr	r0, [fp, #12]
    22d0:	cmp	r0, #0
    22d4:	beq	2314 <gen_builder_struct_field_assign+0x4d0>
    22d8:	ldr	r0, [fp, #-20]	; 0xffffffec
    22dc:	ldr	r0, [r0, #204]	; 0xcc
    22e0:	ldr	r2, [fp, #-48]	; 0xffffffd0
    22e4:	ldr	r3, [fp, #-52]	; 0xffffffcc
    22e8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    22ec:	ldr	ip, [fp, #-52]	; 0xffffffcc
    22f0:	movw	lr, #0
    22f4:	movt	lr, #0
    22f8:	str	r1, [sp, #64]	; 0x40
    22fc:	mov	r1, lr
    2300:	ldr	lr, [sp, #64]	; 0x40
    2304:	str	lr, [sp]
    2308:	str	ip, [sp, #4]
    230c:	bl	0 <fprintf>
    2310:	b	2344 <gen_builder_struct_field_assign+0x500>
    2314:	ldr	r0, [fp, #-20]	; 0xffffffec
    2318:	ldr	r0, [r0, #204]	; 0xcc
    231c:	ldr	r2, [fp, #-48]	; 0xffffffd0
    2320:	ldr	r3, [fp, #-52]	; 0xffffffcc
    2324:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2328:	movw	ip, #0
    232c:	movt	ip, #0
    2330:	str	r1, [sp, #60]	; 0x3c
    2334:	mov	r1, ip
    2338:	ldr	ip, [sp, #60]	; 0x3c
    233c:	str	ip, [sp]
    2340:	bl	0 <fprintf>
    2344:	b	2348 <gen_builder_struct_field_assign+0x504>
    2348:	ldr	r0, [fp, #-28]	; 0xffffffe4
    234c:	add	r0, r0, #1
    2350:	str	r0, [fp, #-28]	; 0xffffffe4
    2354:	b	2630 <gen_builder_struct_field_assign+0x7ec>
    2358:	ldr	r0, [fp, #-40]	; 0xffffffd8
    235c:	ldr	r0, [r0, #16]
    2360:	bl	2964 <scalar_type_prefix>
    2364:	str	r0, [fp, #-64]	; 0xffffffc0
    2368:	ldr	r0, [fp, #-40]	; 0xffffffd8
    236c:	ldrh	r0, [r0, #72]	; 0x48
    2370:	and	r0, r0, #4
    2374:	cmp	r0, #0
    2378:	beq	23b8 <gen_builder_struct_field_assign+0x574>
    237c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2380:	ldr	r0, [r0, #204]	; 0xcc
    2384:	ldr	r1, [fp, #-56]	; 0xffffffc8
    2388:	add	r2, r1, #1
    238c:	str	r2, [fp, #-56]	; 0xffffffc8
    2390:	movw	r2, #0
    2394:	movt	r2, #0
    2398:	str	r1, [sp, #56]	; 0x38
    239c:	mov	r1, r2
    23a0:	ldr	r2, [sp, #56]	; 0x38
    23a4:	bl	0 <fprintf>
    23a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    23ac:	add	r1, r1, #1
    23b0:	str	r1, [fp, #-28]	; 0xffffffe4
    23b4:	b	2630 <gen_builder_struct_field_assign+0x7ec>
    23b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
    23bc:	ldr	r1, [r0, #88]	; 0x58
    23c0:	ldr	r0, [r0, #92]	; 0x5c
    23c4:	eor	r1, r1, #1
    23c8:	orr	r0, r1, r0
    23cc:	cmp	r0, #0
    23d0:	bne	23e4 <gen_builder_struct_field_assign+0x5a0>
    23d4:	b	23d8 <gen_builder_struct_field_assign+0x594>
    23d8:	movw	r0, #0
    23dc:	str	r0, [sp, #52]	; 0x34
    23e0:	b	23ec <gen_builder_struct_field_assign+0x5a8>
    23e4:	ldr	r0, [fp, #8]
    23e8:	str	r0, [sp, #52]	; 0x34
    23ec:	ldr	r0, [sp, #52]	; 0x34
    23f0:	cmp	r0, #1
    23f4:	str	r0, [sp, #48]	; 0x30
    23f8:	beq	2410 <gen_builder_struct_field_assign+0x5cc>
    23fc:	b	2400 <gen_builder_struct_field_assign+0x5bc>
    2400:	ldr	r0, [sp, #48]	; 0x30
    2404:	cmp	r0, #2
    2408:	beq	24ac <gen_builder_struct_field_assign+0x668>
    240c:	b	2548 <gen_builder_struct_field_assign+0x704>
    2410:	ldr	r0, [fp, #12]
    2414:	cmp	r0, #0
    2418:	beq	2468 <gen_builder_struct_field_assign+0x624>
    241c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2420:	ldr	r0, [r0, #204]	; 0xcc
    2424:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2428:	ldr	r3, [fp, #-64]	; 0xffffffc0
    242c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2430:	ldr	ip, [fp, #-52]	; 0xffffffcc
    2434:	ldr	lr, [fp, #-48]	; 0xffffffd0
    2438:	ldr	r4, [fp, #-52]	; 0xffffffcc
    243c:	movw	r5, #0
    2440:	movt	r5, #0
    2444:	str	r1, [sp, #44]	; 0x2c
    2448:	mov	r1, r5
    244c:	ldr	r5, [sp, #44]	; 0x2c
    2450:	str	r5, [sp]
    2454:	str	ip, [sp, #4]
    2458:	str	lr, [sp, #8]
    245c:	str	r4, [sp, #12]
    2460:	bl	0 <fprintf>
    2464:	b	24a8 <gen_builder_struct_field_assign+0x664>
    2468:	ldr	r0, [fp, #-20]	; 0xffffffec
    246c:	ldr	r0, [r0, #204]	; 0xcc
    2470:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2474:	ldr	r3, [fp, #-64]	; 0xffffffc0
    2478:	ldr	r1, [fp, #-48]	; 0xffffffd0
    247c:	ldr	ip, [fp, #-52]	; 0xffffffcc
    2480:	ldr	lr, [fp, #-28]	; 0xffffffe4
    2484:	movw	r4, #0
    2488:	movt	r4, #0
    248c:	str	r1, [sp, #40]	; 0x28
    2490:	mov	r1, r4
    2494:	ldr	r4, [sp, #40]	; 0x28
    2498:	str	r4, [sp]
    249c:	str	ip, [sp, #4]
    24a0:	str	lr, [sp, #8]
    24a4:	bl	0 <fprintf>
    24a8:	b	25c4 <gen_builder_struct_field_assign+0x780>
    24ac:	ldr	r0, [fp, #12]
    24b0:	cmp	r0, #0
    24b4:	beq	2504 <gen_builder_struct_field_assign+0x6c0>
    24b8:	ldr	r0, [fp, #-20]	; 0xffffffec
    24bc:	ldr	r0, [r0, #204]	; 0xcc
    24c0:	ldr	r2, [fp, #-36]	; 0xffffffdc
    24c4:	ldr	r3, [fp, #-64]	; 0xffffffc0
    24c8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    24cc:	ldr	ip, [fp, #-52]	; 0xffffffcc
    24d0:	ldr	lr, [fp, #-48]	; 0xffffffd0
    24d4:	ldr	r4, [fp, #-52]	; 0xffffffcc
    24d8:	movw	r5, #0
    24dc:	movt	r5, #0
    24e0:	str	r1, [sp, #36]	; 0x24
    24e4:	mov	r1, r5
    24e8:	ldr	r5, [sp, #36]	; 0x24
    24ec:	str	r5, [sp]
    24f0:	str	ip, [sp, #4]
    24f4:	str	lr, [sp, #8]
    24f8:	str	r4, [sp, #12]
    24fc:	bl	0 <fprintf>
    2500:	b	2544 <gen_builder_struct_field_assign+0x700>
    2504:	ldr	r0, [fp, #-20]	; 0xffffffec
    2508:	ldr	r0, [r0, #204]	; 0xcc
    250c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2510:	ldr	r3, [fp, #-64]	; 0xffffffc0
    2514:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2518:	ldr	ip, [fp, #-52]	; 0xffffffcc
    251c:	ldr	lr, [fp, #-28]	; 0xffffffe4
    2520:	movw	r4, #0
    2524:	movt	r4, #0
    2528:	str	r1, [sp, #32]
    252c:	mov	r1, r4
    2530:	ldr	r4, [sp, #32]
    2534:	str	r4, [sp]
    2538:	str	ip, [sp, #4]
    253c:	str	lr, [sp, #8]
    2540:	bl	0 <fprintf>
    2544:	b	25c4 <gen_builder_struct_field_assign+0x780>
    2548:	ldr	r0, [fp, #12]
    254c:	cmp	r0, #0
    2550:	beq	2590 <gen_builder_struct_field_assign+0x74c>
    2554:	ldr	r0, [fp, #-20]	; 0xffffffec
    2558:	ldr	r0, [r0, #204]	; 0xcc
    255c:	ldr	r2, [fp, #-48]	; 0xffffffd0
    2560:	ldr	r3, [fp, #-52]	; 0xffffffcc
    2564:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2568:	ldr	ip, [fp, #-52]	; 0xffffffcc
    256c:	movw	lr, #0
    2570:	movt	lr, #0
    2574:	str	r1, [sp, #28]
    2578:	mov	r1, lr
    257c:	ldr	lr, [sp, #28]
    2580:	str	lr, [sp]
    2584:	str	ip, [sp, #4]
    2588:	bl	0 <fprintf>
    258c:	b	25c0 <gen_builder_struct_field_assign+0x77c>
    2590:	ldr	r0, [fp, #-20]	; 0xffffffec
    2594:	ldr	r0, [r0, #204]	; 0xcc
    2598:	ldr	r2, [fp, #-48]	; 0xffffffd0
    259c:	ldr	r3, [fp, #-52]	; 0xffffffcc
    25a0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    25a4:	movw	ip, #0
    25a8:	movt	ip, #0
    25ac:	str	r1, [sp, #24]
    25b0:	mov	r1, ip
    25b4:	ldr	ip, [sp, #24]
    25b8:	str	ip, [sp]
    25bc:	bl	0 <fprintf>
    25c0:	b	25c4 <gen_builder_struct_field_assign+0x780>
    25c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    25c8:	add	r0, r0, #1
    25cc:	str	r0, [fp, #-28]	; 0xffffffe4
    25d0:	b	262c <gen_builder_struct_field_assign+0x7e8>
    25d4:	movw	r0, #0
    25d8:	movt	r0, #0
    25dc:	ldr	r0, [r0]
    25e0:	movw	r1, #0
    25e4:	movt	r1, #0
    25e8:	movw	r2, #0
    25ec:	movt	r2, #0
    25f0:	movw	r3, #993	; 0x3e1
    25f4:	movw	ip, #0
    25f8:	movt	ip, #0
    25fc:	str	ip, [sp]
    2600:	bl	0 <fprintf>
    2604:	movw	r1, #0
    2608:	movt	r1, #0
    260c:	str	r0, [sp, #20]
    2610:	mov	r0, r1
    2614:	movw	r1, #0
    2618:	movt	r1, #0
    261c:	movw	r2, #993	; 0x3e1
    2620:	movw	r3, #0
    2624:	movt	r3, #0
    2628:	bl	0 <__assert_fail>
    262c:	b	2630 <gen_builder_struct_field_assign+0x7ec>
    2630:	ldr	r0, [fp, #-44]	; 0xffffffd4
    2634:	ldr	r0, [r0]
    2638:	str	r0, [fp, #-44]	; 0xffffffd4
    263c:	b	1ef4 <gen_builder_struct_field_assign+0xb0>
    2640:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2644:	cmp	r0, #0
    2648:	ble	2660 <gen_builder_struct_field_assign+0x81c>
    264c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2650:	ldr	r0, [r0, #204]	; 0xcc
    2654:	movw	r1, #0
    2658:	movt	r1, #0
    265c:	bl	0 <fprintf>
    2660:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2664:	sub	sp, fp, #16
    2668:	pop	{r4, r5, r6, r7, fp, pc}

0000266c <gen_comma>:
    266c:	push	{fp, lr}
    2670:	mov	fp, sp
    2674:	sub	sp, sp, #24
    2678:	str	r0, [fp, #-4]
    267c:	str	r1, [fp, #-8]
    2680:	str	r2, [sp, #12]
    2684:	str	r3, [sp, #8]
    2688:	ldr	r0, [sp, #8]
    268c:	cmp	r0, #0
    2690:	movw	r0, #0
    2694:	movne	r0, #1
    2698:	tst	r0, #1
    269c:	movw	r0, #0
    26a0:	movt	r0, #0
    26a4:	movw	r1, #0
    26a8:	movt	r1, #0
    26ac:	movne	r0, r1
    26b0:	str	r0, [sp, #4]
    26b4:	ldr	r0, [sp, #12]
    26b8:	cmp	r0, #0
    26bc:	bne	26c4 <gen_comma+0x58>
    26c0:	b	2774 <gen_comma+0x108>
    26c4:	ldr	r0, [fp, #-8]
    26c8:	cmp	r0, #0
    26cc:	bne	2710 <gen_comma+0xa4>
    26d0:	ldr	r0, [sp, #12]
    26d4:	cmp	r0, #4
    26d8:	ble	26f8 <gen_comma+0x8c>
    26dc:	ldr	r0, [fp, #-4]
    26e0:	ldr	r0, [r0, #204]	; 0xcc
    26e4:	ldr	r2, [sp, #4]
    26e8:	movw	r1, #0
    26ec:	movt	r1, #0
    26f0:	bl	0 <fprintf>
    26f4:	b	270c <gen_comma+0xa0>
    26f8:	ldr	r0, [fp, #-4]
    26fc:	ldr	r0, [r0, #204]	; 0xcc
    2700:	movw	r1, #0
    2704:	movt	r1, #0
    2708:	bl	0 <fprintf>
    270c:	b	2774 <gen_comma+0x108>
    2710:	ldr	r0, [fp, #-8]
    2714:	asr	r1, r0, #31
    2718:	add	r1, r0, r1, lsr #30
    271c:	bic	r1, r1, #3
    2720:	sub	r0, r0, r1
    2724:	cmp	r0, #0
    2728:	bne	2740 <gen_comma+0xd4>
    272c:	ldr	r0, [sp, #12]
    2730:	ldr	r1, [fp, #-8]
    2734:	sub	r0, r0, r1
    2738:	cmp	r0, #2
    273c:	bgt	2758 <gen_comma+0xec>
    2740:	ldr	r0, [fp, #-4]
    2744:	ldr	r0, [r0, #204]	; 0xcc
    2748:	movw	r1, #0
    274c:	movt	r1, #0
    2750:	bl	0 <fprintf>
    2754:	b	2770 <gen_comma+0x104>
    2758:	ldr	r0, [fp, #-4]
    275c:	ldr	r0, [r0, #204]	; 0xcc
    2760:	ldr	r2, [sp, #4]
    2764:	movw	r1, #0
    2768:	movt	r1, #0
    276c:	bl	0 <fprintf>
    2770:	b	2774 <gen_comma+0x108>
    2774:	mov	sp, fp
    2778:	pop	{fp, pc}

0000277c <scalar_type_ns>:
    277c:	sub	sp, sp, #12
    2780:	str	r0, [sp, #8]
    2784:	str	r1, [sp, #4]
    2788:	ldr	r0, [sp, #8]
    278c:	cmp	r0, #5
    2790:	bne	27a0 <scalar_type_ns+0x24>
    2794:	ldr	r0, [sp, #4]
    2798:	str	r0, [sp]
    279c:	b	27b0 <scalar_type_ns+0x34>
    27a0:	movw	r0, #0
    27a4:	movt	r0, #0
    27a8:	str	r0, [sp]
    27ac:	b	27b0 <scalar_type_ns+0x34>
    27b0:	ldr	r0, [sp]
    27b4:	add	sp, sp, #12
    27b8:	bx	lr

000027bc <scalar_type_name>:
    27bc:	push	{fp, lr}
    27c0:	mov	fp, sp
    27c4:	sub	sp, sp, #24
    27c8:	str	r0, [fp, #-4]
    27cc:	ldr	r0, [fp, #-4]
    27d0:	sub	r0, r0, #1
    27d4:	cmp	r0, #10
    27d8:	str	r0, [sp, #12]
    27dc:	bhi	28cc <scalar_type_name+0x110>
    27e0:	add	r0, pc, #8
    27e4:	ldr	r1, [sp, #12]
    27e8:	ldr	r0, [r0, r1, lsl #2]
    27ec:	mov	pc, r0
    27f0:	.word	0x0000281c
    27f4:	.word	0x0000282c
    27f8:	.word	0x0000283c
    27fc:	.word	0x0000284c
    2800:	.word	0x0000285c
    2804:	.word	0x0000286c
    2808:	.word	0x0000287c
    280c:	.word	0x0000288c
    2810:	.word	0x0000289c
    2814:	.word	0x000028bc
    2818:	.word	0x000028ac
    281c:	movw	r0, #0
    2820:	movt	r0, #0
    2824:	str	r0, [fp, #-8]
    2828:	b	2924 <scalar_type_name+0x168>
    282c:	movw	r0, #0
    2830:	movt	r0, #0
    2834:	str	r0, [fp, #-8]
    2838:	b	2924 <scalar_type_name+0x168>
    283c:	movw	r0, #0
    2840:	movt	r0, #0
    2844:	str	r0, [fp, #-8]
    2848:	b	2924 <scalar_type_name+0x168>
    284c:	movw	r0, #0
    2850:	movt	r0, #0
    2854:	str	r0, [fp, #-8]
    2858:	b	2924 <scalar_type_name+0x168>
    285c:	movw	r0, #0
    2860:	movt	r0, #0
    2864:	str	r0, [fp, #-8]
    2868:	b	2924 <scalar_type_name+0x168>
    286c:	movw	r0, #0
    2870:	movt	r0, #0
    2874:	str	r0, [fp, #-8]
    2878:	b	2924 <scalar_type_name+0x168>
    287c:	movw	r0, #0
    2880:	movt	r0, #0
    2884:	str	r0, [fp, #-8]
    2888:	b	2924 <scalar_type_name+0x168>
    288c:	movw	r0, #0
    2890:	movt	r0, #0
    2894:	str	r0, [fp, #-8]
    2898:	b	2924 <scalar_type_name+0x168>
    289c:	movw	r0, #0
    28a0:	movt	r0, #0
    28a4:	str	r0, [fp, #-8]
    28a8:	b	2924 <scalar_type_name+0x168>
    28ac:	movw	r0, #0
    28b0:	movt	r0, #0
    28b4:	str	r0, [fp, #-8]
    28b8:	b	2924 <scalar_type_name+0x168>
    28bc:	movw	r0, #0
    28c0:	movt	r0, #0
    28c4:	str	r0, [fp, #-8]
    28c8:	b	2924 <scalar_type_name+0x168>
    28cc:	movw	r0, #0
    28d0:	movt	r0, #0
    28d4:	ldr	r0, [r0]
    28d8:	movw	r1, #0
    28dc:	movt	r1, #0
    28e0:	movw	r2, #0
    28e4:	movt	r2, #0
    28e8:	movw	r3, #141	; 0x8d
    28ec:	movw	ip, #0
    28f0:	movt	ip, #0
    28f4:	str	ip, [sp]
    28f8:	bl	0 <fprintf>
    28fc:	movw	r1, #0
    2900:	movt	r1, #0
    2904:	str	r0, [sp, #8]
    2908:	mov	r0, r1
    290c:	movw	r1, #0
    2910:	movt	r1, #0
    2914:	movw	r2, #141	; 0x8d
    2918:	movw	r3, #0
    291c:	movt	r3, #0
    2920:	bl	0 <__assert_fail>
    2924:	ldr	r0, [fp, #-8]
    2928:	mov	sp, fp
    292c:	pop	{fp, pc}

00002930 <symbol_name>:
    2930:	push	{fp, lr}
    2934:	mov	fp, sp
    2938:	sub	sp, sp, #16
    293c:	str	r0, [fp, #-4]
    2940:	str	r1, [sp, #8]
    2944:	str	r2, [sp, #4]
    2948:	ldr	r0, [fp, #-4]
    294c:	ldr	r0, [r0, #4]
    2950:	ldr	r1, [sp, #8]
    2954:	ldr	r2, [sp, #4]
    2958:	bl	2ad8 <token_name>
    295c:	mov	sp, fp
    2960:	pop	{fp, pc}

00002964 <scalar_type_prefix>:
    2964:	push	{fp, lr}
    2968:	mov	fp, sp
    296c:	sub	sp, sp, #24
    2970:	str	r0, [fp, #-4]
    2974:	ldr	r0, [fp, #-4]
    2978:	sub	r0, r0, #1
    297c:	cmp	r0, #10
    2980:	str	r0, [sp, #12]
    2984:	bhi	2a74 <scalar_type_prefix+0x110>
    2988:	add	r0, pc, #8
    298c:	ldr	r1, [sp, #12]
    2990:	ldr	r0, [r0, r1, lsl #2]
    2994:	mov	pc, r0
    2998:	.word	0x000029c4
    299c:	.word	0x000029d4
    29a0:	.word	0x000029e4
    29a4:	.word	0x000029f4
    29a8:	.word	0x00002a04
    29ac:	.word	0x00002a14
    29b0:	.word	0x00002a24
    29b4:	.word	0x00002a34
    29b8:	.word	0x00002a44
    29bc:	.word	0x00002a64
    29c0:	.word	0x00002a54
    29c4:	movw	r0, #0
    29c8:	movt	r0, #0
    29cc:	str	r0, [fp, #-8]
    29d0:	b	2acc <scalar_type_prefix+0x168>
    29d4:	movw	r0, #0
    29d8:	movt	r0, #0
    29dc:	str	r0, [fp, #-8]
    29e0:	b	2acc <scalar_type_prefix+0x168>
    29e4:	movw	r0, #0
    29e8:	movt	r0, #0
    29ec:	str	r0, [fp, #-8]
    29f0:	b	2acc <scalar_type_prefix+0x168>
    29f4:	movw	r0, #0
    29f8:	movt	r0, #0
    29fc:	str	r0, [fp, #-8]
    2a00:	b	2acc <scalar_type_prefix+0x168>
    2a04:	movw	r0, #0
    2a08:	movt	r0, #0
    2a0c:	str	r0, [fp, #-8]
    2a10:	b	2acc <scalar_type_prefix+0x168>
    2a14:	movw	r0, #0
    2a18:	movt	r0, #0
    2a1c:	str	r0, [fp, #-8]
    2a20:	b	2acc <scalar_type_prefix+0x168>
    2a24:	movw	r0, #0
    2a28:	movt	r0, #0
    2a2c:	str	r0, [fp, #-8]
    2a30:	b	2acc <scalar_type_prefix+0x168>
    2a34:	movw	r0, #0
    2a38:	movt	r0, #0
    2a3c:	str	r0, [fp, #-8]
    2a40:	b	2acc <scalar_type_prefix+0x168>
    2a44:	movw	r0, #0
    2a48:	movt	r0, #0
    2a4c:	str	r0, [fp, #-8]
    2a50:	b	2acc <scalar_type_prefix+0x168>
    2a54:	movw	r0, #0
    2a58:	movt	r0, #0
    2a5c:	str	r0, [fp, #-8]
    2a60:	b	2acc <scalar_type_prefix+0x168>
    2a64:	movw	r0, #0
    2a68:	movt	r0, #0
    2a6c:	str	r0, [fp, #-8]
    2a70:	b	2acc <scalar_type_prefix+0x168>
    2a74:	movw	r0, #0
    2a78:	movt	r0, #0
    2a7c:	ldr	r0, [r0]
    2a80:	movw	r1, #0
    2a84:	movt	r1, #0
    2a88:	movw	r2, #0
    2a8c:	movt	r2, #0
    2a90:	movw	r3, #96	; 0x60
    2a94:	movw	ip, #0
    2a98:	movt	ip, #0
    2a9c:	str	ip, [sp]
    2aa0:	bl	0 <fprintf>
    2aa4:	movw	r1, #0
    2aa8:	movt	r1, #0
    2aac:	str	r0, [sp, #8]
    2ab0:	mov	r0, r1
    2ab4:	movw	r1, #0
    2ab8:	movt	r1, #0
    2abc:	movw	r2, #96	; 0x60
    2ac0:	movw	r3, #0
    2ac4:	movt	r3, #0
    2ac8:	bl	0 <__assert_fail>
    2acc:	ldr	r0, [fp, #-8]
    2ad0:	mov	sp, fp
    2ad4:	pop	{fp, pc}

00002ad8 <token_name>:
    2ad8:	sub	sp, sp, #12
    2adc:	str	r0, [sp, #8]
    2ae0:	str	r1, [sp, #4]
    2ae4:	str	r2, [sp]
    2ae8:	ldr	r0, [sp, #8]
    2aec:	ldr	r0, [r0, #4]
    2af0:	ldr	r1, [sp, #4]
    2af4:	str	r0, [r1]
    2af8:	ldr	r0, [sp, #8]
    2afc:	ldr	r0, [r0]
    2b00:	ldr	r1, [sp]
    2b04:	str	r0, [r1]
    2b08:	add	sp, sp, #12
    2b0c:	bx	lr

00002b10 <gen_union_typedefs>:
    2b10:	push	{r4, r5, fp, lr}
    2b14:	add	fp, sp, #8
    2b18:	sub	sp, sp, #256	; 0x100
    2b1c:	str	r0, [fp, #-12]
    2b20:	ldr	r0, [fp, #-12]
    2b24:	str	r0, [fp, #-16]
    2b28:	movw	r0, #0
    2b2c:	str	r0, [fp, #-24]	; 0xffffffe8
    2b30:	add	r0, sp, #20
    2b34:	movw	r1, #0
    2b38:	and	r1, r1, #255	; 0xff
    2b3c:	movw	r2, #220	; 0xdc
    2b40:	bl	0 <memset>
    2b44:	ldr	r0, [fp, #-12]
    2b48:	ldr	r0, [r0, #208]	; 0xd0
    2b4c:	ldr	r0, [r0, #40]	; 0x28
    2b50:	str	r0, [fp, #-20]	; 0xffffffec
    2b54:	ldr	r0, [fp, #-20]	; 0xffffffec
    2b58:	movw	r1, #0
    2b5c:	cmp	r0, r1
    2b60:	beq	2be8 <gen_union_typedefs+0xd8>
    2b64:	ldr	r0, [fp, #-20]	; 0xffffffec
    2b68:	ldrh	r0, [r0, #8]
    2b6c:	cmp	r0, #4
    2b70:	bne	2bd0 <gen_union_typedefs+0xc0>
    2b74:	b	2b78 <gen_union_typedefs+0x68>
    2b78:	ldr	r0, [fp, #-20]	; 0xffffffec
    2b7c:	add	r1, sp, #20
    2b80:	bl	1498 <fb_compound_name>
    2b84:	add	r0, sp, #20
    2b88:	ldr	r1, [fp, #-12]
    2b8c:	ldr	r1, [r1, #204]	; 0xcc
    2b90:	ldr	r2, [fp, #-16]
    2b94:	ldr	r3, [fp, #-16]
    2b98:	str	r0, [sp, #16]
    2b9c:	mov	r0, r1
    2ba0:	movw	r1, #0
    2ba4:	movt	r1, #0
    2ba8:	ldr	ip, [sp, #16]
    2bac:	str	r3, [sp, #12]
    2bb0:	mov	r3, ip
    2bb4:	ldr	lr, [sp, #12]
    2bb8:	str	lr, [sp]
    2bbc:	str	ip, [sp, #4]
    2bc0:	bl	0 <fprintf>
    2bc4:	movw	r1, #1
    2bc8:	str	r1, [fp, #-24]	; 0xffffffe8
    2bcc:	b	2bd4 <gen_union_typedefs+0xc4>
    2bd0:	b	2bd8 <gen_union_typedefs+0xc8>
    2bd4:	b	2bd8 <gen_union_typedefs+0xc8>
    2bd8:	ldr	r0, [fp, #-20]	; 0xffffffec
    2bdc:	ldr	r0, [r0]
    2be0:	str	r0, [fp, #-20]	; 0xffffffec
    2be4:	b	2b54 <gen_union_typedefs+0x44>
    2be8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2bec:	cmp	r0, #0
    2bf0:	beq	2c08 <gen_union_typedefs+0xf8>
    2bf4:	ldr	r0, [fp, #-12]
    2bf8:	ldr	r0, [r0, #204]	; 0xcc
    2bfc:	movw	r1, #0
    2c00:	movt	r1, #0
    2c04:	bl	0 <fprintf>
    2c08:	movw	r0, #0
    2c0c:	sub	sp, fp, #8
    2c10:	pop	{r4, r5, fp, pc}

00002c14 <gen_required_table_fields>:
    2c14:	push	{r4, r5, fp, lr}
    2c18:	add	fp, sp, #8
    2c1c:	sub	sp, sp, #248	; 0xf8
    2c20:	str	r0, [fp, #-12]
    2c24:	str	r1, [fp, #-16]
    2c28:	ldr	r0, [fp, #-12]
    2c2c:	str	r0, [fp, #-20]	; 0xffffffec
    2c30:	mov	r0, sp
    2c34:	movw	r1, #0
    2c38:	and	r1, r1, #255	; 0xff
    2c3c:	movw	r2, #220	; 0xdc
    2c40:	bl	0 <memset>
    2c44:	ldr	r0, [fp, #-16]
    2c48:	bl	3f58 <get_create_table_arg_count>
    2c4c:	str	r0, [fp, #-36]	; 0xffffffdc
    2c50:	movw	r0, #0
    2c54:	str	r0, [fp, #-32]	; 0xffffffe0
    2c58:	ldr	r0, [fp, #-16]
    2c5c:	mov	r1, sp
    2c60:	bl	1498 <fb_compound_name>
    2c64:	mov	r3, sp
    2c68:	ldr	r0, [fp, #-12]
    2c6c:	ldr	r0, [r0, #204]	; 0xcc
    2c70:	ldr	r2, [fp, #-20]	; 0xffffffec
    2c74:	movw	r1, #0
    2c78:	movt	r1, #0
    2c7c:	bl	0 <fprintf>
    2c80:	ldr	r1, [fp, #-16]
    2c84:	ldr	r1, [r1, #20]
    2c88:	str	r1, [fp, #-28]	; 0xffffffe4
    2c8c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2c90:	movw	r1, #0
    2c94:	cmp	r0, r1
    2c98:	beq	2d44 <gen_required_table_fields+0x130>
    2c9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2ca0:	str	r0, [fp, #-24]	; 0xffffffe8
    2ca4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2ca8:	ldrh	r0, [r0, #72]	; 0x48
    2cac:	and	r0, r0, #4
    2cb0:	cmp	r0, #0
    2cb4:	beq	2cbc <gen_required_table_fields+0xa8>
    2cb8:	b	2d34 <gen_required_table_fields+0x120>
    2cbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2cc0:	ldrh	r0, [r0, #72]	; 0x48
    2cc4:	and	r0, r0, #256	; 0x100
    2cc8:	cmp	r0, #0
    2ccc:	beq	2d30 <gen_required_table_fields+0x11c>
    2cd0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2cd4:	cmp	r0, #0
    2cd8:	ble	2cf4 <gen_required_table_fields+0xe0>
    2cdc:	ldr	r0, [fp, #-12]
    2ce0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    2ce4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2ce8:	movw	r3, #0
    2cec:	bl	266c <gen_comma>
    2cf0:	b	2d08 <gen_required_table_fields+0xf4>
    2cf4:	ldr	r0, [fp, #-12]
    2cf8:	ldr	r0, [r0, #204]	; 0xcc
    2cfc:	movw	r1, #0
    2d00:	movt	r1, #0
    2d04:	bl	0 <fprintf>
    2d08:	ldr	r0, [fp, #-12]
    2d0c:	ldr	r0, [r0, #204]	; 0xcc
    2d10:	ldr	r1, [fp, #-24]	; 0xffffffe8
    2d14:	ldr	r2, [r1, #96]	; 0x60
    2d18:	movw	r1, #0
    2d1c:	movt	r1, #0
    2d20:	bl	0 <fprintf>
    2d24:	ldr	r1, [fp, #-32]	; 0xffffffe0
    2d28:	add	r1, r1, #1
    2d2c:	str	r1, [fp, #-32]	; 0xffffffe0
    2d30:	b	2d34 <gen_required_table_fields+0x120>
    2d34:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2d38:	ldr	r0, [r0]
    2d3c:	str	r0, [fp, #-28]	; 0xffffffe4
    2d40:	b	2c8c <gen_required_table_fields+0x78>
    2d44:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2d48:	cmp	r0, #0
    2d4c:	ble	2d68 <gen_required_table_fields+0x154>
    2d50:	ldr	r0, [fp, #-12]
    2d54:	ldr	r0, [r0, #204]	; 0xcc
    2d58:	movw	r1, #0
    2d5c:	movt	r1, #0
    2d60:	bl	0 <fprintf>
    2d64:	b	2d7c <gen_required_table_fields+0x168>
    2d68:	ldr	r0, [fp, #-12]
    2d6c:	ldr	r0, [r0, #204]	; 0xcc
    2d70:	movw	r1, #0
    2d74:	movt	r1, #0
    2d78:	bl	0 <fprintf>
    2d7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2d80:	sub	sp, fp, #8
    2d84:	pop	{r4, r5, fp, pc}

00002d88 <gen_builder_table>:
    2d88:	push	{r4, r5, fp, lr}
    2d8c:	add	fp, sp, #8
    2d90:	sub	sp, sp, #264	; 0x108
    2d94:	str	r0, [fp, #-12]
    2d98:	str	r1, [fp, #-16]
    2d9c:	ldr	r0, [fp, #-12]
    2da0:	str	r0, [fp, #-20]	; 0xffffffec
    2da4:	add	r0, sp, #32
    2da8:	mov	r1, #0
    2dac:	mov	r2, #220	; 0xdc
    2db0:	str	r0, [sp, #28]
    2db4:	bl	0 <memset>
    2db8:	ldr	r1, [fp, #-16]
    2dbc:	str	r0, [sp, #24]
    2dc0:	mov	r0, r1
    2dc4:	ldr	r1, [sp, #28]
    2dc8:	bl	1498 <fb_compound_name>
    2dcc:	ldr	r0, [fp, #-12]
    2dd0:	ldr	r0, [r0, #204]	; 0xcc
    2dd4:	ldr	r1, [fp, #-20]	; 0xffffffec
    2dd8:	mov	r2, r1
    2ddc:	ldr	r3, [fp, #-16]
    2de0:	ldr	ip, [r3, #96]	; 0x60
    2de4:	ldr	r3, [r3, #100]	; 0x64
    2de8:	mov	lr, sp
    2dec:	str	r3, [lr, #12]
    2df0:	str	ip, [lr, #8]
    2df4:	ldr	r3, [sp, #28]
    2df8:	str	r3, [lr]
    2dfc:	movw	ip, #0
    2e00:	movt	ip, #0
    2e04:	str	r1, [sp, #20]
    2e08:	mov	r1, ip
    2e0c:	ldr	r3, [sp, #20]
    2e10:	bl	0 <fprintf>
    2e14:	movw	r1, #0
    2e18:	str	r0, [sp, #16]
    2e1c:	mov	r0, r1
    2e20:	sub	sp, fp, #8
    2e24:	pop	{r4, r5, fp, pc}

00002e28 <gen_builder_create_table_decl>:
    2e28:	push	{r4, r5, fp, lr}
    2e2c:	add	fp, sp, #8
    2e30:	sub	sp, sp, #280	; 0x118
    2e34:	str	r0, [fp, #-12]
    2e38:	str	r1, [fp, #-16]
    2e3c:	ldr	r0, [fp, #-12]
    2e40:	str	r0, [fp, #-20]	; 0xffffffec
    2e44:	add	r0, sp, #44	; 0x2c
    2e48:	mov	r1, r0
    2e4c:	str	r0, [sp, #40]	; 0x28
    2e50:	mov	r0, r1
    2e54:	movw	r1, #0
    2e58:	and	r1, r1, #255	; 0xff
    2e5c:	movw	r2, #220	; 0xdc
    2e60:	bl	0 <memset>
    2e64:	ldr	r0, [fp, #-16]
    2e68:	ldr	r1, [sp, #40]	; 0x28
    2e6c:	bl	1498 <fb_compound_name>
    2e70:	ldr	r0, [fp, #-16]
    2e74:	bl	3f58 <get_create_table_arg_count>
    2e78:	add	r2, sp, #44	; 0x2c
    2e7c:	str	r0, [fp, #-24]	; 0xffffffe8
    2e80:	ldr	r0, [fp, #-12]
    2e84:	ldr	r0, [r0, #204]	; 0xcc
    2e88:	movw	r1, #0
    2e8c:	movt	r1, #0
    2e90:	bl	0 <fprintf>
    2e94:	ldr	r1, [fp, #-12]
    2e98:	ldr	r2, [fp, #-16]
    2e9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2ea0:	str	r0, [sp, #36]	; 0x24
    2ea4:	mov	r0, r1
    2ea8:	mov	r1, r2
    2eac:	mov	r2, r3
    2eb0:	movw	r3, #1
    2eb4:	bl	3fcc <gen_builder_table_args>
    2eb8:	add	r2, sp, #44	; 0x2c
    2ebc:	ldr	r1, [fp, #-12]
    2ec0:	ldr	r1, [r1, #204]	; 0xcc
    2ec4:	str	r0, [sp, #32]
    2ec8:	mov	r0, r1
    2ecc:	movw	r1, #0
    2ed0:	movt	r1, #0
    2ed4:	bl	0 <fprintf>
    2ed8:	ldr	r1, [fp, #-12]
    2edc:	ldr	r2, [fp, #-16]
    2ee0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2ee4:	str	r0, [sp, #28]
    2ee8:	mov	r0, r1
    2eec:	mov	r1, r2
    2ef0:	mov	r2, r3
    2ef4:	movw	r3, #1
    2ef8:	bl	44bc <gen_builder_table_call_list>
    2efc:	ldr	r1, [fp, #-12]
    2f00:	ldr	r1, [r1, #204]	; 0xcc
    2f04:	str	r0, [sp, #24]
    2f08:	mov	r0, r1
    2f0c:	movw	r1, #0
    2f10:	movt	r1, #0
    2f14:	bl	0 <fprintf>
    2f18:	add	r1, sp, #44	; 0x2c
    2f1c:	ldr	r2, [fp, #-12]
    2f20:	ldr	r2, [r2, #204]	; 0xcc
    2f24:	ldr	r3, [fp, #-20]	; 0xffffffec
    2f28:	str	r0, [sp, #20]
    2f2c:	mov	r0, r2
    2f30:	movw	r2, #0
    2f34:	movt	r2, #0
    2f38:	str	r1, [sp, #16]
    2f3c:	mov	r1, r2
    2f40:	ldr	r2, [sp, #16]
    2f44:	ldr	ip, [sp, #16]
    2f48:	str	r3, [sp, #12]
    2f4c:	mov	r3, ip
    2f50:	ldr	lr, [sp, #12]
    2f54:	str	lr, [sp]
    2f58:	str	ip, [sp, #4]
    2f5c:	bl	0 <fprintf>
    2f60:	movw	r1, #0
    2f64:	str	r0, [sp, #8]
    2f68:	mov	r0, r1
    2f6c:	sub	sp, fp, #8
    2f70:	pop	{r4, r5, fp, pc}

00002f74 <gen_unions>:
    2f74:	push	{fp, lr}
    2f78:	mov	fp, sp
    2f7c:	sub	sp, sp, #16
    2f80:	str	r0, [fp, #-4]
    2f84:	movw	r0, #0
    2f88:	str	r0, [sp, #4]
    2f8c:	ldr	r0, [fp, #-4]
    2f90:	ldr	r0, [r0, #208]	; 0xd0
    2f94:	ldr	r0, [r0, #40]	; 0x28
    2f98:	str	r0, [sp, #8]
    2f9c:	ldr	r0, [sp, #8]
    2fa0:	movw	r1, #0
    2fa4:	cmp	r0, r1
    2fa8:	beq	2ff0 <gen_unions+0x7c>
    2fac:	ldr	r0, [sp, #8]
    2fb0:	ldrh	r0, [r0, #8]
    2fb4:	cmp	r0, #4
    2fb8:	bne	2fd8 <gen_unions+0x64>
    2fbc:	b	2fc0 <gen_unions+0x4c>
    2fc0:	ldr	r0, [fp, #-4]
    2fc4:	ldr	r1, [sp, #8]
    2fc8:	bl	4578 <gen_union>
    2fcc:	movw	r1, #1
    2fd0:	str	r1, [sp, #4]
    2fd4:	b	2fdc <gen_unions+0x68>
    2fd8:	b	2fe0 <gen_unions+0x6c>
    2fdc:	b	2fe0 <gen_unions+0x6c>
    2fe0:	ldr	r0, [sp, #8]
    2fe4:	ldr	r0, [r0]
    2fe8:	str	r0, [sp, #8]
    2fec:	b	2f9c <gen_unions+0x28>
    2ff0:	ldr	r0, [sp, #4]
    2ff4:	cmp	r0, #0
    2ff8:	beq	3010 <gen_unions+0x9c>
    2ffc:	ldr	r0, [fp, #-4]
    3000:	ldr	r0, [r0, #204]	; 0xcc
    3004:	movw	r1, #0
    3008:	movt	r1, #0
    300c:	bl	0 <fprintf>
    3010:	movw	r0, #0
    3014:	mov	sp, fp
    3018:	pop	{fp, pc}

0000301c <gen_builder_table_fields>:
    301c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3020:	add	fp, sp, #28
    3024:	sub	sp, sp, #780	; 0x30c
    3028:	str	r0, [fp, #-36]	; 0xffffffdc
    302c:	str	r1, [fp, #-40]	; 0xffffffd8
    3030:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3034:	str	r0, [fp, #-44]	; 0xffffffd4
    3038:	sub	r0, fp, #292	; 0x124
    303c:	mov	r1, r0
    3040:	str	r0, [sp, #192]	; 0xc0
    3044:	mov	r0, r1
    3048:	movw	r1, #0
    304c:	and	r2, r1, #255	; 0xff
    3050:	str	r1, [sp, #188]	; 0xbc
    3054:	mov	r1, r2
    3058:	movw	r2, #220	; 0xdc
    305c:	str	r2, [sp, #184]	; 0xb8
    3060:	bl	0 <memset>
    3064:	add	r0, sp, #296	; 0x128
    3068:	ldr	r1, [sp, #188]	; 0xbc
    306c:	and	r1, r1, #255	; 0xff
    3070:	ldr	r2, [sp, #184]	; 0xb8
    3074:	bl	0 <memset>
    3078:	ldr	r0, [fp, #-40]	; 0xffffffd8
    307c:	ldr	r1, [sp, #192]	; 0xc0
    3080:	bl	1498 <fb_compound_name>
    3084:	ldr	r0, [fp, #-40]	; 0xffffffd8
    3088:	ldr	r0, [r0, #20]
    308c:	str	r0, [fp, #-52]	; 0xffffffcc
    3090:	ldr	r0, [fp, #-52]	; 0xffffffcc
    3094:	movw	r1, #0
    3098:	cmp	r0, r1
    309c:	beq	3bb8 <gen_builder_table_fields+0xb9c>
    30a0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    30a4:	str	r0, [fp, #-48]	; 0xffffffd0
    30a8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    30ac:	sub	r1, fp, #72	; 0x48
    30b0:	sub	r2, fp, #56	; 0x38
    30b4:	bl	2930 <symbol_name>
    30b8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    30bc:	ldrh	r0, [r0, #72]	; 0x48
    30c0:	and	r0, r0, #4
    30c4:	cmp	r0, #0
    30c8:	beq	3100 <gen_builder_table_fields+0xe4>
    30cc:	sub	r2, fp, #292	; 0x124
    30d0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    30d4:	ldr	r0, [r0, #204]	; 0xcc
    30d8:	ldr	r3, [fp, #-72]	; 0xffffffb8
    30dc:	ldr	r1, [fp, #-56]	; 0xffffffc8
    30e0:	movw	ip, #0
    30e4:	movt	ip, #0
    30e8:	str	r1, [sp, #180]	; 0xb4
    30ec:	mov	r1, ip
    30f0:	ldr	ip, [sp, #180]	; 0xb4
    30f4:	str	ip, [sp]
    30f8:	bl	0 <fprintf>
    30fc:	b	3ba8 <gen_builder_table_fields+0xb8c>
    3100:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3104:	ldrh	r0, [r0, #24]
    3108:	sub	r0, r0, #7
    310c:	cmp	r0, #8
    3110:	str	r0, [sp, #176]	; 0xb0
    3114:	bhi	3b4c <gen_builder_table_fields+0xb30>
    3118:	add	r0, pc, #8
    311c:	ldr	r1, [sp, #176]	; 0xb0
    3120:	ldr	r0, [r0, r1, lsl #2]
    3124:	mov	pc, r0
    3128:	.word	0x00003278
    312c:	.word	0x0000314c
    3130:	.word	0x0000352c
    3134:	.word	0x000034cc
    3138:	.word	0x00003b4c
    313c:	.word	0x00003b4c
    3140:	.word	0x00003b4c
    3144:	.word	0x0000358c
    3148:	.word	0x0000387c
    314c:	add	r0, sp, #196	; 0xc4
    3150:	ldr	r1, [fp, #-48]	; 0xffffffd0
    3154:	ldr	r1, [r1, #16]
    3158:	ldr	r2, [fp, #-44]	; 0xffffffd4
    315c:	str	r0, [sp, #172]	; 0xac
    3160:	mov	r0, r1
    3164:	mov	r1, r2
    3168:	bl	277c <scalar_type_ns>
    316c:	str	r0, [fp, #-68]	; 0xffffffbc
    3170:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3174:	ldr	r0, [r0, #16]
    3178:	bl	27bc <scalar_type_name>
    317c:	str	r0, [fp, #-64]	; 0xffffffc0
    3180:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3184:	ldr	r0, [r0, #16]
    3188:	bl	2964 <scalar_type_prefix>
    318c:	str	r0, [fp, #-60]	; 0xffffffc4
    3190:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3194:	ldr	r1, [r0, #16]
    3198:	add	r0, r0, #48	; 0x30
    319c:	add	r2, sp, #196	; 0xc4
    31a0:	str	r0, [sp, #168]	; 0xa8
    31a4:	mov	r0, r1
    31a8:	ldr	r1, [sp, #168]	; 0xa8
    31ac:	bl	4838 <print_literal>
    31b0:	ldr	r1, [fp, #-36]	; 0xffffffdc
    31b4:	ldr	r1, [r1, #204]	; 0xcc
    31b8:	ldr	r2, [fp, #-44]	; 0xffffffd4
    31bc:	mov	r3, r2
    31c0:	ldr	ip, [fp, #-48]	; 0xffffffd0
    31c4:	ldr	lr, [ip, #88]	; 0x58
    31c8:	ldr	r4, [ip, #92]	; 0x5c
    31cc:	ldr	r5, [ip, #96]	; 0x60
    31d0:	ldr	ip, [ip, #100]	; 0x64
    31d4:	mov	r6, r2
    31d8:	sub	r7, fp, #292	; 0x124
    31dc:	ldr	r8, [fp, #-72]	; 0xffffffb8
    31e0:	ldr	r9, [fp, #-56]	; 0xffffffc8
    31e4:	ldr	sl, [fp, #-60]	; 0xffffffc4
    31e8:	str	r0, [sp, #164]	; 0xa4
    31ec:	ldr	r0, [fp, #-68]	; 0xffffffbc
    31f0:	str	r0, [sp, #160]	; 0xa0
    31f4:	ldr	r0, [fp, #-64]	; 0xffffffc0
    31f8:	str	r0, [sp, #156]	; 0x9c
    31fc:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3200:	ldrh	r0, [r0, #74]	; 0x4a
    3204:	str	r0, [sp, #152]	; 0x98
    3208:	mov	r0, sp
    320c:	str	r0, [sp, #148]	; 0x94
    3210:	ldr	r0, [sp, #172]	; 0xac
    3214:	str	r1, [sp, #144]	; 0x90
    3218:	ldr	r1, [sp, #148]	; 0x94
    321c:	str	r0, [r1, #52]	; 0x34
    3220:	ldr	r0, [sp, #152]	; 0x98
    3224:	str	r0, [r1, #48]	; 0x30
    3228:	str	r4, [r1, #44]	; 0x2c
    322c:	str	lr, [r1, #40]	; 0x28
    3230:	ldr	lr, [sp, #156]	; 0x9c
    3234:	str	lr, [r1, #36]	; 0x24
    3238:	ldr	r4, [sp, #160]	; 0xa0
    323c:	str	r4, [r1, #32]
    3240:	str	sl, [r1, #28]
    3244:	str	r2, [r1, #24]
    3248:	str	r9, [r1, #20]
    324c:	str	r8, [r1, #16]
    3250:	str	r7, [r1, #12]
    3254:	str	r6, [r1, #8]
    3258:	str	ip, [r1, #4]
    325c:	str	r5, [r1]
    3260:	movw	r1, #0
    3264:	movt	r1, #0
    3268:	ldr	r0, [sp, #144]	; 0x90
    326c:	mov	r2, r3
    3270:	bl	0 <fprintf>
    3274:	b	3ba4 <gen_builder_table_fields+0xb88>
    3278:	sub	r0, fp, #292	; 0x124
    327c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    3280:	ldr	r1, [r1, #16]
    3284:	ldr	r2, [fp, #-44]	; 0xffffffd4
    3288:	str	r0, [sp, #140]	; 0x8c
    328c:	mov	r0, r1
    3290:	mov	r1, r2
    3294:	bl	277c <scalar_type_ns>
    3298:	str	r0, [fp, #-68]	; 0xffffffbc
    329c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    32a0:	ldr	r0, [r0, #16]
    32a4:	bl	27bc <scalar_type_name>
    32a8:	str	r0, [fp, #-64]	; 0xffffffc0
    32ac:	ldr	r0, [fp, #-48]	; 0xffffffd0
    32b0:	ldr	r0, [r0, #16]
    32b4:	bl	2964 <scalar_type_prefix>
    32b8:	str	r0, [fp, #-60]	; 0xffffffc4
    32bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    32c0:	ldr	r0, [r0, #204]	; 0xcc
    32c4:	ldr	r2, [fp, #-44]	; 0xffffffd4
    32c8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    32cc:	ldr	r3, [r1, #96]	; 0x60
    32d0:	ldr	r1, [r1, #100]	; 0x64
    32d4:	ldr	ip, [fp, #-44]	; 0xffffffd4
    32d8:	ldr	lr, [fp, #-72]	; 0xffffffb8
    32dc:	ldr	r4, [fp, #-56]	; 0xffffffc8
    32e0:	ldr	r5, [fp, #-44]	; 0xffffffd4
    32e4:	ldr	r6, [fp, #-60]	; 0xffffffc4
    32e8:	ldr	r7, [fp, #-68]	; 0xffffffbc
    32ec:	ldr	r8, [fp, #-64]	; 0xffffffc0
    32f0:	mov	r9, sp
    32f4:	str	r8, [r9, #36]	; 0x24
    32f8:	str	r7, [r9, #32]
    32fc:	str	r6, [r9, #28]
    3300:	str	r5, [r9, #24]
    3304:	str	r4, [r9, #20]
    3308:	str	lr, [r9, #16]
    330c:	ldr	lr, [sp, #140]	; 0x8c
    3310:	str	lr, [r9, #12]
    3314:	str	ip, [r9, #8]
    3318:	str	r1, [r9, #4]
    331c:	str	r3, [r9]
    3320:	movw	r1, #0
    3324:	movt	r1, #0
    3328:	bl	0 <fprintf>
    332c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    3330:	ldr	r1, [r1, #104]	; 0x68
    3334:	movw	r2, #0
    3338:	cmp	r1, r2
    333c:	beq	34c8 <gen_builder_table_fields+0x4ac>
    3340:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3344:	ldr	r0, [r0, #104]	; 0x68
    3348:	ldrh	r0, [r0, #8]
    334c:	cmp	r0, #0
    3350:	str	r0, [sp, #136]	; 0x88
    3354:	beq	336c <gen_builder_table_fields+0x350>
    3358:	b	335c <gen_builder_table_fields+0x340>
    335c:	ldr	r0, [sp, #136]	; 0x88
    3360:	cmp	r0, #1
    3364:	beq	33e4 <gen_builder_table_fields+0x3c8>
    3368:	b	346c <gen_builder_table_fields+0x450>
    336c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3370:	ldr	r0, [r0, #104]	; 0x68
    3374:	add	r1, sp, #296	; 0x128
    3378:	bl	1498 <fb_compound_name>
    337c:	add	r0, sp, #296	; 0x128
    3380:	sub	r1, fp, #292	; 0x124
    3384:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3388:	ldr	r2, [r2, #204]	; 0xcc
    338c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3390:	ldr	ip, [fp, #-44]	; 0xffffffd4
    3394:	ldr	lr, [fp, #-72]	; 0xffffffb8
    3398:	ldr	r4, [fp, #-56]	; 0xffffffc8
    339c:	str	r0, [sp, #132]	; 0x84
    33a0:	mov	r0, r2
    33a4:	movw	r2, #0
    33a8:	movt	r2, #0
    33ac:	str	r1, [sp, #128]	; 0x80
    33b0:	mov	r1, r2
    33b4:	mov	r2, r3
    33b8:	mov	r3, ip
    33bc:	ldr	ip, [sp, #128]	; 0x80
    33c0:	str	ip, [sp]
    33c4:	str	lr, [sp, #4]
    33c8:	str	r4, [sp, #8]
    33cc:	ldr	lr, [sp, #132]	; 0x84
    33d0:	str	lr, [sp, #12]
    33d4:	str	lr, [sp, #16]
    33d8:	str	lr, [sp, #20]
    33dc:	bl	0 <fprintf>
    33e0:	b	34c4 <gen_builder_table_fields+0x4a8>
    33e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    33e8:	ldr	r0, [r0, #104]	; 0x68
    33ec:	add	r1, sp, #296	; 0x128
    33f0:	bl	1498 <fb_compound_name>
    33f4:	add	r0, sp, #296	; 0x128
    33f8:	sub	r1, fp, #292	; 0x124
    33fc:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3400:	ldr	r2, [r2, #204]	; 0xcc
    3404:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3408:	ldr	ip, [fp, #-44]	; 0xffffffd4
    340c:	ldr	lr, [fp, #-72]	; 0xffffffb8
    3410:	ldr	r4, [fp, #-56]	; 0xffffffc8
    3414:	ldr	r5, [fp, #-48]	; 0xffffffd0
    3418:	ldr	r5, [r5, #104]	; 0x68
    341c:	ldrh	r5, [r5, #104]	; 0x68
    3420:	str	r0, [sp, #124]	; 0x7c
    3424:	mov	r0, r2
    3428:	movw	r2, #0
    342c:	movt	r2, #0
    3430:	str	r1, [sp, #120]	; 0x78
    3434:	mov	r1, r2
    3438:	mov	r2, r3
    343c:	mov	r3, ip
    3440:	ldr	ip, [sp, #120]	; 0x78
    3444:	str	ip, [sp]
    3448:	str	lr, [sp, #4]
    344c:	str	r4, [sp, #8]
    3450:	ldr	lr, [sp, #124]	; 0x7c
    3454:	str	lr, [sp, #12]
    3458:	str	r5, [sp, #16]
    345c:	str	lr, [sp, #20]
    3460:	str	lr, [sp, #24]
    3464:	bl	0 <fprintf>
    3468:	b	34c4 <gen_builder_table_fields+0x4a8>
    346c:	movw	r0, #0
    3470:	movt	r0, #0
    3474:	ldr	r0, [r0]
    3478:	movw	r1, #0
    347c:	movt	r1, #0
    3480:	movw	r2, #0
    3484:	movt	r2, #0
    3488:	movw	r3, #1430	; 0x596
    348c:	movw	ip, #0
    3490:	movt	ip, #0
    3494:	str	ip, [sp]
    3498:	bl	0 <fprintf>
    349c:	movw	r1, #0
    34a0:	movt	r1, #0
    34a4:	str	r0, [sp, #116]	; 0x74
    34a8:	mov	r0, r1
    34ac:	movw	r1, #0
    34b0:	movt	r1, #0
    34b4:	movw	r2, #1430	; 0x596
    34b8:	movw	r3, #0
    34bc:	movt	r3, #0
    34c0:	bl	0 <__assert_fail>
    34c4:	b	34c8 <gen_builder_table_fields+0x4ac>
    34c8:	b	3ba4 <gen_builder_table_fields+0xb88>
    34cc:	sub	r0, fp, #292	; 0x124
    34d0:	ldr	r1, [fp, #-36]	; 0xffffffdc
    34d4:	ldr	r1, [r1, #204]	; 0xcc
    34d8:	ldr	r2, [fp, #-44]	; 0xffffffd4
    34dc:	ldr	r3, [fp, #-48]	; 0xffffffd0
    34e0:	ldr	ip, [r3, #96]	; 0x60
    34e4:	ldr	r3, [r3, #100]	; 0x64
    34e8:	ldr	lr, [fp, #-44]	; 0xffffffd4
    34ec:	ldr	r4, [fp, #-72]	; 0xffffffb8
    34f0:	ldr	r5, [fp, #-56]	; 0xffffffc8
    34f4:	mov	r6, sp
    34f8:	str	r5, [r6, #20]
    34fc:	str	r4, [r6, #16]
    3500:	str	r0, [r6, #12]
    3504:	str	lr, [r6, #8]
    3508:	str	r3, [r6, #4]
    350c:	str	ip, [r6]
    3510:	movw	r0, #0
    3514:	movt	r0, #0
    3518:	str	r0, [sp, #112]	; 0x70
    351c:	mov	r0, r1
    3520:	ldr	r1, [sp, #112]	; 0x70
    3524:	bl	0 <fprintf>
    3528:	b	3ba4 <gen_builder_table_fields+0xb88>
    352c:	sub	r0, fp, #292	; 0x124
    3530:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3534:	ldr	r1, [r1, #204]	; 0xcc
    3538:	ldr	r2, [fp, #-44]	; 0xffffffd4
    353c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    3540:	ldr	ip, [r3, #96]	; 0x60
    3544:	ldr	r3, [r3, #100]	; 0x64
    3548:	ldr	lr, [fp, #-44]	; 0xffffffd4
    354c:	ldr	r4, [fp, #-72]	; 0xffffffb8
    3550:	ldr	r5, [fp, #-56]	; 0xffffffc8
    3554:	mov	r6, sp
    3558:	str	r5, [r6, #20]
    355c:	str	r4, [r6, #16]
    3560:	str	r0, [r6, #12]
    3564:	str	lr, [r6, #8]
    3568:	str	r3, [r6, #4]
    356c:	str	ip, [r6]
    3570:	movw	r0, #0
    3574:	movt	r0, #0
    3578:	str	r0, [sp, #108]	; 0x6c
    357c:	mov	r0, r1
    3580:	ldr	r1, [sp, #108]	; 0x6c
    3584:	bl	0 <fprintf>
    3588:	b	3ba4 <gen_builder_table_fields+0xb88>
    358c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3590:	ldr	r0, [r0, #16]
    3594:	add	r1, sp, #296	; 0x128
    3598:	bl	1498 <fb_compound_name>
    359c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    35a0:	ldr	r0, [r0, #16]
    35a4:	ldrh	r0, [r0, #8]
    35a8:	cmp	r0, #4
    35ac:	str	r0, [sp, #104]	; 0x68
    35b0:	bhi	3820 <gen_builder_table_fields+0x804>
    35b4:	add	r0, pc, #8
    35b8:	ldr	r1, [sp, #104]	; 0x68
    35bc:	ldr	r0, [r0, r1, lsl #2]
    35c0:	mov	pc, r0
    35c4:	.word	0x00003650
    35c8:	.word	0x000035d8
    35cc:	.word	0x00003820
    35d0:	.word	0x000036b4
    35d4:	.word	0x00003784
    35d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    35dc:	ldr	r0, [r0, #204]	; 0xcc
    35e0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    35e4:	mov	r2, r1
    35e8:	ldr	r3, [fp, #-48]	; 0xffffffd0
    35ec:	ldr	ip, [r3, #88]	; 0x58
    35f0:	ldr	lr, [r3, #92]	; 0x5c
    35f4:	ldr	r4, [r3, #96]	; 0x60
    35f8:	ldr	r3, [r3, #100]	; 0x64
    35fc:	sub	r5, fp, #292	; 0x124
    3600:	ldr	r6, [fp, #-72]	; 0xffffffb8
    3604:	ldr	r7, [fp, #-56]	; 0xffffffc8
    3608:	add	r8, sp, #296	; 0x128
    360c:	ldr	r9, [fp, #-48]	; 0xffffffd0
    3610:	ldrh	r9, [r9, #74]	; 0x4a
    3614:	mov	sl, sp
    3618:	str	r9, [sl, #40]	; 0x28
    361c:	str	lr, [sl, #36]	; 0x24
    3620:	str	ip, [sl, #32]
    3624:	str	r8, [sl, #24]
    3628:	str	r7, [sl, #20]
    362c:	str	r6, [sl, #16]
    3630:	str	r5, [sl, #12]
    3634:	str	r1, [sl, #8]
    3638:	str	r3, [sl, #4]
    363c:	str	r4, [sl]
    3640:	movw	r1, #0
    3644:	movt	r1, #0
    3648:	bl	0 <fprintf>
    364c:	b	3878 <gen_builder_table_fields+0x85c>
    3650:	add	r0, sp, #296	; 0x128
    3654:	sub	r1, fp, #292	; 0x124
    3658:	ldr	r2, [fp, #-36]	; 0xffffffdc
    365c:	ldr	r2, [r2, #204]	; 0xcc
    3660:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3664:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3668:	ldr	lr, [ip, #96]	; 0x60
    366c:	ldr	ip, [ip, #100]	; 0x64
    3670:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3674:	ldr	r5, [fp, #-72]	; 0xffffffb8
    3678:	ldr	r6, [fp, #-56]	; 0xffffffc8
    367c:	mov	r7, sp
    3680:	str	r0, [r7, #24]
    3684:	str	r6, [r7, #20]
    3688:	str	r5, [r7, #16]
    368c:	str	r1, [r7, #12]
    3690:	str	r4, [r7, #8]
    3694:	str	ip, [r7, #4]
    3698:	str	lr, [r7]
    369c:	movw	r1, #0
    36a0:	movt	r1, #0
    36a4:	mov	r0, r2
    36a8:	mov	r2, r3
    36ac:	bl	0 <fprintf>
    36b0:	b	3878 <gen_builder_table_fields+0x85c>
    36b4:	add	r0, sp, #196	; 0xc4
    36b8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    36bc:	ldr	r2, [r1, #16]
    36c0:	ldr	r2, [r2, #40]	; 0x28
    36c4:	add	r1, r1, #48	; 0x30
    36c8:	add	r3, sp, #196	; 0xc4
    36cc:	str	r0, [sp, #100]	; 0x64
    36d0:	mov	r0, r2
    36d4:	mov	r2, r3
    36d8:	bl	4838 <print_literal>
    36dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
    36e0:	ldr	r1, [r1, #204]	; 0xcc
    36e4:	ldr	r2, [fp, #-44]	; 0xffffffd4
    36e8:	mov	r3, r2
    36ec:	ldr	ip, [fp, #-48]	; 0xffffffd0
    36f0:	ldr	lr, [ip, #88]	; 0x58
    36f4:	ldr	r4, [ip, #92]	; 0x5c
    36f8:	ldr	r5, [ip, #96]	; 0x60
    36fc:	ldr	ip, [ip, #100]	; 0x64
    3700:	sub	r6, fp, #292	; 0x124
    3704:	ldr	r7, [fp, #-72]	; 0xffffffb8
    3708:	ldr	r8, [fp, #-56]	; 0xffffffc8
    370c:	add	r9, sp, #296	; 0x128
    3710:	mov	sl, r9
    3714:	str	r0, [sp, #96]	; 0x60
    3718:	ldr	r0, [fp, #-48]	; 0xffffffd0
    371c:	ldrh	r0, [r0, #74]	; 0x4a
    3720:	str	r0, [sp, #92]	; 0x5c
    3724:	mov	r0, sp
    3728:	str	r0, [sp, #88]	; 0x58
    372c:	ldr	r0, [sp, #100]	; 0x64
    3730:	str	r1, [sp, #84]	; 0x54
    3734:	ldr	r1, [sp, #88]	; 0x58
    3738:	str	r0, [r1, #44]	; 0x2c
    373c:	ldr	r0, [sp, #92]	; 0x5c
    3740:	str	r0, [r1, #40]	; 0x28
    3744:	str	r4, [r1, #36]	; 0x24
    3748:	str	lr, [r1, #32]
    374c:	str	r9, [r1, #28]
    3750:	str	sl, [r1, #24]
    3754:	str	r8, [r1, #20]
    3758:	str	r7, [r1, #16]
    375c:	str	r6, [r1, #12]
    3760:	str	r2, [r1, #8]
    3764:	str	ip, [r1, #4]
    3768:	str	r5, [r1]
    376c:	movw	r1, #0
    3770:	movt	r1, #0
    3774:	ldr	r0, [sp, #84]	; 0x54
    3778:	mov	r2, r3
    377c:	bl	0 <fprintf>
    3780:	b	3878 <gen_builder_table_fields+0x85c>
    3784:	add	r0, sp, #296	; 0x128
    3788:	sub	r1, fp, #292	; 0x124
    378c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3790:	ldr	r2, [r2, #204]	; 0xcc
    3794:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3798:	ldr	ip, [fp, #-48]	; 0xffffffd0
    379c:	ldr	lr, [ip, #96]	; 0x60
    37a0:	ldr	ip, [ip, #100]	; 0x64
    37a4:	ldr	r4, [fp, #-44]	; 0xffffffd4
    37a8:	ldr	r5, [fp, #-72]	; 0xffffffb8
    37ac:	ldr	r6, [fp, #-56]	; 0xffffffc8
    37b0:	mov	r7, sp
    37b4:	str	r0, [r7, #24]
    37b8:	str	r6, [r7, #20]
    37bc:	str	r5, [r7, #16]
    37c0:	str	r1, [r7, #12]
    37c4:	str	r4, [r7, #8]
    37c8:	str	ip, [r7, #4]
    37cc:	str	lr, [r7]
    37d0:	movw	r1, #0
    37d4:	movt	r1, #0
    37d8:	mov	r0, r2
    37dc:	mov	r2, r3
    37e0:	bl	0 <fprintf>
    37e4:	sub	r1, fp, #292	; 0x124
    37e8:	ldr	r2, [fp, #-36]	; 0xffffffdc
    37ec:	ldr	r3, [fp, #-72]	; 0xffffffb8
    37f0:	ldr	ip, [fp, #-56]	; 0xffffffc8
    37f4:	ldr	lr, [fp, #-48]	; 0xffffffd0
    37f8:	ldr	lr, [lr, #16]
    37fc:	str	r0, [sp, #80]	; 0x50
    3800:	mov	r0, r2
    3804:	mov	r2, r3
    3808:	mov	r3, ip
    380c:	str	lr, [sp]
    3810:	movw	ip, #0
    3814:	str	ip, [sp, #4]
    3818:	bl	49f8 <gen_union_fields>
    381c:	b	3878 <gen_builder_table_fields+0x85c>
    3820:	movw	r0, #0
    3824:	movt	r0, #0
    3828:	ldr	r0, [r0]
    382c:	movw	r1, #0
    3830:	movt	r1, #0
    3834:	movw	r2, #0
    3838:	movt	r2, #0
    383c:	movw	r3, #1472	; 0x5c0
    3840:	movw	ip, #0
    3844:	movt	ip, #0
    3848:	str	ip, [sp]
    384c:	bl	0 <fprintf>
    3850:	movw	r1, #0
    3854:	movt	r1, #0
    3858:	str	r0, [sp, #76]	; 0x4c
    385c:	mov	r0, r1
    3860:	movw	r1, #0
    3864:	movt	r1, #0
    3868:	movw	r2, #1472	; 0x5c0
    386c:	movw	r3, #0
    3870:	movt	r3, #0
    3874:	bl	0 <__assert_fail>
    3878:	b	3ba4 <gen_builder_table_fields+0xb88>
    387c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3880:	ldr	r0, [r0, #16]
    3884:	add	r1, sp, #296	; 0x128
    3888:	bl	1498 <fb_compound_name>
    388c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3890:	ldr	r0, [r0, #16]
    3894:	ldrh	r0, [r0, #8]
    3898:	cmp	r0, #4
    389c:	str	r0, [sp, #72]	; 0x48
    38a0:	bhi	3af0 <gen_builder_table_fields+0xad4>
    38a4:	add	r0, pc, #8
    38a8:	ldr	r1, [sp, #72]	; 0x48
    38ac:	ldr	r0, [r0, r1, lsl #2]
    38b0:	mov	pc, r0
    38b4:	.word	0x0000395c
    38b8:	.word	0x000038c8
    38bc:	.word	0x00003af0
    38c0:	.word	0x000039ec
    38c4:	.word	0x00003a54
    38c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    38cc:	ldr	r0, [r0, #16]
    38d0:	ldrh	r0, [r0, #10]
    38d4:	and	r0, r0, #8
    38d8:	cmp	r0, #0
    38dc:	beq	38f4 <gen_builder_table_fields+0x8d8>
    38e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    38e4:	ldr	r0, [r0, #204]	; 0xcc
    38e8:	movw	r1, #0
    38ec:	movt	r1, #0
    38f0:	bl	0 <fprintf>
    38f4:	add	r0, sp, #296	; 0x128
    38f8:	sub	r1, fp, #292	; 0x124
    38fc:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3900:	ldr	r2, [r2, #204]	; 0xcc
    3904:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3908:	ldr	ip, [fp, #-48]	; 0xffffffd0
    390c:	ldr	lr, [ip, #96]	; 0x60
    3910:	ldr	ip, [ip, #100]	; 0x64
    3914:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3918:	ldr	r5, [fp, #-72]	; 0xffffffb8
    391c:	ldr	r6, [fp, #-56]	; 0xffffffc8
    3920:	mov	r7, sp
    3924:	str	r0, [r7, #28]
    3928:	str	r0, [r7, #24]
    392c:	str	r6, [r7, #20]
    3930:	str	r5, [r7, #16]
    3934:	str	r1, [r7, #12]
    3938:	str	r4, [r7, #8]
    393c:	str	ip, [r7, #4]
    3940:	str	lr, [r7]
    3944:	movw	r1, #0
    3948:	movt	r1, #0
    394c:	mov	r0, r2
    3950:	mov	r2, r3
    3954:	bl	0 <fprintf>
    3958:	b	3b48 <gen_builder_table_fields+0xb2c>
    395c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3960:	ldr	r0, [r0, #16]
    3964:	ldrh	r0, [r0, #10]
    3968:	and	r0, r0, #8
    396c:	cmp	r0, #0
    3970:	beq	3988 <gen_builder_table_fields+0x96c>
    3974:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3978:	ldr	r0, [r0, #204]	; 0xcc
    397c:	movw	r1, #0
    3980:	movt	r1, #0
    3984:	bl	0 <fprintf>
    3988:	add	r0, sp, #296	; 0x128
    398c:	sub	r1, fp, #292	; 0x124
    3990:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3994:	ldr	r2, [r2, #204]	; 0xcc
    3998:	ldr	r3, [fp, #-44]	; 0xffffffd4
    399c:	ldr	ip, [fp, #-48]	; 0xffffffd0
    39a0:	ldr	lr, [ip, #96]	; 0x60
    39a4:	ldr	ip, [ip, #100]	; 0x64
    39a8:	ldr	r4, [fp, #-44]	; 0xffffffd4
    39ac:	ldr	r5, [fp, #-72]	; 0xffffffb8
    39b0:	ldr	r6, [fp, #-56]	; 0xffffffc8
    39b4:	mov	r7, sp
    39b8:	str	r0, [r7, #24]
    39bc:	str	r6, [r7, #20]
    39c0:	str	r5, [r7, #16]
    39c4:	str	r1, [r7, #12]
    39c8:	str	r4, [r7, #8]
    39cc:	str	ip, [r7, #4]
    39d0:	str	lr, [r7]
    39d4:	movw	r1, #0
    39d8:	movt	r1, #0
    39dc:	mov	r0, r2
    39e0:	mov	r2, r3
    39e4:	bl	0 <fprintf>
    39e8:	b	3b48 <gen_builder_table_fields+0xb2c>
    39ec:	add	r0, sp, #296	; 0x128
    39f0:	sub	r1, fp, #292	; 0x124
    39f4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    39f8:	ldr	r2, [r2, #204]	; 0xcc
    39fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3a00:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3a04:	ldr	lr, [ip, #96]	; 0x60
    3a08:	ldr	ip, [ip, #100]	; 0x64
    3a0c:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3a10:	ldr	r5, [fp, #-72]	; 0xffffffb8
    3a14:	ldr	r6, [fp, #-56]	; 0xffffffc8
    3a18:	mov	r7, sp
    3a1c:	str	r0, [r7, #28]
    3a20:	str	r0, [r7, #24]
    3a24:	str	r6, [r7, #20]
    3a28:	str	r5, [r7, #16]
    3a2c:	str	r1, [r7, #12]
    3a30:	str	r4, [r7, #8]
    3a34:	str	ip, [r7, #4]
    3a38:	str	lr, [r7]
    3a3c:	movw	r1, #0
    3a40:	movt	r1, #0
    3a44:	mov	r0, r2
    3a48:	mov	r2, r3
    3a4c:	bl	0 <fprintf>
    3a50:	b	3b48 <gen_builder_table_fields+0xb2c>
    3a54:	add	r0, sp, #296	; 0x128
    3a58:	sub	r1, fp, #292	; 0x124
    3a5c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3a60:	ldr	r2, [r2, #204]	; 0xcc
    3a64:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3a68:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3a6c:	ldr	lr, [ip, #96]	; 0x60
    3a70:	ldr	ip, [ip, #100]	; 0x64
    3a74:	ldr	r4, [fp, #-44]	; 0xffffffd4
    3a78:	ldr	r5, [fp, #-72]	; 0xffffffb8
    3a7c:	ldr	r6, [fp, #-56]	; 0xffffffc8
    3a80:	mov	r7, sp
    3a84:	str	r0, [r7, #24]
    3a88:	str	r6, [r7, #20]
    3a8c:	str	r5, [r7, #16]
    3a90:	str	r1, [r7, #12]
    3a94:	str	r4, [r7, #8]
    3a98:	str	ip, [r7, #4]
    3a9c:	str	lr, [r7]
    3aa0:	movw	r1, #0
    3aa4:	movt	r1, #0
    3aa8:	mov	r0, r2
    3aac:	mov	r2, r3
    3ab0:	bl	0 <fprintf>
    3ab4:	sub	r1, fp, #292	; 0x124
    3ab8:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3abc:	ldr	r3, [fp, #-72]	; 0xffffffb8
    3ac0:	ldr	ip, [fp, #-56]	; 0xffffffc8
    3ac4:	ldr	lr, [fp, #-48]	; 0xffffffd0
    3ac8:	ldr	lr, [lr, #16]
    3acc:	str	r0, [sp, #68]	; 0x44
    3ad0:	mov	r0, r2
    3ad4:	mov	r2, r3
    3ad8:	mov	r3, ip
    3adc:	str	lr, [sp]
    3ae0:	movw	ip, #1
    3ae4:	str	ip, [sp, #4]
    3ae8:	bl	49f8 <gen_union_fields>
    3aec:	b	3b48 <gen_builder_table_fields+0xb2c>
    3af0:	movw	r0, #0
    3af4:	movt	r0, #0
    3af8:	ldr	r0, [r0]
    3afc:	movw	r1, #0
    3b00:	movt	r1, #0
    3b04:	movw	r2, #0
    3b08:	movt	r2, #0
    3b0c:	movw	r3, #1507	; 0x5e3
    3b10:	movw	ip, #0
    3b14:	movt	ip, #0
    3b18:	str	ip, [sp]
    3b1c:	bl	0 <fprintf>
    3b20:	movw	r1, #0
    3b24:	movt	r1, #0
    3b28:	str	r0, [sp, #64]	; 0x40
    3b2c:	mov	r0, r1
    3b30:	movw	r1, #0
    3b34:	movt	r1, #0
    3b38:	movw	r2, #1507	; 0x5e3
    3b3c:	movw	r3, #0
    3b40:	movt	r3, #0
    3b44:	bl	0 <__assert_fail>
    3b48:	b	3ba4 <gen_builder_table_fields+0xb88>
    3b4c:	movw	r0, #0
    3b50:	movt	r0, #0
    3b54:	ldr	r0, [r0]
    3b58:	movw	r1, #0
    3b5c:	movt	r1, #0
    3b60:	movw	r2, #0
    3b64:	movt	r2, #0
    3b68:	movw	r3, #1512	; 0x5e8
    3b6c:	movw	ip, #0
    3b70:	movt	ip, #0
    3b74:	str	ip, [sp]
    3b78:	bl	0 <fprintf>
    3b7c:	movw	r1, #0
    3b80:	movt	r1, #0
    3b84:	str	r0, [sp, #60]	; 0x3c
    3b88:	mov	r0, r1
    3b8c:	movw	r1, #0
    3b90:	movt	r1, #0
    3b94:	movw	r2, #1512	; 0x5e8
    3b98:	movw	r3, #0
    3b9c:	movt	r3, #0
    3ba0:	bl	0 <__assert_fail>
    3ba4:	b	3ba8 <gen_builder_table_fields+0xb8c>
    3ba8:	ldr	r0, [fp, #-52]	; 0xffffffcc
    3bac:	ldr	r0, [r0]
    3bb0:	str	r0, [fp, #-52]	; 0xffffffcc
    3bb4:	b	3090 <gen_builder_table_fields+0x74>
    3bb8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3bbc:	ldr	r0, [r0, #204]	; 0xcc
    3bc0:	movw	r1, #0
    3bc4:	movt	r1, #0
    3bc8:	bl	0 <fprintf>
    3bcc:	movw	r1, #0
    3bd0:	str	r0, [sp, #56]	; 0x38
    3bd4:	mov	r0, r1
    3bd8:	sub	sp, fp, #28
    3bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00003be0 <gen_builder_create_table>:
    3be0:	push	{r4, sl, fp, lr}
    3be4:	add	fp, sp, #8
    3be8:	sub	sp, sp, #288	; 0x120
    3bec:	str	r0, [fp, #-12]
    3bf0:	str	r1, [fp, #-16]
    3bf4:	ldr	r0, [fp, #-12]
    3bf8:	str	r0, [fp, #-20]	; 0xffffffec
    3bfc:	ldr	r0, [fp, #-16]
    3c00:	ldrh	r0, [r0, #92]	; 0x5c
    3c04:	and	r0, r0, #8
    3c08:	cmp	r0, #0
    3c0c:	movw	r0, #0
    3c10:	movne	r0, #1
    3c14:	mvn	r1, #0
    3c18:	eor	r0, r0, r1
    3c1c:	and	r0, r0, #1
    3c20:	str	r0, [fp, #-36]	; 0xffffffdc
    3c24:	movw	r0, #0
    3c28:	str	r0, [fp, #-40]	; 0xffffffd8
    3c2c:	add	r0, sp, #36	; 0x24
    3c30:	mov	r1, r0
    3c34:	str	r0, [sp, #32]
    3c38:	mov	r0, r1
    3c3c:	movw	r1, #0
    3c40:	and	r1, r1, #255	; 0xff
    3c44:	movw	r2, #220	; 0xdc
    3c48:	bl	0 <memset>
    3c4c:	ldr	r0, [fp, #-16]
    3c50:	ldr	r1, [sp, #32]
    3c54:	bl	1498 <fb_compound_name>
    3c58:	add	r0, sp, #36	; 0x24
    3c5c:	ldr	r1, [fp, #-12]
    3c60:	ldr	r1, [r1, #204]	; 0xcc
    3c64:	ldr	r2, [fp, #-20]	; 0xffffffec
    3c68:	str	r0, [sp, #28]
    3c6c:	mov	r0, r1
    3c70:	movw	r1, #0
    3c74:	movt	r1, #0
    3c78:	ldr	r3, [sp, #28]
    3c7c:	str	r2, [sp, #24]
    3c80:	mov	r2, r3
    3c84:	ldr	ip, [sp, #24]
    3c88:	str	ip, [sp]
    3c8c:	ldr	lr, [sp, #28]
    3c90:	str	lr, [sp, #4]
    3c94:	bl	0 <fprintf>
    3c98:	add	r2, sp, #36	; 0x24
    3c9c:	ldr	r1, [fp, #-12]
    3ca0:	ldr	r1, [r1, #204]	; 0xcc
    3ca4:	str	r0, [sp, #20]
    3ca8:	mov	r0, r1
    3cac:	movw	r1, #0
    3cb0:	movt	r1, #0
    3cb4:	bl	0 <fprintf>
    3cb8:	ldr	r1, [fp, #-16]
    3cbc:	ldr	r1, [r1, #24]
    3cc0:	str	r1, [fp, #-24]	; 0xffffffe8
    3cc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3cc8:	movw	r1, #0
    3ccc:	cmp	r0, r1
    3cd0:	beq	3dc4 <gen_builder_create_table+0x1e4>
    3cd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3cd8:	ldrh	r0, [r0, #72]	; 0x48
    3cdc:	and	r0, r0, #4
    3ce0:	cmp	r0, #0
    3ce4:	beq	3cec <gen_builder_create_table+0x10c>
    3ce8:	b	3db4 <gen_builder_create_table+0x1d4>
    3cec:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3cf0:	sub	r1, fp, #28
    3cf4:	sub	r2, fp, #32
    3cf8:	bl	2930 <symbol_name>
    3cfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3d00:	ldrh	r0, [r0, #24]
    3d04:	cmp	r0, #14
    3d08:	bne	3d78 <gen_builder_create_table+0x198>
    3d0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3d10:	ldr	r0, [r0, #16]
    3d14:	ldrh	r0, [r0, #8]
    3d18:	cmp	r0, #4
    3d1c:	bne	3d78 <gen_builder_create_table+0x198>
    3d20:	movw	r0, #1
    3d24:	str	r0, [fp, #-40]	; 0xffffffd8
    3d28:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3d2c:	cmp	r0, #0
    3d30:	beq	3d74 <gen_builder_create_table+0x194>
    3d34:	ldr	r0, [fp, #-12]
    3d38:	ldr	r0, [r0, #204]	; 0xcc
    3d3c:	add	r2, sp, #36	; 0x24
    3d40:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3d44:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3d48:	ldr	ip, [fp, #-24]	; 0xffffffe8
    3d4c:	ldr	lr, [ip, #96]	; 0x60
    3d50:	ldr	ip, [ip, #100]	; 0x64
    3d54:	mov	r4, sp
    3d58:	str	ip, [r4, #12]
    3d5c:	str	lr, [r4, #8]
    3d60:	str	r1, [r4]
    3d64:	movw	r1, #0
    3d68:	movt	r1, #0
    3d6c:	bl	0 <fprintf>
    3d70:	b	3db4 <gen_builder_create_table+0x1d4>
    3d74:	b	3d78 <gen_builder_create_table+0x198>
    3d78:	ldr	r0, [fp, #-12]
    3d7c:	ldr	r0, [r0, #204]	; 0xcc
    3d80:	add	r2, sp, #36	; 0x24
    3d84:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3d88:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3d8c:	ldr	ip, [fp, #-24]	; 0xffffffe8
    3d90:	ldr	lr, [ip, #96]	; 0x60
    3d94:	ldr	ip, [ip, #100]	; 0x64
    3d98:	mov	r4, sp
    3d9c:	str	ip, [r4, #12]
    3da0:	str	lr, [r4, #8]
    3da4:	str	r1, [r4]
    3da8:	movw	r1, #0
    3dac:	movt	r1, #0
    3db0:	bl	0 <fprintf>
    3db4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3db8:	ldr	r0, [r0, #108]	; 0x6c
    3dbc:	str	r0, [fp, #-24]	; 0xffffffe8
    3dc0:	b	3cc4 <gen_builder_create_table+0xe4>
    3dc4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3dc8:	cmp	r0, #0
    3dcc:	beq	3e98 <gen_builder_create_table+0x2b8>
    3dd0:	ldr	r0, [fp, #-40]	; 0xffffffd8
    3dd4:	cmp	r0, #0
    3dd8:	beq	3e98 <gen_builder_create_table+0x2b8>
    3ddc:	ldr	r0, [fp, #-16]
    3de0:	ldr	r0, [r0, #24]
    3de4:	str	r0, [fp, #-24]	; 0xffffffe8
    3de8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3dec:	movw	r1, #0
    3df0:	cmp	r0, r1
    3df4:	beq	3e94 <gen_builder_create_table+0x2b4>
    3df8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3dfc:	ldrh	r0, [r0, #72]	; 0x48
    3e00:	and	r0, r0, #4
    3e04:	cmp	r0, #0
    3e08:	beq	3e10 <gen_builder_create_table+0x230>
    3e0c:	b	3e84 <gen_builder_create_table+0x2a4>
    3e10:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3e14:	ldrh	r0, [r0, #24]
    3e18:	cmp	r0, #14
    3e1c:	bne	3e80 <gen_builder_create_table+0x2a0>
    3e20:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3e24:	ldr	r0, [r0, #16]
    3e28:	ldrh	r0, [r0, #8]
    3e2c:	cmp	r0, #4
    3e30:	bne	3e80 <gen_builder_create_table+0x2a0>
    3e34:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3e38:	sub	r1, fp, #28
    3e3c:	sub	r2, fp, #32
    3e40:	bl	2930 <symbol_name>
    3e44:	ldr	r0, [fp, #-12]
    3e48:	ldr	r0, [r0, #204]	; 0xcc
    3e4c:	add	r2, sp, #36	; 0x24
    3e50:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3e54:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3e58:	ldr	ip, [fp, #-24]	; 0xffffffe8
    3e5c:	ldr	lr, [ip, #96]	; 0x60
    3e60:	ldr	ip, [ip, #100]	; 0x64
    3e64:	mov	r4, sp
    3e68:	str	ip, [r4, #12]
    3e6c:	str	lr, [r4, #8]
    3e70:	str	r1, [r4]
    3e74:	movw	r1, #0
    3e78:	movt	r1, #0
    3e7c:	bl	0 <fprintf>
    3e80:	b	3e84 <gen_builder_create_table+0x2a4>
    3e84:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3e88:	ldr	r0, [r0, #108]	; 0x6c
    3e8c:	str	r0, [fp, #-24]	; 0xffffffe8
    3e90:	b	3de8 <gen_builder_create_table+0x208>
    3e94:	b	3e98 <gen_builder_create_table+0x2b8>
    3e98:	add	r2, sp, #36	; 0x24
    3e9c:	ldr	r0, [fp, #-12]
    3ea0:	ldr	r0, [r0, #204]	; 0xcc
    3ea4:	movw	r1, #0
    3ea8:	movt	r1, #0
    3eac:	bl	0 <fprintf>
    3eb0:	movw	r1, #0
    3eb4:	str	r0, [sp, #16]
    3eb8:	mov	r0, r1
    3ebc:	sub	sp, fp, #8
    3ec0:	pop	{r4, sl, fp, pc}

00003ec4 <gen_builder_table_prolog>:
    3ec4:	push	{r4, r5, fp, lr}
    3ec8:	add	fp, sp, #8
    3ecc:	sub	sp, sp, #256	; 0x100
    3ed0:	str	r0, [fp, #-12]
    3ed4:	str	r1, [fp, #-16]
    3ed8:	ldr	r0, [fp, #-12]
    3edc:	str	r0, [fp, #-20]	; 0xffffffec
    3ee0:	add	r0, sp, #24
    3ee4:	mov	r1, r0
    3ee8:	str	r0, [sp, #20]
    3eec:	mov	r0, r1
    3ef0:	movw	r1, #0
    3ef4:	and	r1, r1, #255	; 0xff
    3ef8:	movw	r2, #220	; 0xdc
    3efc:	bl	0 <memset>
    3f00:	ldr	r0, [fp, #-16]
    3f04:	ldr	r1, [sp, #20]
    3f08:	bl	1498 <fb_compound_name>
    3f0c:	add	r0, sp, #24
    3f10:	ldr	r1, [fp, #-12]
    3f14:	ldr	r1, [r1, #204]	; 0xcc
    3f18:	ldr	r2, [fp, #-20]	; 0xffffffec
    3f1c:	ldr	r3, [fp, #-20]	; 0xffffffec
    3f20:	str	r0, [sp, #16]
    3f24:	mov	r0, r1
    3f28:	movw	r1, #0
    3f2c:	movt	r1, #0
    3f30:	ldr	ip, [sp, #16]
    3f34:	str	ip, [sp]
    3f38:	str	ip, [sp, #4]
    3f3c:	str	ip, [sp, #8]
    3f40:	bl	0 <fprintf>
    3f44:	movw	r1, #0
    3f48:	str	r0, [sp, #12]
    3f4c:	mov	r0, r1
    3f50:	sub	sp, fp, #8
    3f54:	pop	{r4, r5, fp, pc}

00003f58 <get_create_table_arg_count>:
    3f58:	sub	sp, sp, #16
    3f5c:	str	r0, [sp, #12]
    3f60:	movw	r0, #0
    3f64:	str	r0, [sp]
    3f68:	ldr	r0, [sp, #12]
    3f6c:	ldr	r0, [r0, #20]
    3f70:	str	r0, [sp, #4]
    3f74:	ldr	r0, [sp, #4]
    3f78:	movw	r1, #0
    3f7c:	cmp	r0, r1
    3f80:	beq	3fc0 <get_create_table_arg_count+0x68>
    3f84:	ldr	r0, [sp, #4]
    3f88:	str	r0, [sp, #8]
    3f8c:	ldr	r0, [sp, #8]
    3f90:	ldrh	r0, [r0, #72]	; 0x48
    3f94:	and	r0, r0, #4
    3f98:	cmp	r0, #0
    3f9c:	beq	3fa4 <get_create_table_arg_count+0x4c>
    3fa0:	b	3fb0 <get_create_table_arg_count+0x58>
    3fa4:	ldr	r0, [sp]
    3fa8:	add	r0, r0, #1
    3fac:	str	r0, [sp]
    3fb0:	ldr	r0, [sp, #4]
    3fb4:	ldr	r0, [r0]
    3fb8:	str	r0, [sp, #4]
    3fbc:	b	3f74 <get_create_table_arg_count+0x1c>
    3fc0:	ldr	r0, [sp]
    3fc4:	add	sp, sp, #16
    3fc8:	bx	lr

00003fcc <gen_builder_table_args>:
    3fcc:	push	{r4, r5, fp, lr}
    3fd0:	add	fp, sp, #8
    3fd4:	sub	sp, sp, #296	; 0x128
    3fd8:	str	r0, [fp, #-12]
    3fdc:	str	r1, [fp, #-16]
    3fe0:	str	r2, [fp, #-20]	; 0xffffffec
    3fe4:	str	r3, [fp, #-24]	; 0xffffffe8
    3fe8:	ldr	r0, [fp, #-12]
    3fec:	str	r0, [fp, #-28]	; 0xffffffe4
    3ff0:	add	r0, sp, #36	; 0x24
    3ff4:	movw	r1, #0
    3ff8:	and	r1, r1, #255	; 0xff
    3ffc:	movw	r2, #220	; 0xdc
    4000:	bl	0 <memset>
    4004:	movw	r0, #0
    4008:	str	r0, [fp, #-48]	; 0xffffffd0
    400c:	ldr	r0, [fp, #-16]
    4010:	ldr	r0, [r0, #20]
    4014:	str	r0, [fp, #-32]	; 0xffffffe0
    4018:	ldr	r0, [fp, #-32]	; 0xffffffe0
    401c:	movw	r1, #0
    4020:	cmp	r0, r1
    4024:	beq	44b0 <gen_builder_table_args+0x4e4>
    4028:	ldr	r0, [fp, #-32]	; 0xffffffe0
    402c:	str	r0, [fp, #-36]	; 0xffffffdc
    4030:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4034:	ldrh	r0, [r0, #72]	; 0x48
    4038:	and	r0, r0, #4
    403c:	cmp	r0, #0
    4040:	beq	4048 <gen_builder_table_args+0x7c>
    4044:	b	44a0 <gen_builder_table_args+0x4d4>
    4048:	ldr	r0, [fp, #-12]
    404c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    4050:	add	r2, r1, #1
    4054:	str	r2, [fp, #-48]	; 0xffffffd0
    4058:	ldr	r2, [fp, #-20]	; 0xffffffec
    405c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    4060:	bl	266c <gen_comma>
    4064:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4068:	ldrh	r0, [r0, #24]
    406c:	sub	r0, r0, #7
    4070:	cmp	r0, #8
    4074:	str	r0, [sp, #32]
    4078:	bhi	4444 <gen_builder_table_args+0x478>
    407c:	add	r0, pc, #8
    4080:	ldr	r1, [sp, #32]
    4084:	ldr	r0, [r0, r1, lsl #2]
    4088:	mov	pc, r0
    408c:	.word	0x00004394
    4090:	.word	0x00004338
    4094:	.word	0x00004410
    4098:	.word	0x000043dc
    409c:	.word	0x00004444
    40a0:	.word	0x00004444
    40a4:	.word	0x00004444
    40a8:	.word	0x000040b0
    40ac:	.word	0x00004228
    40b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    40b4:	ldr	r0, [r0, #16]
    40b8:	add	r1, sp, #36	; 0x24
    40bc:	bl	1498 <fb_compound_name>
    40c0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    40c4:	ldr	r0, [r0, #16]
    40c8:	ldrh	r0, [r0, #8]
    40cc:	cmp	r0, #4
    40d0:	str	r0, [sp, #28]
    40d4:	bhi	41cc <gen_builder_table_args+0x200>
    40d8:	add	r0, pc, #8
    40dc:	ldr	r1, [sp, #28]
    40e0:	ldr	r0, [r0, r1, lsl #2]
    40e4:	mov	pc, r0
    40e8:	.word	0x00004164
    40ec:	.word	0x000040fc
    40f0:	.word	0x000041cc
    40f4:	.word	0x00004130
    40f8:	.word	0x00004198
    40fc:	ldr	r0, [fp, #-12]
    4100:	ldr	r0, [r0, #204]	; 0xcc
    4104:	add	r2, sp, #36	; 0x24
    4108:	ldr	r1, [fp, #-36]	; 0xffffffdc
    410c:	ldr	r3, [r1, #96]	; 0x60
    4110:	ldr	r1, [r1, #100]	; 0x64
    4114:	mov	ip, sp
    4118:	str	r1, [ip, #4]
    411c:	str	r3, [ip]
    4120:	movw	r1, #0
    4124:	movt	r1, #0
    4128:	bl	0 <fprintf>
    412c:	b	4224 <gen_builder_table_args+0x258>
    4130:	ldr	r0, [fp, #-12]
    4134:	ldr	r0, [r0, #204]	; 0xcc
    4138:	add	r2, sp, #36	; 0x24
    413c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    4140:	ldr	r3, [r1, #96]	; 0x60
    4144:	ldr	r1, [r1, #100]	; 0x64
    4148:	mov	ip, sp
    414c:	str	r1, [ip, #4]
    4150:	str	r3, [ip]
    4154:	movw	r1, #0
    4158:	movt	r1, #0
    415c:	bl	0 <fprintf>
    4160:	b	4224 <gen_builder_table_args+0x258>
    4164:	ldr	r0, [fp, #-12]
    4168:	ldr	r0, [r0, #204]	; 0xcc
    416c:	add	r2, sp, #36	; 0x24
    4170:	ldr	r1, [fp, #-36]	; 0xffffffdc
    4174:	ldr	r3, [r1, #96]	; 0x60
    4178:	ldr	r1, [r1, #100]	; 0x64
    417c:	mov	ip, sp
    4180:	str	r1, [ip, #4]
    4184:	str	r3, [ip]
    4188:	movw	r1, #0
    418c:	movt	r1, #0
    4190:	bl	0 <fprintf>
    4194:	b	4224 <gen_builder_table_args+0x258>
    4198:	ldr	r0, [fp, #-12]
    419c:	ldr	r0, [r0, #204]	; 0xcc
    41a0:	add	r2, sp, #36	; 0x24
    41a4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    41a8:	ldr	r3, [r1, #96]	; 0x60
    41ac:	ldr	r1, [r1, #100]	; 0x64
    41b0:	mov	ip, sp
    41b4:	str	r1, [ip, #4]
    41b8:	str	r3, [ip]
    41bc:	movw	r1, #0
    41c0:	movt	r1, #0
    41c4:	bl	0 <fprintf>
    41c8:	b	4224 <gen_builder_table_args+0x258>
    41cc:	movw	r0, #0
    41d0:	movt	r0, #0
    41d4:	ldr	r0, [r0]
    41d8:	movw	r1, #0
    41dc:	movt	r1, #0
    41e0:	movw	r2, #0
    41e4:	movt	r2, #0
    41e8:	movw	r3, #1173	; 0x495
    41ec:	movw	ip, #0
    41f0:	movt	ip, #0
    41f4:	str	ip, [sp]
    41f8:	bl	0 <fprintf>
    41fc:	movw	r1, #0
    4200:	movt	r1, #0
    4204:	str	r0, [sp, #24]
    4208:	mov	r0, r1
    420c:	movw	r1, #0
    4210:	movt	r1, #0
    4214:	movw	r2, #1173	; 0x495
    4218:	movw	r3, #0
    421c:	movt	r3, #0
    4220:	bl	0 <__assert_fail>
    4224:	b	449c <gen_builder_table_args+0x4d0>
    4228:	ldr	r0, [fp, #-36]	; 0xffffffdc
    422c:	ldr	r0, [r0, #16]
    4230:	add	r1, sp, #36	; 0x24
    4234:	bl	1498 <fb_compound_name>
    4238:	ldr	r0, [fp, #-36]	; 0xffffffdc
    423c:	ldr	r0, [r0, #16]
    4240:	ldrh	r0, [r0, #8]
    4244:	cmp	r0, #2
    4248:	str	r0, [sp, #20]
    424c:	bcc	4274 <gen_builder_table_args+0x2a8>
    4250:	b	4254 <gen_builder_table_args+0x288>
    4254:	ldr	r0, [sp, #20]
    4258:	cmp	r0, #3
    425c:	beq	4274 <gen_builder_table_args+0x2a8>
    4260:	b	4264 <gen_builder_table_args+0x298>
    4264:	ldr	r0, [sp, #20]
    4268:	cmp	r0, #4
    426c:	beq	42a8 <gen_builder_table_args+0x2dc>
    4270:	b	42dc <gen_builder_table_args+0x310>
    4274:	ldr	r0, [fp, #-12]
    4278:	ldr	r0, [r0, #204]	; 0xcc
    427c:	add	r2, sp, #36	; 0x24
    4280:	ldr	r1, [fp, #-36]	; 0xffffffdc
    4284:	ldr	r3, [r1, #96]	; 0x60
    4288:	ldr	r1, [r1, #100]	; 0x64
    428c:	mov	ip, sp
    4290:	str	r1, [ip, #4]
    4294:	str	r3, [ip]
    4298:	movw	r1, #0
    429c:	movt	r1, #0
    42a0:	bl	0 <fprintf>
    42a4:	b	4334 <gen_builder_table_args+0x368>
    42a8:	ldr	r0, [fp, #-12]
    42ac:	ldr	r0, [r0, #204]	; 0xcc
    42b0:	add	r2, sp, #36	; 0x24
    42b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    42b8:	ldr	r3, [r1, #96]	; 0x60
    42bc:	ldr	r1, [r1, #100]	; 0x64
    42c0:	mov	ip, sp
    42c4:	str	r1, [ip, #4]
    42c8:	str	r3, [ip]
    42cc:	movw	r1, #0
    42d0:	movt	r1, #0
    42d4:	bl	0 <fprintf>
    42d8:	b	4334 <gen_builder_table_args+0x368>
    42dc:	movw	r0, #0
    42e0:	movt	r0, #0
    42e4:	ldr	r0, [r0]
    42e8:	movw	r1, #0
    42ec:	movt	r1, #0
    42f0:	movw	r2, #0
    42f4:	movt	r2, #0
    42f8:	movw	r3, #1189	; 0x4a5
    42fc:	movw	ip, #0
    4300:	movt	ip, #0
    4304:	str	ip, [sp]
    4308:	bl	0 <fprintf>
    430c:	movw	r1, #0
    4310:	movt	r1, #0
    4314:	str	r0, [sp, #16]
    4318:	mov	r0, r1
    431c:	movw	r1, #0
    4320:	movt	r1, #0
    4324:	movw	r2, #1189	; 0x4a5
    4328:	movw	r3, #0
    432c:	movt	r3, #0
    4330:	bl	0 <__assert_fail>
    4334:	b	449c <gen_builder_table_args+0x4d0>
    4338:	ldr	r0, [fp, #-36]	; 0xffffffdc
    433c:	ldr	r0, [r0, #16]
    4340:	ldr	r1, [fp, #-28]	; 0xffffffe4
    4344:	bl	277c <scalar_type_ns>
    4348:	str	r0, [fp, #-44]	; 0xffffffd4
    434c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4350:	ldr	r0, [r0, #16]
    4354:	bl	27bc <scalar_type_name>
    4358:	str	r0, [fp, #-40]	; 0xffffffd8
    435c:	ldr	r0, [fp, #-12]
    4360:	ldr	r0, [r0, #204]	; 0xcc
    4364:	ldr	r2, [fp, #-44]	; 0xffffffd4
    4368:	ldr	r3, [fp, #-40]	; 0xffffffd8
    436c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    4370:	ldr	ip, [r1, #96]	; 0x60
    4374:	ldr	r1, [r1, #100]	; 0x64
    4378:	mov	lr, sp
    437c:	str	r1, [lr, #4]
    4380:	str	ip, [lr]
    4384:	movw	r1, #0
    4388:	movt	r1, #0
    438c:	bl	0 <fprintf>
    4390:	b	449c <gen_builder_table_args+0x4d0>
    4394:	ldr	r0, [fp, #-36]	; 0xffffffdc
    4398:	ldr	r0, [r0, #16]
    439c:	bl	2964 <scalar_type_prefix>
    43a0:	str	r0, [fp, #-40]	; 0xffffffd8
    43a4:	ldr	r0, [fp, #-12]
    43a8:	ldr	r0, [r0, #204]	; 0xcc
    43ac:	ldr	r2, [fp, #-28]	; 0xffffffe4
    43b0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    43b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    43b8:	ldr	ip, [r1, #96]	; 0x60
    43bc:	ldr	r1, [r1, #100]	; 0x64
    43c0:	mov	lr, sp
    43c4:	str	r1, [lr, #4]
    43c8:	str	ip, [lr]
    43cc:	movw	r1, #0
    43d0:	movt	r1, #0
    43d4:	bl	0 <fprintf>
    43d8:	b	449c <gen_builder_table_args+0x4d0>
    43dc:	ldr	r0, [fp, #-12]
    43e0:	ldr	r0, [r0, #204]	; 0xcc
    43e4:	ldr	r2, [fp, #-28]	; 0xffffffe4
    43e8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    43ec:	ldr	r3, [r1, #96]	; 0x60
    43f0:	ldr	r1, [r1, #100]	; 0x64
    43f4:	mov	ip, sp
    43f8:	str	r1, [ip, #4]
    43fc:	str	r3, [ip]
    4400:	movw	r1, #0
    4404:	movt	r1, #0
    4408:	bl	0 <fprintf>
    440c:	b	449c <gen_builder_table_args+0x4d0>
    4410:	ldr	r0, [fp, #-12]
    4414:	ldr	r0, [r0, #204]	; 0xcc
    4418:	ldr	r2, [fp, #-28]	; 0xffffffe4
    441c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    4420:	ldr	r3, [r1, #96]	; 0x60
    4424:	ldr	r1, [r1, #100]	; 0x64
    4428:	mov	ip, sp
    442c:	str	r1, [ip, #4]
    4430:	str	r3, [ip]
    4434:	movw	r1, #0
    4438:	movt	r1, #0
    443c:	bl	0 <fprintf>
    4440:	b	449c <gen_builder_table_args+0x4d0>
    4444:	movw	r0, #0
    4448:	movt	r0, #0
    444c:	ldr	r0, [r0]
    4450:	movw	r1, #0
    4454:	movt	r1, #0
    4458:	movw	r2, #0
    445c:	movt	r2, #0
    4460:	movw	r3, #1209	; 0x4b9
    4464:	movw	ip, #0
    4468:	movt	ip, #0
    446c:	str	ip, [sp]
    4470:	bl	0 <fprintf>
    4474:	movw	r1, #0
    4478:	movt	r1, #0
    447c:	str	r0, [sp, #12]
    4480:	mov	r0, r1
    4484:	movw	r1, #0
    4488:	movt	r1, #0
    448c:	movw	r2, #1209	; 0x4b9
    4490:	movw	r3, #0
    4494:	movt	r3, #0
    4498:	bl	0 <__assert_fail>
    449c:	b	44a0 <gen_builder_table_args+0x4d4>
    44a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    44a4:	ldr	r0, [r0]
    44a8:	str	r0, [fp, #-32]	; 0xffffffe0
    44ac:	b	4018 <gen_builder_table_args+0x4c>
    44b0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    44b4:	sub	sp, fp, #8
    44b8:	pop	{r4, r5, fp, pc}

000044bc <gen_builder_table_call_list>:
    44bc:	push	{fp, lr}
    44c0:	mov	fp, sp
    44c4:	sub	sp, sp, #32
    44c8:	str	r0, [fp, #-4]
    44cc:	str	r1, [fp, #-8]
    44d0:	str	r2, [fp, #-12]
    44d4:	str	r3, [sp, #16]
    44d8:	movw	r0, #0
    44dc:	str	r0, [sp, #4]
    44e0:	ldr	r0, [fp, #-8]
    44e4:	ldr	r0, [r0, #20]
    44e8:	str	r0, [sp, #8]
    44ec:	ldr	r0, [sp, #8]
    44f0:	movw	r1, #0
    44f4:	cmp	r0, r1
    44f8:	beq	456c <gen_builder_table_call_list+0xb0>
    44fc:	ldr	r0, [sp, #8]
    4500:	str	r0, [sp, #12]
    4504:	ldr	r0, [sp, #12]
    4508:	ldrh	r0, [r0, #72]	; 0x48
    450c:	and	r0, r0, #4
    4510:	cmp	r0, #0
    4514:	beq	451c <gen_builder_table_call_list+0x60>
    4518:	b	455c <gen_builder_table_call_list+0xa0>
    451c:	ldr	r0, [fp, #-4]
    4520:	ldr	r1, [sp, #4]
    4524:	ldr	r2, [fp, #-12]
    4528:	ldr	r3, [sp, #16]
    452c:	bl	266c <gen_comma>
    4530:	ldr	r0, [fp, #-4]
    4534:	ldr	r0, [r0, #204]	; 0xcc
    4538:	ldr	r1, [sp, #12]
    453c:	ldr	r2, [r1, #96]	; 0x60
    4540:	ldr	r3, [r1, #100]	; 0x64
    4544:	movw	r1, #0
    4548:	movt	r1, #0
    454c:	bl	0 <fprintf>
    4550:	ldr	r1, [sp, #4]
    4554:	add	r1, r1, #1
    4558:	str	r1, [sp, #4]
    455c:	ldr	r0, [sp, #8]
    4560:	ldr	r0, [r0]
    4564:	str	r0, [sp, #8]
    4568:	b	44ec <gen_builder_table_call_list+0x30>
    456c:	ldr	r0, [sp, #4]
    4570:	mov	sp, fp
    4574:	pop	{fp, pc}

00004578 <gen_union>:
    4578:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
    457c:	add	fp, sp, #24
    4580:	sub	sp, sp, #552	; 0x228
    4584:	str	r0, [fp, #-28]	; 0xffffffe4
    4588:	str	r1, [fp, #-32]	; 0xffffffe0
    458c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    4590:	str	r0, [fp, #-36]	; 0xffffffdc
    4594:	sub	r0, fp, #272	; 0x110
    4598:	mov	r1, r0
    459c:	str	r0, [sp, #80]	; 0x50
    45a0:	mov	r0, r1
    45a4:	movw	r1, #0
    45a8:	and	r2, r1, #255	; 0xff
    45ac:	str	r1, [sp, #76]	; 0x4c
    45b0:	mov	r1, r2
    45b4:	movw	r2, #220	; 0xdc
    45b8:	str	r2, [sp, #72]	; 0x48
    45bc:	bl	0 <memset>
    45c0:	add	r0, sp, #84	; 0x54
    45c4:	ldr	r1, [sp, #76]	; 0x4c
    45c8:	and	r1, r1, #255	; 0xff
    45cc:	ldr	r2, [sp, #72]	; 0x48
    45d0:	bl	0 <memset>
    45d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    45d8:	ldr	r1, [sp, #80]	; 0x50
    45dc:	bl	1498 <fb_compound_name>
    45e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    45e4:	ldr	r0, [r0, #20]
    45e8:	str	r0, [fp, #-44]	; 0xffffffd4
    45ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
    45f0:	movw	r1, #0
    45f4:	cmp	r0, r1
    45f8:	beq	47f4 <gen_union+0x27c>
    45fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
    4600:	str	r0, [fp, #-40]	; 0xffffffd8
    4604:	ldr	r0, [fp, #-40]	; 0xffffffd8
    4608:	ldrh	r0, [r0, #24]
    460c:	cmp	r0, #0
    4610:	str	r0, [sp, #68]	; 0x44
    4614:	beq	4750 <gen_union+0x1d8>
    4618:	b	461c <gen_union+0xa4>
    461c:	ldr	r0, [sp, #68]	; 0x44
    4620:	cmp	r0, #10
    4624:	beq	46d0 <gen_union+0x158>
    4628:	b	462c <gen_union+0xb4>
    462c:	ldr	r0, [sp, #68]	; 0x44
    4630:	cmp	r0, #14
    4634:	bne	4788 <gen_union+0x210>
    4638:	b	463c <gen_union+0xc4>
    463c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    4640:	ldr	r0, [r0, #16]
    4644:	add	r1, sp, #84	; 0x54
    4648:	bl	1498 <fb_compound_name>
    464c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    4650:	sub	r1, fp, #52	; 0x34
    4654:	sub	r2, fp, #48	; 0x30
    4658:	bl	2930 <symbol_name>
    465c:	sub	r0, fp, #272	; 0x110
    4660:	add	r1, sp, #84	; 0x54
    4664:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4668:	ldr	r2, [r2, #204]	; 0xcc
    466c:	ldr	r3, [fp, #-52]	; 0xffffffcc
    4670:	ldr	ip, [fp, #-48]	; 0xffffffd0
    4674:	ldr	lr, [fp, #-52]	; 0xffffffcc
    4678:	ldr	r4, [fp, #-48]	; 0xffffffd0
    467c:	str	r0, [sp, #64]	; 0x40
    4680:	mov	r0, r2
    4684:	movw	r2, #0
    4688:	movt	r2, #0
    468c:	str	r1, [sp, #60]	; 0x3c
    4690:	mov	r1, r2
    4694:	ldr	r2, [sp, #64]	; 0x40
    4698:	ldr	r5, [sp, #64]	; 0x40
    469c:	str	r3, [sp, #56]	; 0x38
    46a0:	mov	r3, r5
    46a4:	ldr	r6, [sp, #56]	; 0x38
    46a8:	str	r6, [sp]
    46ac:	str	ip, [sp, #4]
    46b0:	ldr	ip, [sp, #60]	; 0x3c
    46b4:	str	ip, [sp, #8]
    46b8:	str	r5, [sp, #12]
    46bc:	str	r5, [sp, #16]
    46c0:	str	lr, [sp, #20]
    46c4:	str	r4, [sp, #24]
    46c8:	bl	0 <fprintf>
    46cc:	b	47e0 <gen_union+0x268>
    46d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
    46d4:	sub	r1, fp, #52	; 0x34
    46d8:	sub	r2, fp, #48	; 0x30
    46dc:	bl	2930 <symbol_name>
    46e0:	sub	r0, fp, #272	; 0x110
    46e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    46e8:	ldr	r1, [r1, #204]	; 0xcc
    46ec:	ldr	r2, [fp, #-52]	; 0xffffffcc
    46f0:	ldr	r3, [fp, #-48]	; 0xffffffd0
    46f4:	ldr	ip, [fp, #-36]	; 0xffffffdc
    46f8:	ldr	lr, [fp, #-52]	; 0xffffffcc
    46fc:	ldr	r4, [fp, #-48]	; 0xffffffd0
    4700:	str	r0, [sp, #52]	; 0x34
    4704:	mov	r0, r1
    4708:	movw	r1, #0
    470c:	movt	r1, #0
    4710:	ldr	r5, [sp, #52]	; 0x34
    4714:	str	r2, [sp, #48]	; 0x30
    4718:	mov	r2, r5
    471c:	str	r3, [sp, #44]	; 0x2c
    4720:	mov	r3, r5
    4724:	ldr	r6, [sp, #48]	; 0x30
    4728:	str	r6, [sp]
    472c:	ldr	r7, [sp, #44]	; 0x2c
    4730:	str	r7, [sp, #4]
    4734:	str	ip, [sp, #8]
    4738:	str	r5, [sp, #12]
    473c:	str	r5, [sp, #16]
    4740:	str	lr, [sp, #20]
    4744:	str	r4, [sp, #24]
    4748:	bl	0 <fprintf>
    474c:	b	47e0 <gen_union+0x268>
    4750:	sub	r0, fp, #272	; 0x110
    4754:	ldr	r1, [fp, #-28]	; 0xffffffe4
    4758:	ldr	r1, [r1, #204]	; 0xcc
    475c:	str	r0, [sp, #40]	; 0x28
    4760:	mov	r0, r1
    4764:	movw	r1, #0
    4768:	movt	r1, #0
    476c:	ldr	r2, [sp, #40]	; 0x28
    4770:	ldr	r3, [sp, #40]	; 0x28
    4774:	ldr	ip, [sp, #40]	; 0x28
    4778:	str	ip, [sp]
    477c:	str	ip, [sp, #4]
    4780:	bl	0 <fprintf>
    4784:	b	47e0 <gen_union+0x268>
    4788:	movw	r0, #0
    478c:	movt	r0, #0
    4790:	ldr	r0, [r0]
    4794:	movw	r1, #0
    4798:	movt	r1, #0
    479c:	movw	r2, #0
    47a0:	movt	r2, #0
    47a4:	movw	r3, #1608	; 0x648
    47a8:	movw	ip, #0
    47ac:	movt	ip, #0
    47b0:	str	ip, [sp]
    47b4:	bl	0 <fprintf>
    47b8:	movw	r1, #0
    47bc:	movt	r1, #0
    47c0:	str	r0, [sp, #36]	; 0x24
    47c4:	mov	r0, r1
    47c8:	movw	r1, #0
    47cc:	movt	r1, #0
    47d0:	movw	r2, #1608	; 0x648
    47d4:	movw	r3, #0
    47d8:	movt	r3, #0
    47dc:	bl	0 <__assert_fail>
    47e0:	b	47e4 <gen_union+0x26c>
    47e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    47e8:	ldr	r0, [r0]
    47ec:	str	r0, [fp, #-44]	; 0xffffffd4
    47f0:	b	45ec <gen_union+0x74>
    47f4:	sub	r0, fp, #272	; 0x110
    47f8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    47fc:	ldr	r1, [r1, #204]	; 0xcc
    4800:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4804:	ldr	r3, [fp, #-36]	; 0xffffffdc
    4808:	str	r0, [sp, #32]
    480c:	mov	r0, r1
    4810:	movw	r1, #0
    4814:	movt	r1, #0
    4818:	ldr	ip, [sp, #32]
    481c:	str	ip, [sp]
    4820:	bl	0 <fprintf>
    4824:	movw	r1, #0
    4828:	str	r0, [sp, #28]
    482c:	mov	r0, r1
    4830:	sub	sp, fp, #24
    4834:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00004838 <print_literal>:
    4838:	push	{fp, lr}
    483c:	mov	fp, sp
    4840:	sub	sp, sp, #40	; 0x28
    4844:	str	r0, [fp, #-8]
    4848:	str	r1, [fp, #-12]
    484c:	str	r2, [fp, #-16]
    4850:	ldr	r0, [fp, #-12]
    4854:	ldrh	r0, [r0, #8]
    4858:	sub	r0, r0, #3
    485c:	cmp	r0, #3
    4860:	str	r0, [sp, #16]
    4864:	bhi	4994 <print_literal+0x15c>
    4868:	add	r0, pc, #8
    486c:	ldr	r1, [sp, #16]
    4870:	ldr	r0, [r0, r1, lsl #2]
    4874:	mov	pc, r0
    4878:	.word	0x00004938
    487c:	.word	0x000048c8
    4880:	.word	0x00004888
    4884:	.word	0x00004908
    4888:	ldr	r0, [fp, #-8]
    488c:	bl	4d88 <scalar_cast>
    4890:	str	r0, [sp, #20]
    4894:	ldr	r0, [fp, #-16]
    4898:	ldr	r2, [sp, #20]
    489c:	ldr	r1, [fp, #-12]
    48a0:	ldr	r3, [r1]
    48a4:	ldr	r1, [r1, #4]
    48a8:	mov	ip, sp
    48ac:	str	r1, [ip, #4]
    48b0:	str	r3, [ip]
    48b4:	movw	r1, #0
    48b8:	movt	r1, #0
    48bc:	bl	0 <sprintf>
    48c0:	str	r0, [fp, #-4]
    48c4:	b	49ec <print_literal+0x1b4>
    48c8:	ldr	r0, [fp, #-8]
    48cc:	bl	4d88 <scalar_cast>
    48d0:	str	r0, [sp, #20]
    48d4:	ldr	r0, [fp, #-16]
    48d8:	ldr	r2, [sp, #20]
    48dc:	ldr	r1, [fp, #-12]
    48e0:	ldr	r3, [r1]
    48e4:	ldr	r1, [r1, #4]
    48e8:	mov	ip, sp
    48ec:	str	r1, [ip, #4]
    48f0:	str	r3, [ip]
    48f4:	movw	r1, #0
    48f8:	movt	r1, #0
    48fc:	bl	0 <sprintf>
    4900:	str	r0, [fp, #-4]
    4904:	b	49ec <print_literal+0x1b4>
    4908:	ldr	r0, [fp, #-8]
    490c:	bl	4d88 <scalar_cast>
    4910:	str	r0, [sp, #20]
    4914:	ldr	r0, [fp, #-16]
    4918:	ldr	r2, [sp, #20]
    491c:	ldr	r1, [fp, #-12]
    4920:	ldrb	r3, [r1]
    4924:	movw	r1, #0
    4928:	movt	r1, #0
    492c:	bl	0 <sprintf>
    4930:	str	r0, [fp, #-4]
    4934:	b	49ec <print_literal+0x1b4>
    4938:	ldr	r0, [fp, #-8]
    493c:	cmp	r0, #11
    4940:	bne	4970 <print_literal+0x138>
    4944:	ldr	r0, [fp, #-16]
    4948:	ldr	r1, [fp, #-12]
    494c:	vldr	d16, [r1]
    4950:	vcvt.f32.f64	s0, d16
    4954:	vcvt.f64.f32	d16, s0
    4958:	movw	r1, #0
    495c:	movt	r1, #0
    4960:	vmov	r2, r3, d16
    4964:	bl	0 <sprintf>
    4968:	str	r0, [fp, #-4]
    496c:	b	49ec <print_literal+0x1b4>
    4970:	ldr	r0, [fp, #-16]
    4974:	ldr	r1, [fp, #-12]
    4978:	vldr	d16, [r1]
    497c:	movw	r1, #0
    4980:	movt	r1, #0
    4984:	vmov	r2, r3, d16
    4988:	bl	0 <sprintf>
    498c:	str	r0, [fp, #-4]
    4990:	b	49ec <print_literal+0x1b4>
    4994:	movw	r0, #0
    4998:	movt	r0, #0
    499c:	ldr	r0, [r0]
    49a0:	movw	r1, #0
    49a4:	movt	r1, #0
    49a8:	movw	r2, #0
    49ac:	movt	r2, #0
    49b0:	movw	r3, #260	; 0x104
    49b4:	movw	ip, #0
    49b8:	movt	ip, #0
    49bc:	str	ip, [sp]
    49c0:	bl	0 <fprintf>
    49c4:	movw	r1, #0
    49c8:	movt	r1, #0
    49cc:	str	r0, [sp, #12]
    49d0:	mov	r0, r1
    49d4:	movw	r1, #0
    49d8:	movt	r1, #0
    49dc:	movw	r2, #260	; 0x104
    49e0:	movw	r3, #0
    49e4:	movt	r3, #0
    49e8:	bl	0 <__assert_fail>
    49ec:	ldr	r0, [fp, #-4]
    49f0:	mov	sp, fp
    49f4:	pop	{fp, pc}

000049f8 <gen_union_fields>:
    49f8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    49fc:	add	fp, sp, #24
    4a00:	sub	sp, sp, #568	; 0x238
    4a04:	ldr	ip, [fp, #12]
    4a08:	ldr	lr, [fp, #8]
    4a0c:	str	r0, [fp, #-28]	; 0xffffffe4
    4a10:	str	r1, [fp, #-32]	; 0xffffffe0
    4a14:	str	r2, [fp, #-36]	; 0xffffffdc
    4a18:	str	r3, [fp, #-40]	; 0xffffffd8
    4a1c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    4a20:	str	r0, [fp, #-44]	; 0xffffffd4
    4a24:	ldr	r0, [fp, #12]
    4a28:	cmp	r0, #0
    4a2c:	movw	r0, #0
    4a30:	movne	r0, #1
    4a34:	tst	r0, #1
    4a38:	movw	r0, #0
    4a3c:	movt	r0, #0
    4a40:	movw	r1, #0
    4a44:	movt	r1, #0
    4a48:	movne	r0, r1
    4a4c:	str	r0, [sp, #88]	; 0x58
    4a50:	sub	r0, fp, #280	; 0x118
    4a54:	mov	r1, r0
    4a58:	str	r0, [sp, #84]	; 0x54
    4a5c:	mov	r0, r1
    4a60:	movw	r1, #0
    4a64:	and	r2, r1, #255	; 0xff
    4a68:	str	r1, [sp, #80]	; 0x50
    4a6c:	mov	r1, r2
    4a70:	movw	r2, #220	; 0xdc
    4a74:	str	r2, [sp, #76]	; 0x4c
    4a78:	str	ip, [sp, #72]	; 0x48
    4a7c:	str	lr, [sp, #68]	; 0x44
    4a80:	bl	0 <memset>
    4a84:	add	r0, sp, #92	; 0x5c
    4a88:	ldr	r1, [sp, #80]	; 0x50
    4a8c:	and	r1, r1, #255	; 0xff
    4a90:	ldr	r2, [sp, #76]	; 0x4c
    4a94:	bl	0 <memset>
    4a98:	ldr	r0, [fp, #8]
    4a9c:	ldr	r1, [sp, #84]	; 0x54
    4aa0:	bl	1498 <fb_compound_name>
    4aa4:	ldr	r0, [fp, #8]
    4aa8:	ldr	r0, [r0, #20]
    4aac:	str	r0, [fp, #-48]	; 0xffffffd0
    4ab0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    4ab4:	movw	r1, #0
    4ab8:	cmp	r0, r1
    4abc:	beq	4d7c <gen_union_fields+0x384>
    4ac0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    4ac4:	str	r0, [fp, #-52]	; 0xffffffcc
    4ac8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    4acc:	sub	r1, fp, #60	; 0x3c
    4ad0:	sub	r2, fp, #56	; 0x38
    4ad4:	bl	2930 <symbol_name>
    4ad8:	ldr	r0, [fp, #-52]	; 0xffffffcc
    4adc:	ldrh	r0, [r0, #24]
    4ae0:	cmp	r0, #0
    4ae4:	str	r0, [sp, #64]	; 0x40
    4ae8:	beq	4b10 <gen_union_fields+0x118>
    4aec:	b	4af0 <gen_union_fields+0xf8>
    4af0:	ldr	r0, [sp, #64]	; 0x40
    4af4:	cmp	r0, #10
    4af8:	beq	4cac <gen_union_fields+0x2b4>
    4afc:	b	4b00 <gen_union_fields+0x108>
    4b00:	ldr	r0, [sp, #64]	; 0x40
    4b04:	cmp	r0, #14
    4b08:	beq	4b14 <gen_union_fields+0x11c>
    4b0c:	b	4d10 <gen_union_fields+0x318>
    4b10:	b	4d68 <gen_union_fields+0x370>
    4b14:	ldr	r0, [fp, #-52]	; 0xffffffcc
    4b18:	ldr	r0, [r0, #16]
    4b1c:	add	r1, sp, #92	; 0x5c
    4b20:	bl	1498 <fb_compound_name>
    4b24:	ldr	r0, [fp, #-52]	; 0xffffffcc
    4b28:	ldr	r0, [r0, #16]
    4b2c:	ldrh	r0, [r0, #8]
    4b30:	cmp	r0, #0
    4b34:	str	r0, [sp, #60]	; 0x3c
    4b38:	beq	4b50 <gen_union_fields+0x158>
    4b3c:	b	4b40 <gen_union_fields+0x148>
    4b40:	ldr	r0, [sp, #60]	; 0x3c
    4b44:	cmp	r0, #1
    4b48:	beq	4bd0 <gen_union_fields+0x1d8>
    4b4c:	b	4c50 <gen_union_fields+0x258>
    4b50:	add	r0, sp, #92	; 0x5c
    4b54:	sub	r1, fp, #280	; 0x118
    4b58:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4b5c:	ldr	r2, [r2, #204]	; 0xcc
    4b60:	ldr	r3, [fp, #-44]	; 0xffffffd4
    4b64:	ldr	ip, [sp, #88]	; 0x58
    4b68:	ldr	lr, [fp, #-44]	; 0xffffffd4
    4b6c:	ldr	r4, [fp, #-32]	; 0xffffffe0
    4b70:	ldr	r5, [fp, #-36]	; 0xffffffdc
    4b74:	ldr	r6, [fp, #-40]	; 0xffffffd8
    4b78:	ldr	r7, [fp, #-60]	; 0xffffffc4
    4b7c:	ldr	r8, [fp, #-56]	; 0xffffffc8
    4b80:	str	r0, [sp, #56]	; 0x38
    4b84:	mov	r0, r2
    4b88:	movw	r2, #0
    4b8c:	movt	r2, #0
    4b90:	str	r1, [sp, #52]	; 0x34
    4b94:	mov	r1, r2
    4b98:	mov	r2, r3
    4b9c:	mov	r3, ip
    4ba0:	str	lr, [sp]
    4ba4:	str	r4, [sp, #4]
    4ba8:	str	r5, [sp, #8]
    4bac:	str	r6, [sp, #12]
    4bb0:	ldr	ip, [sp, #52]	; 0x34
    4bb4:	str	ip, [sp, #16]
    4bb8:	str	r7, [sp, #20]
    4bbc:	str	r8, [sp, #24]
    4bc0:	ldr	lr, [sp, #56]	; 0x38
    4bc4:	str	lr, [sp, #28]
    4bc8:	bl	0 <fprintf>
    4bcc:	b	4ca8 <gen_union_fields+0x2b0>
    4bd0:	add	r0, sp, #92	; 0x5c
    4bd4:	sub	r1, fp, #280	; 0x118
    4bd8:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4bdc:	ldr	r2, [r2, #204]	; 0xcc
    4be0:	ldr	r3, [fp, #-44]	; 0xffffffd4
    4be4:	ldr	ip, [sp, #88]	; 0x58
    4be8:	ldr	lr, [fp, #-44]	; 0xffffffd4
    4bec:	ldr	r4, [fp, #-32]	; 0xffffffe0
    4bf0:	ldr	r5, [fp, #-36]	; 0xffffffdc
    4bf4:	ldr	r6, [fp, #-40]	; 0xffffffd8
    4bf8:	ldr	r7, [fp, #-60]	; 0xffffffc4
    4bfc:	ldr	r8, [fp, #-56]	; 0xffffffc8
    4c00:	str	r0, [sp, #48]	; 0x30
    4c04:	mov	r0, r2
    4c08:	movw	r2, #0
    4c0c:	movt	r2, #0
    4c10:	str	r1, [sp, #44]	; 0x2c
    4c14:	mov	r1, r2
    4c18:	mov	r2, r3
    4c1c:	mov	r3, ip
    4c20:	str	lr, [sp]
    4c24:	str	r4, [sp, #4]
    4c28:	str	r5, [sp, #8]
    4c2c:	str	r6, [sp, #12]
    4c30:	ldr	ip, [sp, #44]	; 0x2c
    4c34:	str	ip, [sp, #16]
    4c38:	str	r7, [sp, #20]
    4c3c:	str	r8, [sp, #24]
    4c40:	ldr	lr, [sp, #48]	; 0x30
    4c44:	str	lr, [sp, #28]
    4c48:	bl	0 <fprintf>
    4c4c:	b	4ca8 <gen_union_fields+0x2b0>
    4c50:	movw	r0, #0
    4c54:	movt	r0, #0
    4c58:	ldr	r0, [r0]
    4c5c:	movw	r1, #0
    4c60:	movt	r1, #0
    4c64:	movw	r2, #0
    4c68:	movt	r2, #0
    4c6c:	movw	r3, #1358	; 0x54e
    4c70:	movw	ip, #0
    4c74:	movt	ip, #0
    4c78:	str	ip, [sp]
    4c7c:	bl	0 <fprintf>
    4c80:	movw	r1, #0
    4c84:	movt	r1, #0
    4c88:	str	r0, [sp, #40]	; 0x28
    4c8c:	mov	r0, r1
    4c90:	movw	r1, #0
    4c94:	movt	r1, #0
    4c98:	movw	r2, #1358	; 0x54e
    4c9c:	movw	r3, #0
    4ca0:	movt	r3, #0
    4ca4:	bl	0 <__assert_fail>
    4ca8:	b	4d68 <gen_union_fields+0x370>
    4cac:	sub	r0, fp, #280	; 0x118
    4cb0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    4cb4:	ldr	r1, [r1, #204]	; 0xcc
    4cb8:	ldr	r2, [fp, #-44]	; 0xffffffd4
    4cbc:	ldr	r3, [sp, #88]	; 0x58
    4cc0:	ldr	ip, [fp, #-44]	; 0xffffffd4
    4cc4:	ldr	lr, [fp, #-32]	; 0xffffffe0
    4cc8:	ldr	r4, [fp, #-36]	; 0xffffffdc
    4ccc:	ldr	r5, [fp, #-40]	; 0xffffffd8
    4cd0:	ldr	r6, [fp, #-60]	; 0xffffffc4
    4cd4:	ldr	r7, [fp, #-56]	; 0xffffffc8
    4cd8:	str	r0, [sp, #36]	; 0x24
    4cdc:	mov	r0, r1
    4ce0:	movw	r1, #0
    4ce4:	movt	r1, #0
    4ce8:	str	ip, [sp]
    4cec:	str	lr, [sp, #4]
    4cf0:	str	r4, [sp, #8]
    4cf4:	str	r5, [sp, #12]
    4cf8:	ldr	ip, [sp, #36]	; 0x24
    4cfc:	str	ip, [sp, #16]
    4d00:	str	r6, [sp, #20]
    4d04:	str	r7, [sp, #24]
    4d08:	bl	0 <fprintf>
    4d0c:	b	4d68 <gen_union_fields+0x370>
    4d10:	movw	r0, #0
    4d14:	movt	r0, #0
    4d18:	ldr	r0, [r0]
    4d1c:	movw	r1, #0
    4d20:	movt	r1, #0
    4d24:	movw	r2, #0
    4d28:	movt	r2, #0
    4d2c:	movw	r3, #1368	; 0x558
    4d30:	movw	ip, #0
    4d34:	movt	ip, #0
    4d38:	str	ip, [sp]
    4d3c:	bl	0 <fprintf>
    4d40:	movw	r1, #0
    4d44:	movt	r1, #0
    4d48:	str	r0, [sp, #32]
    4d4c:	mov	r0, r1
    4d50:	movw	r1, #0
    4d54:	movt	r1, #0
    4d58:	movw	r2, #1368	; 0x558
    4d5c:	movw	r3, #0
    4d60:	movt	r3, #0
    4d64:	bl	0 <__assert_fail>
    4d68:	b	4d6c <gen_union_fields+0x374>
    4d6c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    4d70:	ldr	r0, [r0]
    4d74:	str	r0, [fp, #-48]	; 0xffffffd0
    4d78:	b	4ab0 <gen_union_fields+0xb8>
    4d7c:	movw	r0, #0
    4d80:	sub	sp, fp, #24
    4d84:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00004d88 <scalar_cast>:
    4d88:	push	{fp, lr}
    4d8c:	mov	fp, sp
    4d90:	sub	sp, sp, #24
    4d94:	str	r0, [fp, #-4]
    4d98:	ldr	r0, [fp, #-4]
    4d9c:	sub	r0, r0, #1
    4da0:	cmp	r0, #8
    4da4:	str	r0, [sp, #12]
    4da8:	bhi	4e70 <scalar_cast+0xe8>
    4dac:	add	r0, pc, #8
    4db0:	ldr	r1, [sp, #12]
    4db4:	ldr	r0, [r0, r1, lsl #2]
    4db8:	mov	pc, r0
    4dbc:	.word	0x00004de0
    4dc0:	.word	0x00004df0
    4dc4:	.word	0x00004e00
    4dc8:	.word	0x00004e10
    4dcc:	.word	0x00004e20
    4dd0:	.word	0x00004e30
    4dd4:	.word	0x00004e40
    4dd8:	.word	0x00004e50
    4ddc:	.word	0x00004e60
    4de0:	movw	r0, #0
    4de4:	movt	r0, #0
    4de8:	str	r0, [fp, #-8]
    4dec:	b	4ec8 <scalar_cast+0x140>
    4df0:	movw	r0, #0
    4df4:	movt	r0, #0
    4df8:	str	r0, [fp, #-8]
    4dfc:	b	4ec8 <scalar_cast+0x140>
    4e00:	movw	r0, #0
    4e04:	movt	r0, #0
    4e08:	str	r0, [fp, #-8]
    4e0c:	b	4ec8 <scalar_cast+0x140>
    4e10:	movw	r0, #0
    4e14:	movt	r0, #0
    4e18:	str	r0, [fp, #-8]
    4e1c:	b	4ec8 <scalar_cast+0x140>
    4e20:	movw	r0, #0
    4e24:	movt	r0, #0
    4e28:	str	r0, [fp, #-8]
    4e2c:	b	4ec8 <scalar_cast+0x140>
    4e30:	movw	r0, #0
    4e34:	movt	r0, #0
    4e38:	str	r0, [fp, #-8]
    4e3c:	b	4ec8 <scalar_cast+0x140>
    4e40:	movw	r0, #0
    4e44:	movt	r0, #0
    4e48:	str	r0, [fp, #-8]
    4e4c:	b	4ec8 <scalar_cast+0x140>
    4e50:	movw	r0, #0
    4e54:	movt	r0, #0
    4e58:	str	r0, [fp, #-8]
    4e5c:	b	4ec8 <scalar_cast+0x140>
    4e60:	movw	r0, #0
    4e64:	movt	r0, #0
    4e68:	str	r0, [fp, #-8]
    4e6c:	b	4ec8 <scalar_cast+0x140>
    4e70:	movw	r0, #0
    4e74:	movt	r0, #0
    4e78:	ldr	r0, [r0]
    4e7c:	movw	r1, #0
    4e80:	movt	r1, #0
    4e84:	movw	r2, #0
    4e88:	movt	r2, #0
    4e8c:	movw	r3, #226	; 0xe2
    4e90:	movw	ip, #0
    4e94:	movt	ip, #0
    4e98:	str	ip, [sp]
    4e9c:	bl	0 <fprintf>
    4ea0:	movw	r1, #0
    4ea4:	movt	r1, #0
    4ea8:	str	r0, [sp, #8]
    4eac:	mov	r0, r1
    4eb0:	movw	r1, #0
    4eb4:	movt	r1, #0
    4eb8:	movw	r2, #226	; 0xe2
    4ebc:	movw	r3, #0
    4ec0:	movt	r3, #0
    4ec4:	bl	0 <__assert_fail>
    4ec8:	ldr	r0, [fp, #-8]
    4ecc:	mov	sp, fp
    4ed0:	pop	{fp, pc}
