// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vcva5_sim.h for the primary calling header

#ifndef VERILATED_VCVA5_SIM___024ROOT_H_
#define VERILATED_VCVA5_SIM___024ROOT_H_  // guard

#include "verilated.h"

class Vcva5_sim__Syms;
class Vcva5_sim___024unit;
class Vcva5_sim_local_memory_interface;
class Vcva5_sim_axi_interface;
class Vcva5_sim_avalon_interface;
class Vcva5_sim_wishbone_interface;
class Vcva5_sim_l2_requester_interface;
class Vcva5_sim_cfu_interface;
class Vcva5_sim_fifo_interface__D2b;
class Vcva5_sim_fifo_interface__D20;
class Vcva5_sim_l1_arbiter_request_interface;
class Vcva5_sim_l1_arbiter_return_interface;
class Vcva5_sim_branch_predictor_interface;
class Vcva5_sim_ras_interface;
class Vcva5_sim_register_file_issue_interface__pi2;
class Vcva5_sim_unit_issue_interface;
class Vcva5_sim_unit_writeback_interface;
class Vcva5_sim_mmu_interface;
class Vcva5_sim_tlb_interface;
class Vcva5_sim_renamer_interface__N2;
class Vcva5_sim_exception_interface;
class Vcva5_sim_memory_sub_unit_interface;
class Vcva5_sim_fifo_interface__D5;
class Vcva5_sim_fifo_interface__D3;
class Vcva5_sim_fifo_interface__D6;
class Vcva5_sim_fifo_interface__D12;
class Vcva5_sim_fifo_interface__D11;
class Vcva5_sim_load_store_queue_interface;
class Vcva5_sim_fifo_interface__D30;
class Vcva5_sim_store_queue_interface;
class Vcva5_sim_fifo_interface__D1;
class Vcva5_sim_unsigned_division_interface;
class Vcva5_sim_fifo_interface__D57;


class Vcva5_sim___024root final : public VerilatedModule {
  public:
    // CELLS
    Vcva5_sim___024unit* __PVT____024unit;
    Vcva5_sim_local_memory_interface* __PVT__cva5_sim__DOT__instruction_bram;
    Vcva5_sim_local_memory_interface* __PVT__cva5_sim__DOT__data_bram;
    Vcva5_sim_axi_interface* __PVT__cva5_sim__DOT__m_axi;
    Vcva5_sim_avalon_interface* __PVT__cva5_sim__DOT__m_avalon;
    Vcva5_sim_wishbone_interface* __PVT__cva5_sim__DOT__dwishbone;
    Vcva5_sim_wishbone_interface* __PVT__cva5_sim__DOT__iwishbone;
    Vcva5_sim_axi_interface* __PVT__cva5_sim__DOT__axi;
    Vcva5_sim_l2_requester_interface* __PVT__cva5_sim__DOT__l2;
    Vcva5_sim_cfu_interface* __PVT__cva5_sim__DOT__cfu;
    Vcva5_sim_fifo_interface__D2b* __PVT__cva5_sim__DOT__arb__DOT__request_fifo;
    Vcva5_sim_fifo_interface__D20* __PVT__cva5_sim__DOT__arb__DOT__data_fifo;
    Vcva5_sim_l1_arbiter_request_interface* __PVT__cva5_sim__DOT__cpu__DOT__l1_request__BRA__3__KET__;
    Vcva5_sim_l1_arbiter_request_interface* __PVT__cva5_sim__DOT__cpu__DOT__l1_request__BRA__2__KET__;
    Vcva5_sim_l1_arbiter_request_interface* __PVT__cva5_sim__DOT__cpu__DOT__l1_request__BRA__1__KET__;
    Vcva5_sim_l1_arbiter_request_interface* __PVT__cva5_sim__DOT__cpu__DOT__l1_request__BRA__0__KET__;
    Vcva5_sim_l1_arbiter_return_interface* __PVT__cva5_sim__DOT__cpu__DOT__l1_response__BRA__3__KET__;
    Vcva5_sim_l1_arbiter_return_interface* __PVT__cva5_sim__DOT__cpu__DOT__l1_response__BRA__2__KET__;
    Vcva5_sim_l1_arbiter_return_interface* __PVT__cva5_sim__DOT__cpu__DOT__l1_response__BRA__1__KET__;
    Vcva5_sim_l1_arbiter_return_interface* __PVT__cva5_sim__DOT__cpu__DOT__l1_response__BRA__0__KET__;
    Vcva5_sim_branch_predictor_interface* __PVT__cva5_sim__DOT__cpu__DOT__bp;
    Vcva5_sim_ras_interface* __PVT__cva5_sim__DOT__cpu__DOT__ras;
    Vcva5_sim_register_file_issue_interface__pi2* __PVT__cva5_sim__DOT__cpu__DOT__rf_issue;
    Vcva5_sim_unit_issue_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__7__KET__;
    Vcva5_sim_unit_issue_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__6__KET__;
    Vcva5_sim_unit_issue_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__5__KET__;
    Vcva5_sim_unit_issue_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__4__KET__;
    Vcva5_sim_unit_issue_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__3__KET__;
    Vcva5_sim_unit_issue_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__2__KET__;
    Vcva5_sim_unit_issue_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__1__KET__;
    Vcva5_sim_unit_issue_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__0__KET__;
    Vcva5_sim_unit_writeback_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__5__KET__;
    Vcva5_sim_unit_writeback_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET__;
    Vcva5_sim_unit_writeback_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__3__KET__;
    Vcva5_sim_unit_writeback_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__;
    Vcva5_sim_unit_writeback_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__1__KET__;
    Vcva5_sim_unit_writeback_interface* __PVT__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__0__KET__;
    Vcva5_sim_mmu_interface* __PVT__cva5_sim__DOT__cpu__DOT__immu;
    Vcva5_sim_mmu_interface* __PVT__cva5_sim__DOT__cpu__DOT__dmmu;
    Vcva5_sim_tlb_interface* __PVT__cva5_sim__DOT__cpu__DOT__itlb;
    Vcva5_sim_tlb_interface* __PVT__cva5_sim__DOT__cpu__DOT__dtlb;
    Vcva5_sim_renamer_interface__N2* __PVT__cva5_sim__DOT__cpu__DOT__decode_rename_interface;
    Vcva5_sim_exception_interface* __PVT__cva5_sim__DOT__cpu__DOT__exception__BRA__2__KET__;
    Vcva5_sim_exception_interface* __PVT__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET__;
    Vcva5_sim_exception_interface* __PVT__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__;
    Vcva5_sim_memory_sub_unit_interface* __PVT__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit__BRA__0__KET__;
    Vcva5_sim_fifo_interface__D5* __PVT__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo;
    Vcva5_sim_fifo_interface__D20* __PVT__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo;
    Vcva5_sim_fifo_interface__D3* __PVT__cva5_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo;
    Vcva5_sim_fifo_interface__D6* __PVT__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list;
    Vcva5_sim_fifo_interface__D12* __PVT__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list;
    Vcva5_sim_memory_sub_unit_interface* __PVT__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit__BRA__0__KET__;
    Vcva5_sim_fifo_interface__D11* __PVT__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes;
    Vcva5_sim_load_store_queue_interface* __PVT__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq;
    Vcva5_sim_fifo_interface__D30* __PVT__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq;
    Vcva5_sim_store_queue_interface* __PVT__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq;
    Vcva5_sim_fifo_interface__D1* __PVT__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order;
    Vcva5_sim_unsigned_division_interface* __PVT__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core;
    Vcva5_sim_fifo_interface__D57* __PVT__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo;
    Vcva5_sim_fifo_interface__D20* __PVT__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__wb_fifo;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        VL_IN8(rst,0,0);
        VL_OUT8(ddr_axi_arburst,1,0);
        VL_OUT8(ddr_axi_arcache,3,0);
        VL_OUT8(ddr_axi_arid,6,0);
        VL_OUT8(ddr_axi_arlen,7,0);
        VL_OUT8(ddr_axi_arlock,0,0);
        VL_OUT8(ddr_axi_arprot,2,0);
        VL_OUT8(ddr_axi_arqos,3,0);
        VL_IN8(ddr_axi_arready,0,0);
        VL_OUT8(ddr_axi_arregion,3,0);
        VL_OUT8(ddr_axi_arsize,2,0);
        VL_OUT8(ddr_axi_arvalid,0,0);
        VL_OUT8(ddr_axi_awburst,1,0);
        VL_OUT8(ddr_axi_awcache,3,0);
        VL_OUT8(ddr_axi_awid,6,0);
        VL_OUT8(ddr_axi_awlen,7,0);
        VL_OUT8(ddr_axi_awlock,0,0);
        VL_OUT8(ddr_axi_awprot,2,0);
        VL_OUT8(ddr_axi_awqos,3,0);
        VL_IN8(ddr_axi_awready,0,0);
        VL_OUT8(ddr_axi_awregion,3,0);
        VL_OUT8(ddr_axi_awsize,2,0);
        VL_OUT8(ddr_axi_awvalid,0,0);
        VL_IN8(ddr_axi_bid,6,0);
        VL_IN8(ddr_axi_bresp,1,0);
        VL_IN8(ddr_axi_bvalid,0,0);
        VL_OUT8(ddr_axi_bready,0,0);
        VL_IN8(ddr_axi_rid,6,0);
        VL_IN8(ddr_axi_rlast,0,0);
        VL_OUT8(ddr_axi_rready,0,0);
        VL_IN8(ddr_axi_rresp,1,0);
        VL_IN8(ddr_axi_rvalid,0,0);
        VL_OUT8(ddr_axi_wlast,0,0);
        VL_IN8(ddr_axi_wready,0,0);
        VL_OUT8(ddr_axi_wstrb,3,0);
        VL_OUT8(ddr_axi_wvalid,0,0);
        VL_OUT8(ddr_axi_wid,6,0);
        VL_OUT8(instruction_bram_en,0,0);
        VL_OUT8(instruction_bram_be,3,0);
        VL_OUT8(data_bram_en,0,0);
        VL_OUT8(data_bram_be,3,0);
        VL_OUT8(write_uart,0,0);
        VL_OUT8(uart_byte,7,0);
        VL_OUT8(store_queue_empty,0,0);
        CData/*7:0*/ cva5_sim__DOT__ar_len;
        CData/*0:0*/ cva5_sim__DOT__ar_valid;
        CData/*7:0*/ cva5_sim__DOT__aw_len;
        CData/*0:0*/ cva5_sim__DOT__aw_valid;
        CData/*0:0*/ cva5_sim__DOT__resp_valid;
        CData/*0:0*/ cva5_sim__DOT__s_axi_awlock_adapt;
        CData/*2:0*/ cva5_sim__DOT__s_axi_awprot_adapt;
        CData/*3:0*/ cva5_sim__DOT__s_axi_awqos_adapt;
        CData/*3:0*/ cva5_sim__DOT__s_axi_awregion_adapt;
        CData/*0:0*/ cva5_sim__DOT__s_axi_awuser_adapt;
        CData/*0:0*/ cva5_sim__DOT__s_axi_wuser_adapt;
        CData/*0:0*/ cva5_sim__DOT__s_axi_arlock_adapt;
        CData/*2:0*/ cva5_sim__DOT__s_axi_arprot_adapt;
        CData/*3:0*/ cva5_sim__DOT__s_axi_arqos_adapt;
        CData/*3:0*/ cva5_sim__DOT__s_axi_arregion_adapt;
        CData/*0:0*/ cva5_sim__DOT__s_axi_aruser_adapt;
        CData/*0:0*/ cva5_sim__DOT__m_axi_buser_adapt;
        CData/*0:0*/ cva5_sim__DOT__m_axi_ruser_adapt;
        CData/*1:0*/ cva5_sim__DOT__s_axi_awlock_xbar;
    };
    struct {
        CData/*5:0*/ cva5_sim__DOT__s_axi_awprot_xbar;
        CData/*7:0*/ cva5_sim__DOT__s_axi_awqos_xbar;
        CData/*1:0*/ cva5_sim__DOT__s_axi_awuser_xbar;
        CData/*1:0*/ cva5_sim__DOT__s_axi_awvalid_xbar;
        CData/*1:0*/ cva5_sim__DOT__s_axi_wlast_xbar;
        CData/*1:0*/ cva5_sim__DOT__s_axi_wuser_xbar;
        CData/*1:0*/ cva5_sim__DOT__s_axi_wvalid_xbar;
        CData/*1:0*/ cva5_sim__DOT__s_axi_arlock_xbar;
        CData/*5:0*/ cva5_sim__DOT__s_axi_arprot_xbar;
        CData/*7:0*/ cva5_sim__DOT__s_axi_arqos_xbar;
        CData/*1:0*/ cva5_sim__DOT__s_axi_aruser_xbar;
        CData/*1:0*/ cva5_sim__DOT__s_axi_arvalid_xbar;
        CData/*0:0*/ cva5_sim__DOT__m_axi_buser_xbar;
        CData/*0:0*/ cva5_sim__DOT__m_axi_ruser_xbar;
        CData/*0:0*/ cva5_sim__DOT__start_collection;
        CData/*0:0*/ cva5_sim__DOT__end_collection;
        CData/*0:0*/ cva5_sim__DOT__base_no_instruction_stall;
        CData/*0:0*/ cva5_sim__DOT__base_no_id_sub_stall;
        CData/*0:0*/ cva5_sim__DOT__base_flush_sub_stall;
        CData/*0:0*/ cva5_sim__DOT__base_unit_busy_stall;
        CData/*0:0*/ cva5_sim__DOT__base_operands_stall;
        CData/*0:0*/ cva5_sim__DOT__base_hold_stall;
        CData/*0:0*/ cva5_sim__DOT__single_source_issue_stall;
        CData/*3:0*/ cva5_sim__DOT__stall_source_count;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__write_request;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__write_pop;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__aw_complete;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__w_complete;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__aw_complete_r;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__w_complete_r;
        CData/*5:0*/ cva5_sim__DOT__arb__DOT__write_in_flight_count;
        CData/*5:0*/ cva5_sim__DOT__arb__DOT__write_in_flight_count_next;
        CData/*3:0*/ cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
        CData/*3:0*/ cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index;
        CData/*4:0*/ cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback;
        CData/*3:0*/ cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
        CData/*3:0*/ cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index;
        CData/*4:0*/ cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_flush;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__potential_branch_exception;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_exception_is_jump;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__ls_exception_is_store;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__pc_id;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__pc_id_assigned;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__fetch_id;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_complete;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__early_branch_flush;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_advance;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__decode_exception_unit;
        CData/*5:0*/ cva5_sim__DOT__cpu__DOT__retire;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__current_exception_unit;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__load_store_status;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__post_issue_count;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__mret;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__sret;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__interrupt_taken;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__interrupt_pending;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__illegal_instruction;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__instruction_issued;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__instruction_issued_with_rd;
    };
    struct {
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__decode_id;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count_next;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__inflight_count;
        CData/*5:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_next;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__contiguous_retire;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_id_uses_rd;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_with_rd_found;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__clear_index;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__lfsr_counter__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit_address_match;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_next;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__inflight_count;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__inflight_count_next;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count_next;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__update_pc;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__new_mem_request;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__exception_pending;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__internal_fetch_complete;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__valid_fetch_result;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_branch_corruption_check__DOT__is_branch_or_jump;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT____VdfgTmp_hb5b8037a__0;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT____VdfgTmp_h7908b698__0;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_hit_way;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update_way;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__word_count;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_in_progress;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__miss_data_valid;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__second_cycle;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_r;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__priority_vector;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__en_b;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__en_b;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__hit_allowed;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_ex;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_update_way;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__target_update_way;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__hit_way;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__ras_block__DOT__new_index;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback;
        CData/*5:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rollback;
        CData/*6:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_previous_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_update;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_sel;
    };
    struct {
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT____Vcellinp__spec_table_sel_one_hot_to_int__one_hot;
        SData/*13:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_decode;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT____VdfgTmp_h58444fa9__0;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index;
        CData/*5:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index;
        CData/*5:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rd;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_vfu;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_csr;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu_csr;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fence;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_valid;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__mult_div_op;
        CData/*7:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed;
        CData/*7:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage;
        CData/*7:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_ready;
        CData/*7:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_ready;
        CData/*7:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pre_issue_exception_pending;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__illegal_instruction_pattern;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_imm_type;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op_r;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_logic_op_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_subtract;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_load_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_store_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fence_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs1_link;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_link;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_return;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_call;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__jalr;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ecall_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ebreak_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_mret_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_sret_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence_r;
        CData/*7:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__cfu_imm_type;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu_csr_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__illegal_instruction_pattern_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_result_valid;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_exceptions__DOT__new_exception;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____VdfgTmp_h26631355__0;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____VdfgTmp_h5a8231db__0;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____VdfgTmp_h5e30b651__0;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_exceptions__DOT__illegal_op_check__DOT__base_legal;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_exceptions__DOT__illegal_op_check__DOT__csr_addr_machine;
        CData/*5:0*/ cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_issued_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken_ex;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__id_ex;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_complete;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__jal_jalr_ex;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_call;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__carry_out;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__carry_in;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_address_match;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__last_unit;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_ready;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch_in_progress;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_store_issue;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unaligned_addr;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_exception_complete;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__fence_hold;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__be;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sign_bit;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_exceptions__DOT__new_exception;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__uncacheable_load;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__uncacheable_store;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_load_request;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_store_request;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__addr_hash;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_conflict;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__lsq_addr_hash__rst;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid_next;
        SData/*15:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released;
        SData/*11:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed;
        SData/*15:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count;
        SData/*11:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__ids;
        SData/*15:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_request_one_hot;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__issued_one_hot;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_id_match;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__newly_released;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_hb1ee3856__0;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_h7f8f8077__0;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_hit_way;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_tag_hit_way;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__replacement_way_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_check;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__replacement_index_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_sel;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__miss_data_valid;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__line_complete;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_l1_arb_ack;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_l1_arb_ack;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state_next;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state_next;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__en_a;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____VdfgTmp_hc99cfb62__0;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__load_req_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__store_req_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellinp__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__en_a;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ifence_in_progress;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ret_in_progress;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_init_clear;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_fetch_hold;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_issue_hold;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_fetch_flush;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_writeback_supress;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_retire_hold;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_tlb_flush;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_sq_flush;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_pc_override;
        CData/*6:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter;
        CData/*2:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_pending;
        SData/*14:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_code;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_id;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__requests;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__arb_sel;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__state;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit_in_progress;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__next_privilege_level;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__supervisor_write;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__machine_write;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interrupt_cause_r;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__stage1_advance;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__stage2_advance;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__negate_remainder;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__remainder_op;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_CLZ;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_CLZ;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_is_zero;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__in_progress;
        CData/*7:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__sub_clz;
        CData/*7:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__sub_clz;
        CData/*4:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__CLZ_delta;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__divisor_greater_than_dividend;
        CData/*1:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__new_quotient_bits;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x_overflow;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining;
        CData/*3:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining_next;
        CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_rd_en_2;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_ld_en;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_in_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_active_1;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_active_2;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_in_off;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_in_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_rd_addr_1;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__insn_valid_f;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__stall;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__en_req_mem_d;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__width;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mask_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__cfg_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__req_vs1;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__req_vs2;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__req_vs3;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__req_vd;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs1;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs2;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__en_vd;
        CData/*6:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_d;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__dest_d;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_d;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mop_d;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vxrm_in_d;
        CData/*6:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_m;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_m;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_m;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mop_m;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__out_ack_e;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__out_ack_m;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__new_vl;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__sew;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vill;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vill_insn;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__avl_set;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_1;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_2;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_wr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_enable;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_vxrm;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_agu;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_valid_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_mask_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_sca_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_be_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_out_w_reg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__hold_reg_group;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__no_bubble;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem_msk;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop_d;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_1;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_2;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_wr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_end_wr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_start;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_end;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_sew;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__avl_max_off_m;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__avl_max_reg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__whole_reg_rd;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__whole_reg_ld;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__widen_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__widen_en_d;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_valid_in;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_done_ld;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_done_st;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_req_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_valid_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_start_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src2__en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_ld__en;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__reg_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__vmask_in;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_h048c0767__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hc9eebbf2__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_h97009a08__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_h1136b675__0;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn_next;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state_next;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg_out;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg_out;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h79cacbbc__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h43d852dd__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h3afe6e14__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h8e9ef457__0;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn_next;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state_next;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg_out;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg_out;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h79cacbbc__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h43d852dd__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h3afe6e14__0;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h8e9ef457__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__addr_start;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__base_reg;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_reg;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__turn;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__turn_next;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state_next;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__base_reg_out;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg_out;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_reg_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h79cacbbc__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h43d852dd__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h3afe6e14__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h8e9ef457__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__addr_start;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__base_reg;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_reg;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_off;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__turn;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state_next;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__base_reg_out;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg_out;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_reg_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off_out;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_off_out;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h79cacbbc__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h43d852dd__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h8e9ef457__0;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_vxrm;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_vxrm;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_vxrm;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_vxrm;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_vxrm;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_vxrm;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_end;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_sew;
    };
    struct {
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_sew;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_off;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_off;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__turn;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s4_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_out_addr;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_opSel;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_sew;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outBe;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMCmp_outBe;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outBe;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outMask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outMask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSigned_op1;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_insert;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outValid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outWReg;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRedAndOrXor_opSel;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRedSum_min_max_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMOP_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRedAndOrXor_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRedSum_min_max_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMCmp_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAddSubCarry_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMoveXS_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMoveWhole_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outNarrow;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outAddr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outAddr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outAddr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outAddr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_outAddr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outAddr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_outAddr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_outAddr;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_vd;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_vd1;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outSca;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_outFXP;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____Vcellinp__red__DOT__vRed0__in_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____VdfgTmp_h79e61d0d__0;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_be;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_sew;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s1_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s2_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s3_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s4_valid;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s4_out_addr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_carry_res;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_carry_res;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_carry_res;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_sew;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_valid;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_gt;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_lt;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_equal;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_mask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_mask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_mask;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_start_idx;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_start_idx;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_start_idx;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_req_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_req_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_req_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_req_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_req_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_req_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_req_start;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_out_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_out_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_out_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_out_be;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_out_addr;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_vd;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_vd1;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_avg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_avg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_avg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_avg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_avg;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__w_gt;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__v0_ext1;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__v0_ext2;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__v1_ext1;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__v1_ext2;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h0dcfaf79__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h17099101__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h173e301e__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h11c8556e__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h11e98a67__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h119e2d8a__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h11bf5159__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h162f902f__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h1664702e__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h0bdd09bf__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_hcd9c4bd1__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_heb182f52__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h129caf47__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_hcf774208__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h28c577de__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h1e1434dd__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT____VdfgTmp_h1bbd3f05__0;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT__sgn_bits8;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT__sgn_bits;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__min_max_mask__DOT__vMinMaxSelector0__DOT____VdfgTmp_h624740d3__0;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_valid;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_out_addr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_w_reg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_w_reg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_w_reg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_w_reg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_w_reg;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_sca;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_sca;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_sca;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_sca;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_sca;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_mask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_mask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_mask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_mask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_mask;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_valid;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_out_addr;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_sew;
    };
    struct {
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_sew;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_lsb;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_lsb;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_lsb;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_lsb;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_lsb;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_fxp_s;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_fxp_s;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_fxp_s;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_fxp_s;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_fxp_mul;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_fxp_mul;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_fxp_mul;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_fxp_mul;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_sr_64;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_sr_64;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_sr_64;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_sr_64;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_sr_64;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_or_top;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_or_top;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_or_top;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_or_top;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_or_top;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_vd10;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_vd10;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_vd10;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_vd10;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_vd10;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_narrow;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_narrow;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_narrow;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_narrow;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_narrow;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_shift;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_shift;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_shift;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_shift;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__r_opSel;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__r_sew;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__a3_ext;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b3_ext;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_h8ecbf4f4__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_hf17bcef7__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_haa65ff00__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_hf13a33a9__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_he1763645__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_he0a64d24__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT____VdfgTmp_he0e7f0a2__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_insert;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_shift;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_opSel;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_be;
    };
    struct {
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_be;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_be;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_valid;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_out_addr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s1_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s2_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s3_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s4_valid;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_mask;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s4_out_addr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s4_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_opSel;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s4_opSel;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s4_out_addr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT____Vcellinp__vFirst_bit0__in_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__s0_found;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__found_one_nxt;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next;
        CData/*5:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_opSel;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_opSel;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_opSel;
        CData/*2:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_opSel;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_sew;
        CData/*1:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_sew;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_start;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_end;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_end;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_valid;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_valid;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_out_addr;
        CData/*4:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_out_addr;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_lop_sum;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_lop_sum;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_lop_sum;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_lop_sum;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_lop_sum;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_be;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellinp__lop16__in_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellinp__lop8__in_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellinp__genblk1__DOT__lop32__in_en;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk1__DOT__vAdd_unit0__DOT__v0_ext1;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__equal;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h624740d3__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk1__DOT__vAdd_unit0__DOT__v0_ext1;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk1__DOT__vAdd_unit0__DOT__v0_ext1;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk1__DOT__vAdd_unit0__DOT__v0_ext1;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8;
        CData/*7:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc48585f5__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hf73ed51b__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_hc1104ac1__0;
        CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT____VdfgTmp_h878905ab__0;
        CData/*2:0*/ cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
        CData/*2:0*/ cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index;
        CData/*3:0*/ cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count;
        CData/*0:0*/ cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback;
        CData/*0:0*/ cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__state_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__state_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__id_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__id_next;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__strb_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__strb_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__wuser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__wuser_next;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_next;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_size_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_size_next;
    };
    struct {
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_next;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_size_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_size_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_active_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_active_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__first_transfer_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__first_transfer_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_awready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_awready_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bid_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bid_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bresp_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bresp_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bvalid_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awid_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awid_next;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlen_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlen_next;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awsize_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awsize_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awburst_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awburst_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlock_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlock_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awcache_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awcache_next;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awprot_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awprot_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awqos_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awqos_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awregion_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awregion_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awuser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awuser_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_int;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_int;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_int;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_int;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wready_int_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wready_int_early;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wstrb_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wuser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_int_to_output;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_int_to_temp;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_temp_to_output;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__state_reg;
    };
    struct {
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__state_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__id_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__id_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__resp_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__resp_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_next;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_next;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_size_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_size_next;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_next;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_size_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_size_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_arready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_arready_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arid_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arid_next;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlen_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlen_next;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arsize_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arsize_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arburst_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arburst_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlock_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlock_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arcache_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arcache_next;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arprot_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arprot_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arqos_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arqos_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arregion_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arregion_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_aruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_aruser_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_rready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_rready_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_int;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_int;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rlast_int;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_int;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rvalid_int;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rready_int_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rvalid_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rid_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rresp_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_ruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_int_to_output;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_int_to_temp;
        CData/*0:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_temp_to_output;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_awready;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_s_axi_wready;
    };
    struct {
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_wready;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_bvalid;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_drop_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_drop_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_valid_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bid_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_acknowledge;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_bvalid_mux;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_drop_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_drop_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_valid_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bid_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_acknowledge;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_bvalid_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____Vcellout__s_ifaces__BRA__1__KET____DOT__reg_inst__s_axi_wready;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_start;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_new_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_new_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_acknowledge;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_awvalid_mux;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wstrb_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wlast_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wvalid_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h10656024__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h274b4b5e__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h1a42b60d__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h39acbbc8__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h76a83c01__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h765d7b6e__0;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start;
        CData/*4:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_active;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_match;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bid_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bresp_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_buser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__store_axi_b_input_to_output;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start;
        CData/*4:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_active;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_match;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_next;
    };
    struct {
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bid_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bresp_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_buser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__store_axi_b_input_to_output;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_awready_reg;
        CData/*6:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awid_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awlen_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awsize_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awburst_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awlock_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awcache_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awprot_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awqos_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awregion_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awuser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_aw_input_to_output;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_wready_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wstrb_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wuser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wvalid_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wstrb_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wuser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_input_to_output;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_input_to_temp;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_temp_to_output;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_arready;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_rvalid;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rid_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rready;
        CData/*7:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_len_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_len_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_acknowledge;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rresp_mux;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rlast_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rvalid_mux;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rid_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rready;
        CData/*7:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_len_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_len_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_acknowledge;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rresp_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rlast_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rvalid_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_start;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_limit;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_acknowledge;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_arvalid_mux;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h10656024__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h274b4b5e__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h374469b8__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h0241b9ce__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h65512b5a__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_hbc9a0d68__0;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start;
        CData/*4:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_active;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_match;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_next;
    };
    struct {
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rid_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_output;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_temp;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_temp_to_output;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start;
        CData/*4:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_active;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_match;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_next;
        CData/*5:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rid_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg;
    };
    struct {
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_output;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_temp;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_temp_to_output;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_arready_reg;
        CData/*6:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arid_reg;
        CData/*7:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlen_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arsize_reg;
        CData/*1:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arburst_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlock_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arcache_reg;
        CData/*2:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arprot_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arqos_reg;
        CData/*3:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arregion_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_aruser_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_reg;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_next;
        CData/*0:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_ar_input_to_output;
        CData/*0:0*/ cva5_sim__DOT__stats_block__DOT__en;
        CData/*0:0*/ __VdfgTmp_h8970d10f__0;
        CData/*0:0*/ __VdfgTmp_h6d79c6cc__0;
        CData/*0:0*/ __VdfgTmp_h1d58ce79__0;
        CData/*0:0*/ __VdfgTmp_h988dd293__0;
        CData/*0:0*/ __VdfgTmp_hcebced5e__0;
        CData/*0:0*/ __VdfgTmp_h6c65d37d__0;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress;
        CData/*1:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d;
        CData/*5:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d;
        CData/*6:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_d;
        CData/*2:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d;
        CData/*4:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__dest_d;
        CData/*4:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_d;
        CData/*1:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__mop_d;
        CData/*6:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_m;
        CData/*1:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_m;
        CData/*4:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m;
        CData/*4:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_m;
        CData/*1:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__mop_m;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem_msk;
        CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0;
        CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0;
        CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0;
        CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1;
        CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1;
        CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1;
        CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2;
        CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2;
        CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2;
    };
    struct {
        CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3;
        CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3;
        CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3;
        CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4;
        CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4;
        CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4;
        CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5;
        CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5;
        CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5;
        CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6;
        CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6;
        CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6;
        CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7;
        CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7;
        CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__turn;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_valid;
        CData/*5:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_start_idx;
        CData/*7:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_be;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_end;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_end;
        CData/*0:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_end;
        CData/*1:0*/ __Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
        CData/*1:0*/ __Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
        CData/*1:0*/ __Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
        CData/*1:0*/ __Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
        CData/*0:0*/ __VstlDidInit;
        CData/*0:0*/ __VicoDidInit;
        CData/*0:0*/ __Vtrigrprev__TOP__clk;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__lsq_addr_hash__rst;
        CData/*0:0*/ __Vsampled__TOP__rst;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__decode_advance;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit__BRA__0__KET____data_valid;
        CData/*4:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo__data_out;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_load_request;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____VdfgTmp_hc99cfb62__0;
        CData/*1:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state;
        CData/*3:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit__BRA__0__KET____data_valid;
        CData/*3:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__id_block__DOT__inflight_count;
        CData/*0:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__pc_id_assigned;
        SData/*11:0*/ cva5_sim__DOT__s_axi_awid_xbar;
        SData/*11:0*/ cva5_sim__DOT__s_axi_arid_xbar;
        SData/*15:0*/ cva5_sim__DOT__s_axi_arlen_xbar;
        SData/*13:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_tag;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_line_addr;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage1_line_addr;
        SData/*10:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_b;
        SData/*10:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_a;
        SData/*10:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_b;
        SData/*10:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_a;
        SData/*14:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__itag_bank__data_out_a;
        SData/*14:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT____Vcellout__tag_bank_gen__BRA__1__KET____DOT__itag_bank__data_out_a;
        SData/*14:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__data_out_b;
        SData/*14:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__data_out_b;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_addr;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__write_addr;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_addr;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__write_addr;
    };
    struct {
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__read_addr;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__write_addr;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__read_addr;
        SData/*8:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__write_addr;
        SData/*11:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__ls_offset;
        SData/*15:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__sub_ls_a;
        SData/*15:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__sub_ls_b;
        SData/*15:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__sub_eq_a;
        SData/*15:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT____VdfgTmp_h70d9846b__0;
        SData/*11:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr;
        SData/*11:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b;
        SData/*14:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__new_tagline;
        SData/*9:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__porta_addr;
        SData/*9:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__portb_addr;
        SData/*14:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__data_out_b;
        SData/*14:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__data_out_a;
        SData/*12:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__wb_attr;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__avl_d;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__avl;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count_avl;
        SData/*9:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_avl_out;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx_next;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__cfg_unit__avl_new;
        SData/*9:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__gen_be_alu__reg_count;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vStartIdx;
        SData/*8:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____Vcellinp__add_sub__DOT__vAdd_0__in_opSel;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____Vcellout__slide__DOT__vSlide_0__out_off;
        SData/*8:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_opSel;
        SData/*8:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_opSel;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_out_off;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_out_off;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_out_off;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_out_off;
        SData/*11:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_out_off;
        SData/*9:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_start_idx;
        SData/*9:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__s0_idx_next;
        SData/*9:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__s0_idx_base;
        SData/*9:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vFirst_bit0__DOT__s0_idx;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__count;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count_d;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count_d;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count;
        SData/*10:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count;
        SData/*9:0*/ cva5_sim__DOT__id_list_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out;
        SData/*9:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count;
        SData/*12:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0;
        SData/*12:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1;
        SData/*12:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2;
        SData/*12:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3;
        SData/*12:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4;
        SData/*12:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5;
        SData/*12:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6;
        SData/*12:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7;
        SData/*10:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__avl;
        VL_OUT(ddr_axi_araddr,31,0);
        VL_OUT(ddr_axi_awaddr,31,0);
        VL_IN(ddr_axi_rdata,31,0);
        VL_OUT(ddr_axi_wdata,31,0);
        VL_OUT(instruction_bram_addr,29,0);
        VL_OUT(instruction_bram_data_in,31,0);
        VL_IN(instruction_bram_data_out,31,0);
        VL_OUT(data_bram_addr,29,0);
    };
    struct {
        VL_OUT(data_bram_data_in,31,0);
        VL_IN(data_bram_data_out,31,0);
        VL_OUT(NUM_RETIRE_PORTS,31,0);
        IData/*31:0*/ cva5_sim__DOT__ar_addr;
        IData/*31:0*/ cva5_sim__DOT__aw_addr;
        IData/*31:0*/ cva5_sim__DOT____Vcellout__x_rvv_proc_main__vexrv_data_out;
        IData/*31:0*/ cva5_sim__DOT__stats_enum;
        IData/*31:0*/ cva5_sim__DOT__instruction_mix_enum;
        VlWide<32>/*1023:0*/ cva5_sim__DOT__sim_registers_unamed;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_instruction;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__id_block__DOT__unnamedblk3__DOT__i;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__next_pc;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__second_cycle_addr;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request_addr;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b;
        QData/*43:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__if_entry;
        IData/*21:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__ex_entry;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT__new_jump_addr;
        IData/*21:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_data;
        IData/*21:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_data;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__read_data;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__read_data;
        IData/*17:0*/ cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_rs2_data;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu;
        IData/*20:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pc_offset_r;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__register_file_block__DOT__unnamedblk2__DOT__i;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc_ex;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__pc_ex;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__eq_a;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__bc__DOT__eq_b;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__virtual_address;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_muxed_load_data;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__aligned_load_data;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__data_for_alignment;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_data;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__unnamedblk3__DOT__i;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_pc;
        VlWide<3>/*95:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_tval;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__selected_csr;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__selected_csr_r;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtvec;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__medeleg;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mideleg;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mip;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mip_new;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mie;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__sip_mask;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mepc;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtimecmp;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtval;
    };
    struct {
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mscratch;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcfu_selector;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcfu_selector_table;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__sepc;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__stime;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__stimecmp;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__scause;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__stval;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__sstatus;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__stvec;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__satp;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__sscratch;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__cfu_status;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__cfu_selector_index;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_new;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mip_cause;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__unsigned_dividend;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__unsigned_divisor;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor;
        IData/*31:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_2_f;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mem_addr_in_d;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_1_d;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_2_d;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__out_data_e;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vtype;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vtype_nxt;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__k;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__w_last_data;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__j;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h2306eb48__0;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h2306eb48__0;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h2306eb48__0;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__j;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_32;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_16;
        VlWide<3>/*80:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_result;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__j;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_a0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_a1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_b1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_a0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_a1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_b1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_a0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_a1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_b1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_a0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_a1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_b1;
        VlWide<3>/*66:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0_mult32;
        VlWide<3>/*66:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_mult32;
        VlWide<3>/*66:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_mult32;
        VlWide<3>/*66:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3_mult32;
        VlWide<5>/*129:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__w_add0;
        VlWide<5>/*129:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__w_add1;
    };
    struct {
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b7;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b6;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b5;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b4;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b3;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b2;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b1;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_b0;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_w0;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_w1;
        VlWide<5>/*129:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_d0;
        IData/*24:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s0_top_bits;
        IData/*24:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s1_top_bits;
        IData/*24:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s2_top_bits;
        IData/*24:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s3_top_bits;
        IData/*24:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_top_bits;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult8_b3;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult8_b2;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult8_b1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult8_b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult8_b3;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult8_b2;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult8_b1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult8_b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__a0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__a1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b2;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__b3;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod8_a0_b0_0;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod8_a0_b0_1;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod8_a1_b1_0;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod8_a1_b1_1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add2;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__w_add1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__w_add2;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b2;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b3;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a0_b0_0;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a0_b0_1;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a1_b1_0;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a1_b1_1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add2;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__w_add1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__w_add2;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b0;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b1;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b2;
        IData/*17:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b3;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a0_b0_0;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a0_b0_1;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a1_b1_0;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a1_b1_1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add2;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__w_add1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__w_add2;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod8_a0_b0_0;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod8_a0_b0_1;
    };
    struct {
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod8_a1_b1_0;
        IData/*16:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod8_a1_b1_1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add2;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__w_add1;
        VlWide<3>/*64:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__w_add2;
        VlWide<4>/*127:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_up_result;
        VlWide<4>/*127:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_down_result;
        VlWide<4>/*127:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__w_s0_down_result;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellout__lop64__out_vec;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellout__lop16__out_vec;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellout__lop8__out_vec;
        IData/*31:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellout__genblk1__DOT__lop32__out_vec;
        VlWide<3>/*80:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__result;
        VlWide<3>/*80:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__result;
        IData/*30:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum16__DOT__genblk1__DOT__vAdd_unit0__DOT____VdfgTmp_h9730cce6__0;
        VlWide<3>/*80:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result;
        IData/*30:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk1__DOT__vAdd_unit0__DOT____VdfgTmp_h9730cce6__0;
        VlWide<3>/*80:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__result;
        IData/*30:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk1__DOT__vAdd_unit0__DOT____VdfgTmp_h9730cce6__0;
        IData/*30:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__genblk1__DOT__vAdd_unit0__DOT____VdfgTmp_hb92bc7c9__0;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__addr_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__addr_next;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awaddr_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awaddr_next;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_int;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__i;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wdata_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__addr_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__addr_next;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_araddr_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_araddr_next;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wdata_mux;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__i;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__j;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__i;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__j;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awaddr_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wdata_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wdata_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rdata_mux;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rdata_mux;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__i;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__j;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rdata_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rdata_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__i;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__j;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rdata_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rdata_reg;
        IData/*31:0*/ cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_araddr_reg;
        IData/*31:0*/ cva5_sim__DOT__stats_block__DOT__log_file;
        IData/*31:0*/ __VdfgTmp_hc14a2981__0;
        IData/*31:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VicoIterCount;
        IData/*31:0*/ __VactIterCount;
        IData/*16:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes__data_out;
        QData/*63:0*/ cva5_sim__DOT__s_axi_awaddr_xbar;
        QData/*63:0*/ cva5_sim__DOT__s_axi_araddr_xbar;
        VlWide<32>/*1023:0*/ cva5_sim__DOT__sim_register;
        QData/*42:0*/ cva5_sim__DOT__arb__DOT__request_in;
        QData/*42:0*/ cva5_sim__DOT__arb__DOT__request_fifo_block__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out;
    };
    struct {
        VlWide<3>/*71:0*/ cva5_sim__DOT__cpu__DOT__br_results;
        VlWide<3>/*72:0*/ cva5_sim__DOT__cpu__DOT__br_exception;
        VlWide<4>/*98:0*/ cva5_sim__DOT__cpu__DOT__issue;
        VlWide<5>/*141:0*/ cva5_sim__DOT__cpu__DOT__alu_inputs;
        VlWide<3>/*93:0*/ cva5_sim__DOT__cpu__DOT__ls_inputs;
        VlWide<5>/*159:0*/ cva5_sim__DOT__cpu__DOT__branch_inputs;
        VlWide<3>/*65:0*/ cva5_sim__DOT__cpu__DOT__mul_inputs;
        VlWide<3>/*66:0*/ cva5_sim__DOT__cpu__DOT__div_inputs;
        QData/*34:0*/ cva5_sim__DOT__cpu__DOT__gc_inputs;
        QData/*47:0*/ cva5_sim__DOT__cpu__DOT__csr_inputs;
        VlWide<3>/*72:0*/ cva5_sim__DOT__cpu__DOT__ls_exception;
        VlWide<3>/*73:0*/ cva5_sim__DOT__cpu__DOT__decode;
        VlWide<4>/*114:0*/ cva5_sim__DOT__cpu__DOT__gc;
        QData/*41:0*/ cva5_sim__DOT__cpu__DOT__wb_snoop;
        QData/*33:0*/ cva5_sim__DOT__cpu__DOT__alu_unit_block__DOT____VdfgTmp_h6ba2cf10__0;
        VlWide<3>/*81:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__shared_inputs;
        VlWide<3>/*71:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_entry;
        QData/*47:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out;
        QData/*41:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r;
        VlWide<3>/*71:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_entry;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_load;
        VlWide<3>/*68:0*/ cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store;
        QData/*34:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_inputs_r;
        VlWide<6>/*171:0*/ cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__l2_requests;
        QData/*47:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtime;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__minst_ret;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle_input_next;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__minst_ret_input_next;
        QData/*63:0*/ cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__result;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__rs1_r;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__rs2_r;
        VlWide<3>/*86:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__issue_fifo_inputs;
        QData/*32:0*/ cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT____VdfgTmp_h338f46d6__0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_2;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_ld_data_in;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_in_data;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__vm_rd_data_out_2;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_in1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_data_in;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_in0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_in1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_in1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_in0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAvAdd_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vScShift_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vShift_upper;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outVec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__s0_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s0_out_vec;
    };
    struct {
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s1_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s2_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s3_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s4_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_carry_in;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__w_minMax_result;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__w_s1_carry_result;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__w_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__vAdd_unit0__DOT__w_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s0_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s1_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s2_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s3_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_out_vec;
        QData/*33:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_p0;
        QData/*33:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_p1;
        QData/*33:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_p0;
        QData/*33:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_p1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_h0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_h1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_h2;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_h3;
        QData/*34:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult16_p1;
        QData/*34:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m0__out_mult16_p0;
        QData/*34:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult16_p1;
        QData/*34:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT____Vcellout__m3__out_mult16_p0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__r_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__opSelector__DOT__r_vec1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod16_a0_b0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod16_a0_b1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod16_a1_b0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__prod16_a1_b1;
        QData/*34:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult16_p0;
        QData/*34:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult16_p1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b1;
        QData/*34:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult16_p0;
        QData/*34:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult16_p1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod16_a0_b0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod16_a0_b1;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod16_a1_b0;
        QData/*32:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__prod16_a1_b1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_up_remainder;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_up_result;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_up_result;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_down_result;
    };
    struct {
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_down_remainder;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_down_remainder;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s1_down_vec1_end;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s2_down_vec1_end;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s3_down_result;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_result;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__w_s1_up_remainder;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__w_s0_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s1_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s2_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s3_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s4_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__w_s1_out_vec;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__idx_out;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__found;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__count;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__w_count;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__w_s1_mask;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_count;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s0_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_vec1;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s1_sumOut;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sumOut;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_sumOut;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_sumOut;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__lop64__DOT____VdfgTmp_h6e386e6f__0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT__minMax_result;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum64__DOT____Vcellinp__genblk1__DOT__vAdd_unit0__vec0;
        QData/*63:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__genblk2__DOT__sum32__DOT__minMax_result;
        QData/*63:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__data_reg;
        QData/*63:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__data_next;
        QData/*63:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__data_reg;
        QData/*63:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__data_next;
        QData/*63:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_int;
        QData/*63:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_reg;
        QData/*63:0*/ cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rdata_reg;
        QData/*63:0*/ cva5_sim__DOT__stats_block__DOT__instructions_retired;
        QData/*63:0*/ cva5_sim__DOT__stats_block__DOT__cycle_count;
        QData/*63:0*/ cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        QData/*63:0*/ cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0;
        QData/*63:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_vec;
        QData/*63:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__idx_out;
        QData/*63:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__found;
        QData/*63:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__count;
        VlWide<3>/*73:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__decode;
        VlWide<4>/*114:0*/ __Vsampled__TOP__cva5_sim__DOT__cpu__DOT__gc;
        VL_OUT(retire_ports_instruction[2],31,0);
        VL_OUT(retire_ports_pc[2],31,0);
        VL_OUT8(retire_ports_valid[2],0,0);
        VlUnpacked<CData/*0:0*/, 28> cva5_sim__DOT__stats;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__is_mul;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__is_div;
        VlUnpacked<CData/*6:0*/, 2> cva5_sim__DOT__instruction_mix_stats;
        VlUnpacked<CData/*7:0*/, 64> cva5_sim__DOT__phys_addr_table;
        VlUnpacked<CData/*6:0*/, 2> cva5_sim__DOT____Vcellinp__stats_block__instruction_mix_stats;
        VlUnpacked<CData/*0:0*/, 28> cva5_sim__DOT____Vcellinp__stats_block__stats;
        VlUnpacked<VlWide<32>/*1023:0*/, 2> cva5_sim__DOT__sim_registers_unamed_groups;
        VlUnpacked<CData/*6:0*/, 32> cva5_sim__DOT__translation;
    };
    struct {
        VlUnpacked<QData/*42:0*/, 16> cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram;
        VlUnpacked<IData/*31:0*/, 16> cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_phys_rs_addr;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_rs_wb_group;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT__retire_ids;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT__retire_ids_next;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__retire_port_valid;
        VlUnpacked<QData/*41:0*/, 2> cva5_sim__DOT__cpu__DOT__wb_packet;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids;
        VlUnpacked<QData/*41:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__id_block__wb_packet;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellout__decode_and_issue_block__decode_rs_wb_group;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellout__decode_and_issue_block__decode_phys_rs_addr;
        VlUnpacked<QData/*41:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__decode_rs_wb_group;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__decode_phys_rs_addr;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_port_valid;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__load_store_unit_block__retire_ids;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__gc_unit_block__retire_ids_next;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__gc_unit_block__retire_ids;
        VlUnpacked<QData/*41:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellout__writeback_block__wb_packet;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT____Vcellinp__gen_csrs__DOT__csr_unit_block__retire_ids;
        VlUnpacked<IData/*31:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table;
        VlUnpacked<IData/*31:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table;
        VlUnpacked<CData/*0:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__valid_fetch_addr_table;
        VlUnpacked<CData/*0:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table;
        VlUnpacked<CData/*5:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table;
        VlUnpacked<CData/*1:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_port_valid_next;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellout__id_waiting_for_writeback_toggle_mem_set__in_use;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__read_addr;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__toggle_addr;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__toggle;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_is_post_issue;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_ready_to_retire;
        VlUnpacked<CData/*2:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle_addr;
        VlUnpacked<CData/*0:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle;
        VlUnpacked<CData/*2:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___read_addr;
        VlUnpacked<VlUnpacked<CData/*0:0*/, 3>, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__read_data;
        VlUnpacked<CData/*0:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___in_use;
        VlUnpacked<CData/*0:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__0__KET____DOT__mem__read_data;
        VlUnpacked<CData/*2:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__0__KET____DOT__mem__read_id;
        VlUnpacked<CData/*0:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__1__KET____DOT__mem__read_data;
        VlUnpacked<CData/*2:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__1__KET____DOT__mem__read_id;
        VlUnpacked<CData/*0:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__2__KET____DOT__mem__read_data;
        VlUnpacked<CData/*2:0*/, 3> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__2__KET____DOT__mem__read_id;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data;
        VlUnpacked<CData/*2:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_id;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out;
        VlUnpacked<CData/*2:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT____Vcellinp__write_port__raddr;
        VlUnpacked<CData/*0:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data;
        VlUnpacked<CData/*2:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_id;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out;
        VlUnpacked<CData/*2:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT____Vcellinp__write_port__raddr;
        VlUnpacked<CData/*0:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data;
        VlUnpacked<CData/*2:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_id;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out;
        VlUnpacked<CData/*2:0*/, 4> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT____Vcellinp__write_port__raddr;
        VlUnpacked<CData/*0:0*/, 8> cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram;
        VlUnpacked<IData/*31:0*/, 1> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__unit_data_array;
    };
    struct {
        VlUnpacked<IData/*31:0*/, 4> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc_mux;
        VlUnpacked<CData/*4:0*/, 2> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg;
        VlUnpacked<IData/*31:0*/, 2> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__data_out;
        VlUnpacked<IData/*31:0*/, 3> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__output_array;
        VlUnpacked<IData/*31:0*/, 2> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg;
        VlUnpacked<SData/*14:0*/, 2> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_line;
        VlUnpacked<SData/*14:0*/, 512> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry;
        VlUnpacked<SData/*14:0*/, 512> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry;
        VlUnpacked<IData/*31:0*/, 2048> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram;
        VlUnpacked<IData/*31:0*/, 2048> cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram;
        VlUnpacked<CData/*4:0*/, 8> cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table;
        VlUnpacked<IData/*21:0*/, 512> cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram;
        VlUnpacked<IData/*21:0*/, 512> cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram;
        VlUnpacked<IData/*31:0*/, 512> cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram;
        VlUnpacked<IData/*31:0*/, 512> cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram;
        VlUnpacked<IData/*31:0*/, 8> cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram;
        VlUnpacked<CData/*2:0*/, 8> cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram;
        VlUnpacked<CData/*4:0*/, 3> cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_read_addr;
        VlUnpacked<CData/*6:0*/, 3> cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_read_data;
        VlUnpacked<CData/*6:0*/, 4> cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux;
        VlUnpacked<CData/*4:0*/, 4> cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_write_index_mux;
        VlUnpacked<CData/*6:0*/, 3> cva5_sim__DOT__cpu__DOT__renamer_block__DOT____Vcellout__spec_table_ram__ram_data_out;
        VlUnpacked<CData/*4:0*/, 3> cva5_sim__DOT__cpu__DOT__renamer_block__DOT____Vcellinp__spec_table_ram__raddr;
        VlUnpacked<CData/*5:0*/, 32> cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram;
        VlUnpacked<IData/*17:0*/, 32> cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram;
        VlUnpacked<CData/*6:0*/, 32> cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rs;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__vfu_uses_rs;
        VlUnpacked<CData/*4:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_addr;
        VlUnpacked<CData/*4:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs;
        VlUnpacked<CData/*2:0*/, 32> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr;
        VlUnpacked<VlUnpacked<IData/*31:0*/, 2>, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r;
        VlUnpacked<CData/*5:0*/, 4> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__inuse_read_addr;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__inuse;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellout__id_inuse_toggle_mem_set__in_use;
        VlUnpacked<CData/*5:0*/, 4> cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__read_addr;
        VlUnpacked<CData/*5:0*/, 3> cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle_addr;
        VlUnpacked<CData/*0:0*/, 3> cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass;
        VlUnpacked<VlUnpacked<IData/*31:0*/, 2>, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass_set;
        VlUnpacked<VlUnpacked<QData/*41:0*/, 2>, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r;
        VlUnpacked<VlUnpacked<IData/*31:0*/, 2>, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r;
        VlUnpacked<IData/*31:0*/, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellout__register_file_gen__BRA__0__KET____DOT__reg_group__data;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__register_file_gen__BRA__0__KET____DOT__reg_group__read_addr;
        VlUnpacked<IData/*31:0*/, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellout__register_file_gen__BRA__1__KET____DOT__reg_group__data;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__register_file_gen__BRA__1__KET____DOT__reg_group__read_addr;
        VlUnpacked<CData/*5:0*/, 4> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle;
        VlUnpacked<CData/*5:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___read_addr;
        VlUnpacked<VlUnpacked<CData/*0:0*/, 5>, 4> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__read_data;
        VlUnpacked<CData/*0:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___in_use;
        VlUnpacked<CData/*0:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__0__KET____DOT__mem__read_data;
        VlUnpacked<CData/*5:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__0__KET____DOT__mem__read_id;
        VlUnpacked<CData/*0:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__1__KET____DOT__mem__read_data;
        VlUnpacked<CData/*5:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__1__KET____DOT__mem__read_id;
        VlUnpacked<CData/*0:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__2__KET____DOT__mem__read_data;
        VlUnpacked<CData/*5:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__2__KET____DOT__mem__read_id;
        VlUnpacked<CData/*0:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellout__write_port_gen__BRA__3__KET____DOT__mem__read_data;
    };
    struct {
        VlUnpacked<CData/*5:0*/, 5> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT____Vcellinp__write_port_gen__BRA__3__KET____DOT__mem__read_id;
        VlUnpacked<CData/*0:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data;
        VlUnpacked<CData/*5:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_id;
        VlUnpacked<CData/*0:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out;
        VlUnpacked<CData/*5:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT____Vcellinp__write_port__raddr;
        VlUnpacked<CData/*0:0*/, 64> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram;
        VlUnpacked<CData/*0:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data;
        VlUnpacked<CData/*5:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_id;
        VlUnpacked<CData/*0:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out;
        VlUnpacked<CData/*5:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT____Vcellinp__write_port__raddr;
        VlUnpacked<CData/*0:0*/, 64> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram;
        VlUnpacked<CData/*0:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data;
        VlUnpacked<CData/*5:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_id;
        VlUnpacked<CData/*0:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out;
        VlUnpacked<CData/*5:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT____Vcellinp__write_port__raddr;
        VlUnpacked<CData/*0:0*/, 64> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram;
        VlUnpacked<CData/*0:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT___read_data;
        VlUnpacked<CData/*5:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT___read_id;
        VlUnpacked<CData/*0:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT____Vcellout__write_port__ram_data_out;
        VlUnpacked<CData/*5:0*/, 6> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT____Vcellinp__write_port__raddr;
        VlUnpacked<CData/*0:0*/, 64> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram;
        VlUnpacked<IData/*31:0*/, 64> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank;
        VlUnpacked<IData/*31:0*/, 64> cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank;
        VlUnpacked<IData/*31:0*/, 1> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_data_array;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_port_valid;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT____Vcellinp__lsq_block__retire_ids;
        VlUnpacked<CData/*0:0*/, 4> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sign_bit_data;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__retire_port_valid;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__sq_block__retire_ids;
        VlUnpacked<QData/*47:0*/, 8> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram;
        VlUnpacked<IData/*31:0*/, 4> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb;
        VlUnpacked<VlWide<3>/*71:0*/, 4> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry;
        VlUnpacked<CData/*1:0*/, 8> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids;
        VlUnpacked<CData/*1:0*/, 2> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_released_index;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_released;
        VlUnpacked<IData/*31:0*/, 1> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__ram_load_data;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg;
        VlUnpacked<SData/*14:0*/, 1> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_line_a;
        VlUnpacked<SData/*14:0*/, 1> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_line_b;
        VlUnpacked<SData/*14:0*/, 1024> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry;
        VlUnpacked<IData/*31:0*/, 4096> cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack;
        VlUnpacked<IData/*17:0*/, 2> cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id;
        VlUnpacked<QData/*35:0*/, 2> cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_phys_addr;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done;
        VlUnpacked<VlUnpacked<IData/*31:0*/, 6>, 2> cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_rd;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_sel;
        VlUnpacked<CData/*1:0*/, 4> cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__muxes;
        VlUnpacked<CData/*0:0*/, 32> cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__M_EXCEPTION_MASKING_ROM;
        VlUnpacked<CData/*0:0*/, 32> cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__M_INTERRUPT_MASKING_ROM;
        VlUnpacked<CData/*4:0*/, 8> cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interruput_code_table;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh;
        VlUnpacked<CData/*0:0*/, 2> cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid;
        VlUnpacked<CData/*2:0*/, 2> cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr;
        VlUnpacked<CData/*1:0*/, 8> cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__low_order_clz;
        VlUnpacked<CData/*1:0*/, 4> cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__upper_lower;
        VlUnpacked<CData/*1:0*/, 8> cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__dividend_clz_block__DOT__clz_low_table;
        VlUnpacked<CData/*1:0*/, 8> cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__low_order_clz;
        VlUnpacked<CData/*1:0*/, 4> cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__upper_lower;
        VlUnpacked<CData/*1:0*/, 8> cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divisor_clz_block__DOT__clz_low_table;
        VlUnpacked<CData/*0:0*/, 32> cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz;
        VlUnpacked<CData/*0:0*/, 32> cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set;
        VlUnpacked<CData/*0:0*/, 32> cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr;
    };
    struct {
        VlUnpacked<CData/*2:0*/, 4> cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off;
        VlUnpacked<QData/*63:0*/, 32> cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data;
        VlUnpacked<QData/*63:0*/, 8192> cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data;
        VlUnpacked<QData/*63:0*/, 4> cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vShift_mult_sew;
        VlUnpacked<QData/*63:0*/, 4> cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vShift_cmpl_sew;
        VlUnpacked<QData/*63:0*/, 4> cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s0_data;
        VlUnpacked<CData/*7:0*/, 4> cva5_sim__DOT__x_rvv_proc_main__DOT__gen_be_alu__DOT__avl_be_sew;
        VlUnpacked<VlWide<3>/*64:0*/, 2048> cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO;
        VlUnpacked<CData/*7:0*/, 4> cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT__vmask_sew;
        VlUnpacked<SData/*9:0*/, 8> cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg;
        VlUnpacked<CData/*1:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg;
        VlUnpacked<CData/*3:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg;
        VlUnpacked<CData/*4:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg;
        VlUnpacked<CData/*1:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg;
        VlUnpacked<CData/*3:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg;
        VlUnpacked<CData/*4:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg;
        VlUnpacked<CData/*1:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg;
        VlUnpacked<CData/*3:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg;
        VlUnpacked<CData/*4:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
        VlUnpacked<CData/*5:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg;
        VlUnpacked<CData/*1:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg;
        VlUnpacked<CData/*3:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg;
        VlUnpacked<CData/*4:0*/, 2> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
        VlUnpacked<QData/*63:0*/, 28> cva5_sim__DOT__stats_block__DOT__stat_count;
        VlUnpacked<QData/*63:0*/, 7> cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count;
        VlUnpacked<CData/*1:0*/, 7> cva5_sim__DOT__stats_block__DOT__instruction_mix_inc;
        VlUnpacked<QData/*41:0*/, 2> __Vsampled__TOP__cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit;
        VlUnpacked<CData/*0:0*/, 4> __Vm_traceActivity;
    };
    VlTriggerVec<5> __VstlTriggered;
    VlTriggerVec<5> __VicoTriggered;
    VlTriggerVec<5> __VactTriggered;
    VlTriggerVec<5> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vcva5_sim__Syms* const vlSymsp;

    // PARAMETERS
    static constexpr VlUnpacked<IData/*31:0*/, 2> cva5_sim__DOT__cpu__DOT__NUM_UNITS_PER_PORT = {{
        0x00000001U, 0x00000005U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> cva5_sim__DOT__cpu__DOT__writeback_block__DOT__NUM_UNITS = {{
        0x00000001U, 0x00000005U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> cva5_sim__DOT__cpu__DOT__writeback_block__DOT__CUMULATIVE_NUM_UNITS = {{
        0x00000000U, 0x00000001U
    }};

    // CONSTRUCTORS
    Vcva5_sim___024root(Vcva5_sim__Syms* symsp, const char* name);
    ~Vcva5_sim___024root();
    VL_UNCOPYABLE(Vcva5_sim___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
