Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 22:55:57 2024
| Host         : DESKTOP-00OOCNB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   173 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           31 |
| No           | No                    | Yes                    |              66 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           11 |
| Yes          | No                    | Yes                    |              43 |           14 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |               Enable Signal               |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  uart/genblk1[0].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[10].fDiv/clkDiv_reg_0 |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[8].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[3].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[4].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[2].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[7].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[5].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[6].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[15].fDiv/clkDiv_reg_0 |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[12].fDiv/clkDiv_reg_0 |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[13].fDiv/clkDiv_reg_0 |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[11].fDiv/clkDiv_reg_0 |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[14].fDiv/clkDiv_reg_0 |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[9].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[17].fDiv/clkDiv_reg_0 |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[1].fDiv/clkDiv_reg_0  |                                           |                                                    |                1 |              1 |         1.00 |
|  uart/genblk1[16].fDiv/clkDiv_reg_0 |                                           |                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | uart/transmitter/r_SM_Main[2]             |                                                    |                1 |              1 |         1.00 |
|  uart/fdivTarget/CLK                |                                           |                                                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                      | uart/receiver/waitReg[3]_i_1_n_0          |                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                      | vga/CLK                                   |                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                      | uart/receiver/r_Rx_Byte_reg[5]_0          | reset_IBUF                                         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                      | db_push/E[0]                              |                                                    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/sp/E[0]                               | reset_IBUF                                         |                3 |              7 |         2.33 |
|  vga/CLK                            |                                           | reset_IBUF                                         |                4 |             10 |         2.50 |
|  vga/CLK                            | vga/v_count_next_0                        | reset_IBUF                                         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                      | uart/transmitter/r_Clock_Count[0]_i_2_n_0 | uart/transmitter/FSM_sequential_r_SM_Main_reg[0]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | uart/receiver/r_Clock_Count[15]_i_1_n_0   |                                                    |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                      | db_push/q_next                            | reset_IBUF                                         |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                      |                                           |                                                    |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG                      |                                           | reset_IBUF                                         |               17 |             56 |         3.29 |
+-------------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


