//
// Copyright (c) 2015 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARDMAAPB_AON_H_INC_
#define ___ARDMAAPB_AON_H_INC_

// Register DMAAPB_AON_ORDER_CONFIG_0
#define DMAAPB_AON_ORDER_CONFIG_0                       _MK_ADDR_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_SECURE                        0x0
#define DMAAPB_AON_ORDER_CONFIG_0_SCR                   BR_SCR_0
#define DMAAPB_AON_ORDER_CONFIG_0_WORD_COUNT                    0x1
#define DMAAPB_AON_ORDER_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x31)
#define DMAAPB_AON_ORDER_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_ORDER_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_ORDER_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_SHIFT                  _MK_SHIFT_CONST(5)
#define DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_SHIFT)
#define DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_RANGE                  5:5
#define DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_WOFFSET                        0x0
#define DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_CH1_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ORDER_CONFIG_0_VQMC_SHIFT                    _MK_SHIFT_CONST(4)
#define DMAAPB_AON_ORDER_CONFIG_0_VQMC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_ORDER_CONFIG_0_VQMC_SHIFT)
#define DMAAPB_AON_ORDER_CONFIG_0_VQMC_RANGE                    4:4
#define DMAAPB_AON_ORDER_CONFIG_0_VQMC_WOFFSET                  0x0
#define DMAAPB_AON_ORDER_CONFIG_0_VQMC_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_VQMC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_VQMC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_VQMC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_SHIFT                 _MK_SHIFT_CONST(3)
#define DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_SHIFT)
#define DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_RANGE                 3:3
#define DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_WOFFSET                       0x0
#define DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_WRRDARB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ORDER_CONFIG_0_BER_SHIFT                     _MK_SHIFT_CONST(2)
#define DMAAPB_AON_ORDER_CONFIG_0_BER_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_ORDER_CONFIG_0_BER_SHIFT)
#define DMAAPB_AON_ORDER_CONFIG_0_BER_RANGE                     2:2
#define DMAAPB_AON_ORDER_CONFIG_0_BER_WOFFSET                   0x0
#define DMAAPB_AON_ORDER_CONFIG_0_BER_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_BER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_BER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_BER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ORDER_CONFIG_0_DRE_SHIFT                     _MK_SHIFT_CONST(1)
#define DMAAPB_AON_ORDER_CONFIG_0_DRE_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_ORDER_CONFIG_0_DRE_SHIFT)
#define DMAAPB_AON_ORDER_CONFIG_0_DRE_RANGE                     1:1
#define DMAAPB_AON_ORDER_CONFIG_0_DRE_WOFFSET                   0x0
#define DMAAPB_AON_ORDER_CONFIG_0_DRE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_DRE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_DRE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_DRE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ORDER_CONFIG_0_BEAD_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_ORDER_CONFIG_0_BEAD_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_ORDER_CONFIG_0_BEAD_SHIFT)
#define DMAAPB_AON_ORDER_CONFIG_0_BEAD_RANGE                    0:0
#define DMAAPB_AON_ORDER_CONFIG_0_BEAD_WOFFSET                  0x0
#define DMAAPB_AON_ORDER_CONFIG_0_BEAD_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_BEAD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ORDER_CONFIG_0_BEAD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ORDER_CONFIG_0_BEAD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_ERROR_CONFIG_0
#define DMAAPB_AON_ERROR_CONFIG_0                       _MK_ADDR_CONST(0x2c4)
#define DMAAPB_AON_ERROR_CONFIG_0_SECURE                        0x0
#define DMAAPB_AON_ERROR_CONFIG_0_SCR                   BR_SCR_0
#define DMAAPB_AON_ERROR_CONFIG_0_WORD_COUNT                    0x1
#define DMAAPB_AON_ERROR_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x5)
#define DMAAPB_AON_ERROR_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_ERROR_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_ERROR_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_ERROR_CONFIG_0_ERD_SHIFT                     _MK_SHIFT_CONST(4)
#define DMAAPB_AON_ERROR_CONFIG_0_ERD_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_ERROR_CONFIG_0_ERD_SHIFT)
#define DMAAPB_AON_ERROR_CONFIG_0_ERD_RANGE                     4:4
#define DMAAPB_AON_ERROR_CONFIG_0_ERD_WOFFSET                   0x0
#define DMAAPB_AON_ERROR_CONFIG_0_ERD_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_ERD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ERROR_CONFIG_0_ERD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_ERD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ERROR_CONFIG_0_AEC_SHIFT                     _MK_SHIFT_CONST(3)
#define DMAAPB_AON_ERROR_CONFIG_0_AEC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_ERROR_CONFIG_0_AEC_SHIFT)
#define DMAAPB_AON_ERROR_CONFIG_0_AEC_RANGE                     3:3
#define DMAAPB_AON_ERROR_CONFIG_0_AEC_WOFFSET                   0x0
#define DMAAPB_AON_ERROR_CONFIG_0_AEC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_AEC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ERROR_CONFIG_0_AEC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_AEC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ERROR_CONFIG_0_SLEC_SHIFT                    _MK_SHIFT_CONST(2)
#define DMAAPB_AON_ERROR_CONFIG_0_SLEC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_ERROR_CONFIG_0_SLEC_SHIFT)
#define DMAAPB_AON_ERROR_CONFIG_0_SLEC_RANGE                    2:2
#define DMAAPB_AON_ERROR_CONFIG_0_SLEC_WOFFSET                  0x0
#define DMAAPB_AON_ERROR_CONFIG_0_SLEC_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ERROR_CONFIG_0_SLEC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ERROR_CONFIG_0_SLEC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_SLEC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ERROR_CONFIG_0_FTC_SHIFT                     _MK_SHIFT_CONST(1)
#define DMAAPB_AON_ERROR_CONFIG_0_FTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_ERROR_CONFIG_0_FTC_SHIFT)
#define DMAAPB_AON_ERROR_CONFIG_0_FTC_RANGE                     1:1
#define DMAAPB_AON_ERROR_CONFIG_0_FTC_WOFFSET                   0x0
#define DMAAPB_AON_ERROR_CONFIG_0_FTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_FTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ERROR_CONFIG_0_FTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_FTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_ERROR_CONFIG_0_WTC_SHIFT                     _MK_SHIFT_CONST(0)
#define DMAAPB_AON_ERROR_CONFIG_0_WTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_ERROR_CONFIG_0_WTC_SHIFT)
#define DMAAPB_AON_ERROR_CONFIG_0_WTC_RANGE                     0:0
#define DMAAPB_AON_ERROR_CONFIG_0_WTC_WOFFSET                   0x0
#define DMAAPB_AON_ERROR_CONFIG_0_WTC_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ERROR_CONFIG_0_WTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_ERROR_CONFIG_0_WTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_CONFIG_0_WTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_TIMEOUT_TIMER_0
#define DMAAPB_AON_TIMEOUT_TIMER_0                      _MK_ADDR_CONST(0x2c8)
#define DMAAPB_AON_TIMEOUT_TIMER_0_SECURE                       0x0
#define DMAAPB_AON_TIMEOUT_TIMER_0_SCR                  BR_SCR_0
#define DMAAPB_AON_TIMEOUT_TIMER_0_WORD_COUNT                   0x1
#define DMAAPB_AON_TIMEOUT_TIMER_0_RESET_VAL                    _MK_MASK_CONST(0xffffff)
#define DMAAPB_AON_TIMEOUT_TIMER_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_TIMEOUT_TIMER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_TIMEOUT_TIMER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_TIMEOUT_TIMER_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_TIMEOUT_TIMER_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_TIMEOUT_TIMER_0_TV_SHIFT                     _MK_SHIFT_CONST(0)
#define DMAAPB_AON_TIMEOUT_TIMER_0_TV_FIELD                     _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_TIMEOUT_TIMER_0_TV_SHIFT)
#define DMAAPB_AON_TIMEOUT_TIMER_0_TV_RANGE                     31:0
#define DMAAPB_AON_TIMEOUT_TIMER_0_TV_WOFFSET                   0x0
#define DMAAPB_AON_TIMEOUT_TIMER_0_TV_DEFAULT                   _MK_MASK_CONST(0xffffff)
#define DMAAPB_AON_TIMEOUT_TIMER_0_TV_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_TIMEOUT_TIMER_0_TV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_TIMEOUT_TIMER_0_TV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_TIMEOUT_CONFIG_0
#define DMAAPB_AON_TIMEOUT_CONFIG_0                     _MK_ADDR_CONST(0x2cc)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_SECURE                      0x0
#define DMAAPB_AON_TIMEOUT_CONFIG_0_SCR                         BR_SCR_0
#define DMAAPB_AON_TIMEOUT_CONFIG_0_WORD_COUNT                  0x1
#define DMAAPB_AON_TIMEOUT_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_SHIFT                   _MK_SHIFT_CONST(1)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_FIELD                   _MK_FIELD_CONST(0x7, DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_SHIFT)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_RANGE                   3:1
#define DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_WOFFSET                 0x0
#define DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_DBR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_TIMEOUT_CONFIG_0_TE_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_TE_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_TIMEOUT_CONFIG_0_TE_SHIFT)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_TE_RANGE                    0:0
#define DMAAPB_AON_TIMEOUT_CONFIG_0_TE_WOFFSET                  0x0
#define DMAAPB_AON_TIMEOUT_CONFIG_0_TE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_TE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_TE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_TIMEOUT_CONFIG_0_TE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_CLK_OVR_ON_0
#define DMAAPB_AON_CLK_OVR_ON_0                 _MK_ADDR_CONST(0x2d0)
#define DMAAPB_AON_CLK_OVR_ON_0_SECURE                  0x0
#define DMAAPB_AON_CLK_OVR_ON_0_SCR                     BR_SCR_0
#define DMAAPB_AON_CLK_OVR_ON_0_WORD_COUNT                      0x1
#define DMAAPB_AON_CLK_OVR_ON_0_RESET_VAL                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CLK_OVR_ON_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CLK_OVR_ON_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CLK_OVR_ON_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CLK_OVR_ON_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CLK_OVR_ON_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_SHIFT                        _MK_SHIFT_CONST(0)
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_SHIFT)
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_RANGE                        0:0
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_WOFFSET                      0x0
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_DISABLE                      _MK_ENUM_CONST(0)
#define DMAAPB_AON_CLK_OVR_ON_0_DMAAPB_AON_ENABLE                       _MK_ENUM_CONST(1)


// Register DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0                   _MK_ADDR_CONST(0x2d4)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_SECURE                    0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_SCR                       BR_SCR_0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_WORD_COUNT                        0x1
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_RESET_VAL                         _MK_MASK_CONST(0x84210)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_RESET_MASK                        _MK_MASK_CONST(0xfffff)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_READ_MASK                         _MK_MASK_CONST(0xfffff)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_FIELD                 _MK_FIELD_CONST(0x1f, DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SHIFT)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_RANGE                 19:15
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_WOFFSET                       0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_DEFAULT                       _MK_MASK_CONST(0x10)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SHIFT                 _MK_SHIFT_CONST(10)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_FIELD                 _MK_FIELD_CONST(0x1f, DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SHIFT)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_RANGE                 14:10
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_WOFFSET                       0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_DEFAULT                       _MK_MASK_CONST(0x10)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SHIFT                 _MK_SHIFT_CONST(5)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_FIELD                 _MK_FIELD_CONST(0x1f, DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SHIFT)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_RANGE                 9:5
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_WOFFSET                       0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_DEFAULT                       _MK_MASK_CONST(0x10)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_FIELD                 _MK_FIELD_CONST(0x1f, DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SHIFT)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_RANGE                 4:0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_WOFFSET                       0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_DEFAULT                       _MK_MASK_CONST(0x10)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0                   _MK_ADDR_CONST(0x2d8)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_SECURE                    0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_SCR                       BR_SCR_0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_WORD_COUNT                        0x1
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_RESET_VAL                         _MK_MASK_CONST(0x820820)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_RESET_MASK                        _MK_MASK_CONST(0xffffff)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_READ_MASK                         _MK_MASK_CONST(0xffffff)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SHIFT                        _MK_SHIFT_CONST(18)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_FIELD                        _MK_FIELD_CONST(0x3f, DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SHIFT)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_RANGE                        23:18
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_WOFFSET                      0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_DEFAULT                      _MK_MASK_CONST(0x20)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SHIFT                        _MK_SHIFT_CONST(12)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_FIELD                        _MK_FIELD_CONST(0x3f, DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SHIFT)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_RANGE                        17:12
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_WOFFSET                      0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_DEFAULT                      _MK_MASK_CONST(0x20)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SHIFT                        _MK_SHIFT_CONST(6)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_FIELD                        _MK_FIELD_CONST(0x3f, DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SHIFT)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_RANGE                        11:6
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_WOFFSET                      0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_DEFAULT                      _MK_MASK_CONST(0x20)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SHIFT                        _MK_SHIFT_CONST(0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_FIELD                        _MK_FIELD_CONST(0x3f, DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SHIFT)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_RANGE                        5:0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_WOFFSET                      0x0
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_DEFAULT                      _MK_MASK_CONST(0x20)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0                   _MK_ADDR_CONST(0x2dc)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_SECURE                    0x0
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_SCR                       BR_SCR_0
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WORD_COUNT                        0x1
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RESET_VAL                         _MK_MASK_CONST(0x21088)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RESET_MASK                        _MK_MASK_CONST(0x3ffff)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_READ_MASK                         _MK_MASK_CONST(0x3ffff)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffff)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SHIFT                  _MK_SHIFT_CONST(13)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_FIELD                  _MK_FIELD_CONST(0x1f, DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SHIFT)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_RANGE                  17:13
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_WOFFSET                        0x0
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_DEFAULT                        _MK_MASK_CONST(0x10)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SHIFT                   _MK_SHIFT_CONST(8)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SHIFT)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_RANGE                   12:8
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_WOFFSET                 0x0
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SHIFT                 _MK_SHIFT_CONST(4)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_FIELD                 _MK_FIELD_CONST(0xf, DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SHIFT)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_RANGE                 7:4
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_WOFFSET                       0x0
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_DEFAULT                       _MK_MASK_CONST(0x8)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_FIELD                 _MK_FIELD_CONST(0xf, DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SHIFT)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_RANGE                 3:0
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_WOFFSET                       0x0
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_DEFAULT                       _MK_MASK_CONST(0x8)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_INTERRUPT_MASK_0
#define DMAAPB_AON_INTERRUPT_MASK_0                     _MK_ADDR_CONST(0x2e0)
#define DMAAPB_AON_INTERRUPT_MASK_0_SECURE                      0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_SCR                         BR_INTR_SCR_0
#define DMAAPB_AON_INTERRUPT_MASK_0_WORD_COUNT                  0x1
#define DMAAPB_AON_INTERRUPT_MASK_0_RESET_VAL                   _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_INTERRUPT_MASK_0_RESET_MASK                  _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_INTERRUPT_MASK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_READ_MASK                   _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_INTERRUPT_MASK_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_SHIFT                     _MK_SHIFT_CONST(20)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_RANGE                     20:20
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_SHIFT                     _MK_SHIFT_CONST(19)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_RANGE                     19:19
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_SHIFT                     _MK_SHIFT_CONST(18)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_RANGE                     18:18
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_ARFS_SHIFT                  _MK_SHIFT_CONST(17)
#define DMAAPB_AON_INTERRUPT_MASK_0_ARFS_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_ARFS_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_ARFS_RANGE                  17:17
#define DMAAPB_AON_INTERRUPT_MASK_0_ARFS_WOFFSET                        0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_ARFS_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_ARFS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_ARFS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_ARFS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_BFS_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_INTERRUPT_MASK_0_BFS_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_BFS_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_BFS_RANGE                   16:16
#define DMAAPB_AON_INTERRUPT_MASK_0_BFS_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_BFS_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_BFS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_BFS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_BFS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_UBT_SHIFT                   _MK_SHIFT_CONST(15)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBT_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_UBT_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBT_RANGE                   15:15
#define DMAAPB_AON_INTERRUPT_MASK_0_UBT_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_UBT_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_UBE_SHIFT                   _MK_SHIFT_CONST(14)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBE_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_UBE_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBE_RANGE                   14:14
#define DMAAPB_AON_INTERRUPT_MASK_0_UBE_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_UBE_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_UBS_SHIFT                   _MK_SHIFT_CONST(13)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBS_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_UBS_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBS_RANGE                   13:13
#define DMAAPB_AON_INTERRUPT_MASK_0_UBS_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_UBS_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_UBS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_UAT_SHIFT                   _MK_SHIFT_CONST(12)
#define DMAAPB_AON_INTERRUPT_MASK_0_UAT_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_UAT_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_UAT_RANGE                   12:12
#define DMAAPB_AON_INTERRUPT_MASK_0_UAT_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_UAT_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_UAT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_UAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_UAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_RANGE                     11:11
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH2DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_SHIFT                     _MK_SHIFT_CONST(10)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_RANGE                     10:10
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH1DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_SHIFT                     _MK_SHIFT_CONST(9)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_RANGE                     9:9
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_CH0DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_RANGE                       8:8
#define DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_WOFFSET                     0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_WRFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_RANGE                       7:7
#define DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_WOFFSET                     0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_RDFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_ERBF_SHIFT                  _MK_SHIFT_CONST(5)
#define DMAAPB_AON_INTERRUPT_MASK_0_ERBF_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_ERBF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_ERBF_RANGE                  5:5
#define DMAAPB_AON_INTERRUPT_MASK_0_ERBF_WOFFSET                        0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_ERBF_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_ERBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_ERBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_ERBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_SLV_SHIFT                   _MK_SHIFT_CONST(3)
#define DMAAPB_AON_INTERRUPT_MASK_0_SLV_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_SLV_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_SLV_RANGE                   3:3
#define DMAAPB_AON_INTERRUPT_MASK_0_SLV_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_SLV_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_SLV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_SLV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_SLV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_TIM_SHIFT                   _MK_SHIFT_CONST(2)
#define DMAAPB_AON_INTERRUPT_MASK_0_TIM_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_TIM_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_TIM_RANGE                   2:2
#define DMAAPB_AON_INTERRUPT_MASK_0_TIM_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_TIM_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_TIM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_TIM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_TIM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_SHIFT                        _MK_SHIFT_CONST(1)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_RANGE                        1:1
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_WOFFSET                      0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFOF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_SHIFT)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_RANGE                       0:0
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_WOFFSET                     0x0
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_MASK_0_SFIFONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_INTERRUPT_STATUS_0
#define DMAAPB_AON_INTERRUPT_STATUS_0                   _MK_ADDR_CONST(0x2e4)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SECURE                    0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_SCR                       BR_INTR_SCR_0
#define DMAAPB_AON_INTERRUPT_STATUS_0_WORD_COUNT                        0x1
#define DMAAPB_AON_INTERRUPT_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_INTERRUPT_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT                   _MK_SHIFT_CONST(20)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_RANGE                   20:20
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT                   _MK_SHIFT_CONST(19)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_RANGE                   19:19
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT                   _MK_SHIFT_CONST(18)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_RANGE                   18:18
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_SHIFT                        _MK_SHIFT_CONST(17)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_RANGE                        17:17
#define DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_WOFFSET                      0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_BFS_SHIFT                 _MK_SHIFT_CONST(16)
#define DMAAPB_AON_INTERRUPT_STATUS_0_BFS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_BFS_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_BFS_RANGE                 16:16
#define DMAAPB_AON_INTERRUPT_STATUS_0_BFS_WOFFSET                       0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_BFS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_BFS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_BFS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_BFS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_UBT_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBT_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_UBT_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBT_RANGE                 15:15
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBT_WOFFSET                       0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBT_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_UBE_SHIFT                 _MK_SHIFT_CONST(14)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_UBE_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBE_RANGE                 14:14
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBE_WOFFSET                       0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_UBS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_UBS_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBS_RANGE                 13:13
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBS_WOFFSET                       0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_UAT_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UAT_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_UAT_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UAT_RANGE                 12:12
#define DMAAPB_AON_INTERRUPT_STATUS_0_UAT_WOFFSET                       0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_UAT_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UAT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_UAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT                   _MK_SHIFT_CONST(11)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_RANGE                   11:11
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT                   _MK_SHIFT_CONST(10)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_RANGE                   10:10
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_RANGE                   9:9
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_WOFFSET                 0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_SHIFT                     _MK_SHIFT_CONST(8)
#define DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_RANGE                     8:8
#define DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_SHIFT                     _MK_SHIFT_CONST(7)
#define DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_RANGE                     7:7
#define DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_SHIFT                        _MK_SHIFT_CONST(5)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_RANGE                        5:5
#define DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_WOFFSET                      0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_SLV_SHIFT                 _MK_SHIFT_CONST(3)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SLV_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_SLV_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SLV_RANGE                 3:3
#define DMAAPB_AON_INTERRUPT_STATUS_0_SLV_WOFFSET                       0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_SLV_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SLV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SLV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SLV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_TIM_SHIFT                 _MK_SHIFT_CONST(2)
#define DMAAPB_AON_INTERRUPT_STATUS_0_TIM_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_TIM_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_TIM_RANGE                 2:2
#define DMAAPB_AON_INTERRUPT_STATUS_0_TIM_WOFFSET                       0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_TIM_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_TIM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_TIM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_TIM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_RANGE                      1:1
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_WOFFSET                    0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_SHIFT                     _MK_SHIFT_CONST(0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_SHIFT)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_RANGE                     0:0
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_WOFFSET                   0x0
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_RAW_INTERRUPT_STATUS_0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0                       _MK_ADDR_CONST(0x2e8)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SECURE                        0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SCR                   BR_INTR_SCR_0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WORD_COUNT                    0x1
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_RANGE                       20:20
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_WOFFSET                     0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_RANGE                       19:19
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_WOFFSET                     0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_RANGE                       18:18
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_WOFFSET                     0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_SHIFT                    _MK_SHIFT_CONST(17)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_RANGE                    17:17
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_WOFFSET                  0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_SHIFT                     _MK_SHIFT_CONST(16)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_RANGE                     16:16
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_WOFFSET                   0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_BFS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_SHIFT                     _MK_SHIFT_CONST(15)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_RANGE                     15:15
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_WOFFSET                   0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_SHIFT                     _MK_SHIFT_CONST(14)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_RANGE                     14:14
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_WOFFSET                   0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_SHIFT                     _MK_SHIFT_CONST(13)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_RANGE                     13:13
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_WOFFSET                   0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_SHIFT                     _MK_SHIFT_CONST(12)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_RANGE                     12:12
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_WOFFSET                   0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_UAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_RANGE                       11:11
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_WOFFSET                     0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_RANGE                       10:10
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_WOFFSET                     0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_RANGE                       9:9
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_WOFFSET                     0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_RANGE                 8:8
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_WOFFSET                       0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_RANGE                 7:7
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_WOFFSET                       0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_SHIFT                    _MK_SHIFT_CONST(5)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_RANGE                    5:5
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_WOFFSET                  0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_SHIFT                     _MK_SHIFT_CONST(3)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_RANGE                     3:3
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_WOFFSET                   0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SLV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_SHIFT                     _MK_SHIFT_CONST(2)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_RANGE                     2:2
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_WOFFSET                   0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_TIM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_SHIFT                  _MK_SHIFT_CONST(1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_RANGE                  1:1
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_WOFFSET                        0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_SHIFT)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_RANGE                 0:0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_WOFFSET                       0x0
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_RAW_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_ERROR_STATUS_0
#define DMAAPB_AON_ERROR_STATUS_0                       _MK_ADDR_CONST(0x2ec)
#define DMAAPB_AON_ERROR_STATUS_0_SECURE                        0x0
#define DMAAPB_AON_ERROR_STATUS_0_SCR                   BR_SCR_0
#define DMAAPB_AON_ERROR_STATUS_0_WORD_COUNT                    0x1
#define DMAAPB_AON_ERROR_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_ERROR_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_ERROR_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_ERROR_STATUS_0_ERSTS_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_ERROR_STATUS_0_ERSTS_FIELD                   _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_ERROR_STATUS_0_ERSTS_SHIFT)
#define DMAAPB_AON_ERROR_STATUS_0_ERSTS_RANGE                   31:0
#define DMAAPB_AON_ERROR_STATUS_0_ERSTS_WOFFSET                 0x0
#define DMAAPB_AON_ERROR_STATUS_0_ERSTS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_STATUS_0_ERSTS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_ERROR_STATUS_0_ERSTS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_ERROR_STATUS_0_ERSTS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIFO_STATUS1_0
#define DMAAPB_AON_FIFO_STATUS1_0                       _MK_ADDR_CONST(0x2f0)
#define DMAAPB_AON_FIFO_STATUS1_0_SECURE                        0x0
#define DMAAPB_AON_FIFO_STATUS1_0_SCR                   BR_SCR_0
#define DMAAPB_AON_FIFO_STATUS1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_FIFO_STATUS1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_RESET_MASK                    _MK_MASK_CONST(0xfffff)
#define DMAAPB_AON_FIFO_STATUS1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_READ_MASK                     _MK_MASK_CONST(0xfffff)
#define DMAAPB_AON_FIFO_STATUS1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_SHIFT                      _MK_SHIFT_CONST(15)
#define DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_FIELD                      _MK_FIELD_CONST(0x1f, DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_RANGE                      19:15
#define DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_WOFFSET                    0x0
#define DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH3_REQ_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_FIELD                      _MK_FIELD_CONST(0x1f, DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_RANGE                      14:10
#define DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_WOFFSET                    0x0
#define DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH2_REQ_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_FIELD                      _MK_FIELD_CONST(0x1f, DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_RANGE                      9:5
#define DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_WOFFSET                    0x0
#define DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH1_REQ_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_FIELD                      _MK_FIELD_CONST(0x1f, DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_RANGE                      4:0
#define DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_WOFFSET                    0x0
#define DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS1_0_CH0_REQ_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIFO_STATUS2_0
#define DMAAPB_AON_FIFO_STATUS2_0                       _MK_ADDR_CONST(0x2f4)
#define DMAAPB_AON_FIFO_STATUS2_0_SECURE                        0x0
#define DMAAPB_AON_FIFO_STATUS2_0_SCR                   BR_SCR_0
#define DMAAPB_AON_FIFO_STATUS2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_FIFO_STATUS2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_RESET_MASK                    _MK_MASK_CONST(0xffffff)
#define DMAAPB_AON_FIFO_STATUS2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define DMAAPB_AON_FIFO_STATUS2_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_FIELD                    _MK_FIELD_CONST(0x3f, DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_RANGE                    23:18
#define DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_WOFFSET                  0x0
#define DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH3_WDATA_FS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_FIELD                    _MK_FIELD_CONST(0x3f, DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_RANGE                    17:12
#define DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_WOFFSET                  0x0
#define DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH2_WDATA_FS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_FIELD                    _MK_FIELD_CONST(0x3f, DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_RANGE                    11:6
#define DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_WOFFSET                  0x0
#define DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH1_WDATA_FS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_FIELD                    _MK_FIELD_CONST(0x3f, DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_RANGE                    5:0
#define DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_WOFFSET                  0x0
#define DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS2_0_CH0_WDATA_FS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIFO_STATUS3_0
#define DMAAPB_AON_FIFO_STATUS3_0                       _MK_ADDR_CONST(0x2f8)
#define DMAAPB_AON_FIFO_STATUS3_0_SECURE                        0x0
#define DMAAPB_AON_FIFO_STATUS3_0_SCR                   BR_SCR_0
#define DMAAPB_AON_FIFO_STATUS3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_FIFO_STATUS3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_RESET_MASK                    _MK_MASK_CONST(0x3ffff)
#define DMAAPB_AON_FIFO_STATUS3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_READ_MASK                     _MK_MASK_CONST(0x3ffff)
#define DMAAPB_AON_FIFO_STATUS3_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_SHIFT                        _MK_SHIFT_CONST(13)
#define DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_RANGE                        17:13
#define DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_WOFFSET                      0x0
#define DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_ERROR_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_FIELD                 _MK_FIELD_CONST(0x1f, DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_RANGE                 12:8
#define DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_WOFFSET                       0x0
#define DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_EACK_FS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_FIELD                      _MK_FIELD_CONST(0xf, DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_RANGE                      7:4
#define DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_WOFFSET                    0x0
#define DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_WR_RESP_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_FIELD                      _MK_FIELD_CONST(0xf, DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_SHIFT)
#define DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_RANGE                      3:0
#define DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_WOFFSET                    0x0
#define DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIFO_STATUS3_0_RD_RESP_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_CYA_0
#define DMAAPB_AON_CYA_0                        _MK_ADDR_CONST(0x400)
#define DMAAPB_AON_CYA_0_SECURE                         0x0
#define DMAAPB_AON_CYA_0_SCR                    BR_SCR_0
#define DMAAPB_AON_CYA_0_WORD_COUNT                     0x1
#define DMAAPB_AON_CYA_0_RESET_VAL                      _MK_MASK_CONST(0xaaaaaa9a)
#define DMAAPB_AON_CYA_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_CYA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_CYA_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_CYA_0_SPARE_BITS_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_CYA_0_SPARE_BITS_FIELD                       _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_CYA_0_SPARE_BITS_SHIFT)
#define DMAAPB_AON_CYA_0_SPARE_BITS_RANGE                       31:6
#define DMAAPB_AON_CYA_0_SPARE_BITS_WOFFSET                     0x0
#define DMAAPB_AON_CYA_0_SPARE_BITS_DEFAULT                     _MK_MASK_CONST(0x2aaaaaa)
#define DMAAPB_AON_CYA_0_SPARE_BITS_DEFAULT_MASK                        _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_CYA_0_SPARE_BITS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_SPARE_BITS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_SHIFT)
#define DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_RANGE                  5:5
#define DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_WOFFSET                        0x0
#define DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_SLEC1B2B_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CYA_0_FC_ENABLE_CH3_SHIFT                    _MK_SHIFT_CONST(4)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH3_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_CYA_0_FC_ENABLE_CH3_SHIFT)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH3_RANGE                    4:4
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH3_WOFFSET                  0x0
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH3_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CYA_0_FC_ENABLE_CH2_SHIFT                    _MK_SHIFT_CONST(3)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_CYA_0_FC_ENABLE_CH2_SHIFT)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH2_RANGE                    3:3
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH2_WOFFSET                  0x0
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH2_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CYA_0_FC_ENABLE_CH1_SHIFT                    _MK_SHIFT_CONST(2)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_CYA_0_FC_ENABLE_CH1_SHIFT)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH1_RANGE                    2:2
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH1_WOFFSET                  0x0
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CYA_0_FC_ENABLE_CH0_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH0_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_CYA_0_FC_ENABLE_CH0_SHIFT)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH0_RANGE                    1:1
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH0_WOFFSET                  0x0
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH0_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_FC_ENABLE_CH0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_CYA_0_VC_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define DMAAPB_AON_CYA_0_VC_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_AON_CYA_0_VC_ENABLE_SHIFT)
#define DMAAPB_AON_CYA_0_VC_ENABLE_RANGE                        0:0
#define DMAAPB_AON_CYA_0_VC_ENABLE_WOFFSET                      0x0
#define DMAAPB_AON_CYA_0_VC_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_VC_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_CYA_0_VC_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_CYA_0_VC_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FC_DELAY_CONFIG_0
#define DMAAPB_AON_FC_DELAY_CONFIG_0                    _MK_ADDR_CONST(0x404)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_SECURE                     0x0
#define DMAAPB_AON_FC_DELAY_CONFIG_0_SCR                        BR_SCR_0
#define DMAAPB_AON_FC_DELAY_CONFIG_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FC_DELAY_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x5)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_FIELD                        _MK_FIELD_CONST(0xf, DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_SHIFT)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_RANGE                        3:0
#define DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_WOFFSET                      0x0
#define DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x5)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FC_DELAY_CONFIG_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0                    _MK_ADDR_CONST(0x4)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_SCR                        FIREWALL_SCR_0_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0                    _MK_ADDR_CONST(0x8)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_SCR                        FIREWALL_SCR_1_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0                    _MK_ADDR_CONST(0xc)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_SCR                        FIREWALL_SCR_2_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0                    _MK_ADDR_CONST(0x10)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_SCR                        FIREWALL_SCR_3_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0                    _MK_ADDR_CONST(0x14)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_SCR                        FIREWALL_SCR_4_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0                    _MK_ADDR_CONST(0x18)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_SCR                        FIREWALL_SCR_5_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0                    _MK_ADDR_CONST(0x1c)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_SCR                        FIREWALL_SCR_6_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0                    _MK_ADDR_CONST(0x20)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_SCR                        FIREWALL_SCR_7_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0                    _MK_ADDR_CONST(0x24)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_SCR                        FIREWALL_SCR_8_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0                    _MK_ADDR_CONST(0x28)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_SCR                        FIREWALL_SCR_9_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_RANGE                    31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0_BASE_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0                   _MK_ADDR_CONST(0x2c)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_SCR                       FIREWALL_SCR_10_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_RANGE                   31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0                   _MK_ADDR_CONST(0x30)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_SCR                       FIREWALL_SCR_11_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_RANGE                   31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0                   _MK_ADDR_CONST(0x34)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_SCR                       FIREWALL_SCR_12_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_RANGE                   31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0                   _MK_ADDR_CONST(0x38)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_SCR                       FIREWALL_SCR_13_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_RANGE                   31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0                   _MK_ADDR_CONST(0x3c)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_SCR                       FIREWALL_SCR_14_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_RANGE                   31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0                   _MK_ADDR_CONST(0x40)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_SCR                       FIREWALL_SCR_15_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_RANGE                   31:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0_BASE_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0                    _MK_ADDR_CONST(0x44)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_SCR                        FIREWALL_SCR_0_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0                    _MK_ADDR_CONST(0x48)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_SCR                        FIREWALL_SCR_1_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0                    _MK_ADDR_CONST(0x4c)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_SCR                        FIREWALL_SCR_2_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0                    _MK_ADDR_CONST(0x50)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_SCR                        FIREWALL_SCR_3_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0                    _MK_ADDR_CONST(0x54)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_SCR                        FIREWALL_SCR_4_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0                    _MK_ADDR_CONST(0x58)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_SCR                        FIREWALL_SCR_5_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0                    _MK_ADDR_CONST(0x5c)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_SCR                        FIREWALL_SCR_6_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0                    _MK_ADDR_CONST(0x60)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_SCR                        FIREWALL_SCR_7_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0                    _MK_ADDR_CONST(0x64)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_SCR                        FIREWALL_SCR_8_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0                    _MK_ADDR_CONST(0x68)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_SECURE                     0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_SCR                        FIREWALL_SCR_9_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_WORD_COUNT                         0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_RESET_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_READ_MASK                  _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_SHIFT                     _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_RANGE                     26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_WOFFSET                   0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_ADDR_LCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_FIELD                    _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_RANGE                    25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0_OFST_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0                   _MK_ADDR_CONST(0x6c)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_SCR                       FIREWALL_SCR_10_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_RESET_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_READ_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_SHIFT                    _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_RANGE                    26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_ADDR_LCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_FIELD                   _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_RANGE                   25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0_OFST_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0                   _MK_ADDR_CONST(0x70)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_SCR                       FIREWALL_SCR_11_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_RESET_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_READ_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_SHIFT                    _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_RANGE                    26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_ADDR_LCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_FIELD                   _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_RANGE                   25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0_OFST_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0                   _MK_ADDR_CONST(0x74)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_SCR                       FIREWALL_SCR_12_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_RESET_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_READ_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_SHIFT                    _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_RANGE                    26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_ADDR_LCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_FIELD                   _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_RANGE                   25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0_OFST_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0                   _MK_ADDR_CONST(0x78)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_SCR                       FIREWALL_SCR_13_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_RESET_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_READ_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_SHIFT                    _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_RANGE                    26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_ADDR_LCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_FIELD                   _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_RANGE                   25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0_OFST_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0                   _MK_ADDR_CONST(0x7c)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_SCR                       FIREWALL_SCR_14_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_RESET_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_READ_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_SHIFT                    _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_RANGE                    26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_ADDR_LCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_FIELD                   _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_RANGE                   25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0_OFST_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0                   _MK_ADDR_CONST(0x80)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_SECURE                    0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_SCR                       FIREWALL_SCR_15_0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_WORD_COUNT                        0x1
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_RESET_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_READ_MASK                         _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_SHIFT                    _MK_SHIFT_CONST(26)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_RANGE                    26:26
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_WOFFSET                  0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_ADDR_LCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_FIELD                   _MK_FIELD_CONST(0x3ffffff, DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_SHIFT)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_RANGE                   25:0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_WOFFSET                 0x0
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0_OFST_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_0_0
#define DMAAPB_AON_SECURITY_BITMASK_0_0                 _MK_ADDR_CONST(0x84)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SCR                     FIREWALL_SCR_0_0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_0_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_1_0
#define DMAAPB_AON_SECURITY_BITMASK_1_0                 _MK_ADDR_CONST(0x88)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SCR                     FIREWALL_SCR_1_0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_1_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_2_0
#define DMAAPB_AON_SECURITY_BITMASK_2_0                 _MK_ADDR_CONST(0x8c)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SCR                     FIREWALL_SCR_2_0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_2_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_3_0
#define DMAAPB_AON_SECURITY_BITMASK_3_0                 _MK_ADDR_CONST(0x90)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SCR                     FIREWALL_SCR_3_0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_3_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_3_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_4_0
#define DMAAPB_AON_SECURITY_BITMASK_4_0                 _MK_ADDR_CONST(0x94)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SCR                     FIREWALL_SCR_4_0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_4_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_4_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_5_0
#define DMAAPB_AON_SECURITY_BITMASK_5_0                 _MK_ADDR_CONST(0x98)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SCR                     FIREWALL_SCR_5_0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_5_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_5_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_6_0
#define DMAAPB_AON_SECURITY_BITMASK_6_0                 _MK_ADDR_CONST(0x9c)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SCR                     FIREWALL_SCR_6_0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_6_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_6_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_7_0
#define DMAAPB_AON_SECURITY_BITMASK_7_0                 _MK_ADDR_CONST(0xa0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SCR                     FIREWALL_SCR_7_0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_7_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_7_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_8_0
#define DMAAPB_AON_SECURITY_BITMASK_8_0                 _MK_ADDR_CONST(0xa4)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SCR                     FIREWALL_SCR_8_0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_8_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_8_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_9_0
#define DMAAPB_AON_SECURITY_BITMASK_9_0                 _MK_ADDR_CONST(0xa8)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SECURE                  0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SCR                     FIREWALL_SCR_9_0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_WORD_COUNT                      0x1
#define DMAAPB_AON_SECURITY_BITMASK_9_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_SHIFT                   _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_RANGE                   30:30
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_LCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_RANGE                   29:29
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_WEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_SHIFT                   _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_RANGE                   28:28
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_SEC_REN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_RANGE                   27:24
#define DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_WOFFSET                 0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_MSTR_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_SHIFT                       _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_RANGE                       23:23
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_SHIFT                       _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_RANGE                       22:22
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_SHIFT                       _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_RANGE                       21:21
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_SHIFT                       _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_RANGE                       20:20
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_SHIFT                       _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_RANGE                       19:19
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_RANGE                       18:18
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_RANGE                       17:17
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_RANGE                       16:16
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_PR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_RANGE                       15:15
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_RANGE                       14:14
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_RANGE                       13:13
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_RANGE                       12:12
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_SHIFT                       _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_RANGE                       11:11
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_SHIFT                       _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_RANGE                       10:10
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_RANGE                       9:9
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_RANGE                       8:8
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_RANGE                       7:7
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_RANGE                       6:6
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G6R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_RANGE                       5:5
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G5R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_RANGE                       4:4
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G4R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_RANGE                       3:3
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G3R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_RANGE                       2:2
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G2R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_RANGE                       1:1
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G1R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_RANGE                       0:0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_WOFFSET                     0x0
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_9_0_G0R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_10_0
#define DMAAPB_AON_SECURITY_BITMASK_10_0                        _MK_ADDR_CONST(0xac)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SECURE                         0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SCR                    FIREWALL_SCR_10_0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_WORD_COUNT                     0x1
#define DMAAPB_AON_SECURITY_BITMASK_10_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_RESET_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_READ_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_WRITE_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_SHIFT                  _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_RANGE                  30:30
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_LCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_SHIFT                  _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_RANGE                  29:29
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_WEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_SHIFT                  _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_RANGE                  28:28
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_SEC_REN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_SHIFT                  _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_FIELD                  _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_RANGE                  27:24
#define DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_MSTR_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_RANGE                      23:23
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_RANGE                      22:22
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_RANGE                      21:21
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_SHIFT                      _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_RANGE                      20:20
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_RANGE                      19:19
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_SHIFT                      _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_RANGE                      18:18
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_SHIFT                      _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_RANGE                      17:17
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_SHIFT                      _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_RANGE                      16:16
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_PR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_SHIFT                      _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_RANGE                      15:15
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_SHIFT                      _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_RANGE                      14:14
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_SHIFT                      _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_RANGE                      13:13
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_RANGE                      12:12
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_SHIFT                      _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_RANGE                      11:11
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_RANGE                      10:10
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_SHIFT                      _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_RANGE                      9:9
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_SHIFT                      _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_RANGE                      8:8
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_SHIFT                      _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_RANGE                      7:7
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G7R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_SHIFT                      _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_RANGE                      6:6
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G6R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_RANGE                      5:5
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G5R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_RANGE                      4:4
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G4R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_RANGE                      3:3
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G3R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_RANGE                      2:2
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_RANGE                      1:1
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G1R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_RANGE                      0:0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_10_0_G0R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_11_0
#define DMAAPB_AON_SECURITY_BITMASK_11_0                        _MK_ADDR_CONST(0xb0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SECURE                         0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SCR                    FIREWALL_SCR_11_0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_WORD_COUNT                     0x1
#define DMAAPB_AON_SECURITY_BITMASK_11_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_RESET_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_READ_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_WRITE_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_SHIFT                  _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_RANGE                  30:30
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_LCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_SHIFT                  _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_RANGE                  29:29
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_WEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_SHIFT                  _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_RANGE                  28:28
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_SEC_REN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_SHIFT                  _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_FIELD                  _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_RANGE                  27:24
#define DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_MSTR_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_RANGE                      23:23
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_RANGE                      22:22
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_RANGE                      21:21
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_SHIFT                      _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_RANGE                      20:20
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_RANGE                      19:19
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_SHIFT                      _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_RANGE                      18:18
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_SHIFT                      _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_RANGE                      17:17
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_SHIFT                      _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_RANGE                      16:16
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_PR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_SHIFT                      _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_RANGE                      15:15
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_SHIFT                      _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_RANGE                      14:14
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_SHIFT                      _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_RANGE                      13:13
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_RANGE                      12:12
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_SHIFT                      _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_RANGE                      11:11
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_RANGE                      10:10
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_SHIFT                      _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_RANGE                      9:9
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_SHIFT                      _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_RANGE                      8:8
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_SHIFT                      _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_RANGE                      7:7
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G7R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_SHIFT                      _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_RANGE                      6:6
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G6R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_RANGE                      5:5
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G5R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_RANGE                      4:4
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G4R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_RANGE                      3:3
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G3R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_RANGE                      2:2
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_RANGE                      1:1
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G1R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_RANGE                      0:0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_11_0_G0R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_12_0
#define DMAAPB_AON_SECURITY_BITMASK_12_0                        _MK_ADDR_CONST(0xb4)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SECURE                         0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SCR                    FIREWALL_SCR_12_0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_WORD_COUNT                     0x1
#define DMAAPB_AON_SECURITY_BITMASK_12_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_RESET_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_READ_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_WRITE_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_SHIFT                  _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_RANGE                  30:30
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_LCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_SHIFT                  _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_RANGE                  29:29
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_WEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_SHIFT                  _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_RANGE                  28:28
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_SEC_REN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_SHIFT                  _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_FIELD                  _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_RANGE                  27:24
#define DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_MSTR_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_RANGE                      23:23
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_RANGE                      22:22
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_RANGE                      21:21
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_SHIFT                      _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_RANGE                      20:20
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_RANGE                      19:19
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_SHIFT                      _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_RANGE                      18:18
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_SHIFT                      _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_RANGE                      17:17
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_SHIFT                      _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_RANGE                      16:16
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_PR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_SHIFT                      _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_RANGE                      15:15
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_SHIFT                      _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_RANGE                      14:14
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_SHIFT                      _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_RANGE                      13:13
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_RANGE                      12:12
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_SHIFT                      _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_RANGE                      11:11
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_RANGE                      10:10
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_SHIFT                      _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_RANGE                      9:9
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_SHIFT                      _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_RANGE                      8:8
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_SHIFT                      _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_RANGE                      7:7
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G7R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_SHIFT                      _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_RANGE                      6:6
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G6R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_RANGE                      5:5
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G5R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_RANGE                      4:4
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G4R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_RANGE                      3:3
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G3R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_RANGE                      2:2
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_RANGE                      1:1
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G1R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_RANGE                      0:0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_12_0_G0R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_13_0
#define DMAAPB_AON_SECURITY_BITMASK_13_0                        _MK_ADDR_CONST(0xb8)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SECURE                         0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SCR                    FIREWALL_SCR_13_0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_WORD_COUNT                     0x1
#define DMAAPB_AON_SECURITY_BITMASK_13_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_RESET_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_READ_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_WRITE_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_SHIFT                  _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_RANGE                  30:30
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_LCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_SHIFT                  _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_RANGE                  29:29
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_WEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_SHIFT                  _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_RANGE                  28:28
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_SEC_REN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_SHIFT                  _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_FIELD                  _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_RANGE                  27:24
#define DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_MSTR_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_RANGE                      23:23
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_RANGE                      22:22
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_RANGE                      21:21
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_SHIFT                      _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_RANGE                      20:20
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_RANGE                      19:19
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_SHIFT                      _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_RANGE                      18:18
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_SHIFT                      _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_RANGE                      17:17
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_SHIFT                      _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_RANGE                      16:16
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_PR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_SHIFT                      _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_RANGE                      15:15
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_SHIFT                      _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_RANGE                      14:14
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_SHIFT                      _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_RANGE                      13:13
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_RANGE                      12:12
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_SHIFT                      _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_RANGE                      11:11
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_RANGE                      10:10
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_SHIFT                      _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_RANGE                      9:9
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_SHIFT                      _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_RANGE                      8:8
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_SHIFT                      _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_RANGE                      7:7
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G7R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_SHIFT                      _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_RANGE                      6:6
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G6R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_RANGE                      5:5
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G5R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_RANGE                      4:4
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G4R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_RANGE                      3:3
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G3R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_RANGE                      2:2
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_RANGE                      1:1
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G1R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_RANGE                      0:0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_13_0_G0R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_14_0
#define DMAAPB_AON_SECURITY_BITMASK_14_0                        _MK_ADDR_CONST(0xbc)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SECURE                         0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SCR                    FIREWALL_SCR_14_0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_WORD_COUNT                     0x1
#define DMAAPB_AON_SECURITY_BITMASK_14_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_RESET_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_READ_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_WRITE_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_SHIFT                  _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_RANGE                  30:30
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_LCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_SHIFT                  _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_RANGE                  29:29
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_WEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_SHIFT                  _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_RANGE                  28:28
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_SEC_REN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_SHIFT                  _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_FIELD                  _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_RANGE                  27:24
#define DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_MSTR_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_RANGE                      23:23
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_RANGE                      22:22
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_RANGE                      21:21
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_SHIFT                      _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_RANGE                      20:20
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_RANGE                      19:19
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_SHIFT                      _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_RANGE                      18:18
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_SHIFT                      _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_RANGE                      17:17
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_SHIFT                      _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_RANGE                      16:16
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_PR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_SHIFT                      _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_RANGE                      15:15
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_SHIFT                      _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_RANGE                      14:14
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_SHIFT                      _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_RANGE                      13:13
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_RANGE                      12:12
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_SHIFT                      _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_RANGE                      11:11
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_RANGE                      10:10
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_SHIFT                      _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_RANGE                      9:9
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_SHIFT                      _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_RANGE                      8:8
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_SHIFT                      _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_RANGE                      7:7
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G7R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_SHIFT                      _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_RANGE                      6:6
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G6R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_RANGE                      5:5
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G5R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_RANGE                      4:4
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G4R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_RANGE                      3:3
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G3R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_RANGE                      2:2
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_RANGE                      1:1
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G1R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_RANGE                      0:0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_14_0_G0R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_SECURITY_BITMASK_15_0
#define DMAAPB_AON_SECURITY_BITMASK_15_0                        _MK_ADDR_CONST(0xc0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SECURE                         0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SCR                    FIREWALL_SCR_15_0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_WORD_COUNT                     0x1
#define DMAAPB_AON_SECURITY_BITMASK_15_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_RESET_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_READ_MASK                      _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_WRITE_MASK                     _MK_MASK_CONST(0x7fffffff)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_SHIFT                  _MK_SHIFT_CONST(30)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_RANGE                  30:30
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_LCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_SHIFT                  _MK_SHIFT_CONST(29)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_RANGE                  29:29
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_WEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_SHIFT                  _MK_SHIFT_CONST(28)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_RANGE                  28:28
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_SEC_REN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_SHIFT                  _MK_SHIFT_CONST(24)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_FIELD                  _MK_FIELD_CONST(0xf, DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_RANGE                  27:24
#define DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_WOFFSET                        0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_MSTR_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_RANGE                      23:23
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_RANGE                      22:22
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_RANGE                      21:21
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_SHIFT                      _MK_SHIFT_CONST(20)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_RANGE                      20:20
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_RANGE                      19:19
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_SHIFT                      _MK_SHIFT_CONST(18)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_RANGE                      18:18
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_SHIFT                      _MK_SHIFT_CONST(17)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_RANGE                      17:17
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_SHIFT                      _MK_SHIFT_CONST(16)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_RANGE                      16:16
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_PR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_SHIFT                      _MK_SHIFT_CONST(15)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_RANGE                      15:15
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_SHIFT                      _MK_SHIFT_CONST(14)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_RANGE                      14:14
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_SHIFT                      _MK_SHIFT_CONST(13)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_RANGE                      13:13
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_RANGE                      12:12
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_SHIFT                      _MK_SHIFT_CONST(11)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_RANGE                      11:11
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_RANGE                      10:10
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_SHIFT                      _MK_SHIFT_CONST(9)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_RANGE                      9:9
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_SHIFT                      _MK_SHIFT_CONST(8)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_RANGE                      8:8
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_SHIFT                      _MK_SHIFT_CONST(7)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_RANGE                      7:7
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G7R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_SHIFT                      _MK_SHIFT_CONST(6)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_RANGE                      6:6
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G6R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_RANGE                      5:5
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G5R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_RANGE                      4:4
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G4R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_RANGE                      3:3
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G3R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_RANGE                      2:2
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_RANGE                      1:1
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G1R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_SHIFT)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_RANGE                      0:0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_WOFFSET                    0x0
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_SECURITY_BITMASK_15_0_G0R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK0_TZ_0
#define DMAAPB_AON_NS_BLOCK0_TZ_0                       _MK_ADDR_CONST(0xc4)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK0_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_READ_MASK                     _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_RANGE                    18:18
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AOVC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_RANGE                       17:17
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_RANGE                       16:16
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_VIC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_RANGE                 15:15
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_TKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_RANGE                  14:14
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_WOFFSET                        0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_RANGE                 13:13
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_MSS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_HSP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_RANGE                 11:11
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_RANGE                      10:10
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_GPIO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_RANGE                   9:9
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_FPGA_MISC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_RANGE                 8:8
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_DMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_RANGE                 7:7
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_RANGE                    6:6
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_ATCM_CFG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_RANGE                       5:5
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_RANGE                       4:4
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_TZ_0_AON_AST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 200 [0xc8]

// Register DMAAPB_AON_NS_BLOCK2_TZ_0
#define DMAAPB_AON_NS_BLOCK2_TZ_0                       _MK_ADDR_CONST(0xcc)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK2_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK2_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK2_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_READ_MASK                     _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_RANGE                   16:16
#define DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_DMIC5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_TZ_0_CAN1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK3_TZ_0
#define DMAAPB_AON_NS_BLOCK3_TZ_0                       _MK_ADDR_CONST(0xd0)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK3_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK3_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK3_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_SHIFT                   _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_SHIFT)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_RANGE                   23:23
#define DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_TZ_0_I2C10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK4_TZ_0
#define DMAAPB_AON_NS_BLOCK4_TZ_0                       _MK_ADDR_CONST(0xd4)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK4_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK4_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK4_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_READ_MASK                     _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_RANGE                    12:12
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_TZ_0_I2C2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK5_TZ_0
#define DMAAPB_AON_NS_BLOCK5_TZ_0                       _MK_ADDR_CONST(0xd8)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK5_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK5_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK5_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_READ_MASK                     _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_RANGE                      22:22
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_RANGE                      21:21
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_RANGE                      19:19
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_TZ_0_PADCTL_A12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK6_TZ_0
#define DMAAPB_AON_NS_BLOCK6_TZ_0                       _MK_ADDR_CONST(0xdc)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK6_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK6_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK6_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_SHIFT                     _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_SHIFT)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_RANGE                     23:23
#define DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_TZ_0_PMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK7_TZ_0
#define DMAAPB_AON_NS_BLOCK7_TZ_0                       _MK_ADDR_CONST(0xe0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK7_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK7_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_READ_MASK                     _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_RANGE                     11:11
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_RTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_TZ_0_PWM4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK8_TZ_0
#define DMAAPB_AON_NS_BLOCK8_TZ_0                       _MK_ADDR_CONST(0xe4)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK8_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK8_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_READ_MASK                     _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_SHIFT                    _MK_SHIFT_CONST(24)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_SHIFT)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_RANGE                    24:24
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_TZ_0_SPI2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK9_TZ_0
#define DMAAPB_AON_NS_BLOCK9_TZ_0                       _MK_ADDR_CONST(0xe8)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK9_TZ_0_SCR                   TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK9_TZ_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK9_TZ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_READ_MASK                     _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_WRITE_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_SHIFT                     _MK_SHIFT_CONST(30)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_SHIFT)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_RANGE                     30:30
#define DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_TZ_0_TSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK10_TZ_0
#define DMAAPB_AON_NS_BLOCK10_TZ_0                      _MK_ADDR_CONST(0xec)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_SECURE                       0x0
#define DMAAPB_AON_NS_BLOCK10_TZ_0_SCR                  TZ_SCR_0
#define DMAAPB_AON_NS_BLOCK10_TZ_0_WORD_COUNT                   0x1
#define DMAAPB_AON_NS_BLOCK10_TZ_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_RESET_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_READ_MASK                    _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_WRITE_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_SHIFT                 _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_RANGE                 17:17
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_TZ_0_UART_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 240 [0xf0]

// Reserved address 244 [0xf4]

// Reserved address 248 [0xf8]

// Reserved address 252 [0xfc]

// Reserved address 256 [0x100]

// Register DMAAPB_AON_NS_BLOCK0_G1_0
#define DMAAPB_AON_NS_BLOCK0_G1_0                       _MK_ADDR_CONST(0x104)
#define DMAAPB_AON_NS_BLOCK0_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK0_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK0_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_RESET_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_READ_MASK                     _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_RANGE                    18:18
#define DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AOVC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_RANGE                       17:17
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_RANGE                       16:16
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_VIC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_RANGE                 15:15
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_TKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_RANGE                  14:14
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_WOFFSET                        0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_RANGE                 13:13
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_MSS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_HSP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_RANGE                 11:11
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_RANGE                      10:10
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_GPIO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_RANGE                   9:9
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_FPGA_MISC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_RANGE                 8:8
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_DMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_RANGE                 7:7
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_RANGE                    6:6
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_ATCM_CFG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_RANGE                       5:5
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_RANGE                       4:4
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G1_0_AON_AST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 264 [0x108]

// Register DMAAPB_AON_NS_BLOCK2_G1_0
#define DMAAPB_AON_NS_BLOCK2_G1_0                       _MK_ADDR_CONST(0x10c)
#define DMAAPB_AON_NS_BLOCK2_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK2_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK2_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK2_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_RESET_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_READ_MASK                     _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_RANGE                   16:16
#define DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_DMIC5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G1_0_CAN1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK3_G1_0
#define DMAAPB_AON_NS_BLOCK3_G1_0                       _MK_ADDR_CONST(0x110)
#define DMAAPB_AON_NS_BLOCK3_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK3_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK3_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK3_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G1_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G1_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_SHIFT                   _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_SHIFT)
#define DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_RANGE                   23:23
#define DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G1_0_I2C10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK4_G1_0
#define DMAAPB_AON_NS_BLOCK4_G1_0                       _MK_ADDR_CONST(0x114)
#define DMAAPB_AON_NS_BLOCK4_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK4_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK4_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK4_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G1_0_RESET_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G1_0_READ_MASK                     _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_RANGE                    12:12
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G1_0_I2C2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK5_G1_0
#define DMAAPB_AON_NS_BLOCK5_G1_0                       _MK_ADDR_CONST(0x118)
#define DMAAPB_AON_NS_BLOCK5_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK5_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK5_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK5_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_RESET_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_READ_MASK                     _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_RANGE                      22:22
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_RANGE                      21:21
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_RANGE                      19:19
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G1_0_PADCTL_A12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK6_G1_0
#define DMAAPB_AON_NS_BLOCK6_G1_0                       _MK_ADDR_CONST(0x11c)
#define DMAAPB_AON_NS_BLOCK6_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK6_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK6_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK6_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G1_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G1_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G1_0_PMC_SHIFT                     _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK6_G1_0_PMC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK6_G1_0_PMC_SHIFT)
#define DMAAPB_AON_NS_BLOCK6_G1_0_PMC_RANGE                     23:23
#define DMAAPB_AON_NS_BLOCK6_G1_0_PMC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK6_G1_0_PMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G1_0_PMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK6_G1_0_PMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G1_0_PMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK7_G1_0
#define DMAAPB_AON_NS_BLOCK7_G1_0                       _MK_ADDR_CONST(0x120)
#define DMAAPB_AON_NS_BLOCK7_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK7_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK7_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK7_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G1_0_RESET_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G1_0_READ_MASK                     _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G1_0_RTC_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK7_G1_0_RTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G1_0_RTC_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G1_0_RTC_RANGE                     11:11
#define DMAAPB_AON_NS_BLOCK7_G1_0_RTC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK7_G1_0_RTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G1_0_RTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G1_0_RTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G1_0_RTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G1_0_PWM4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK8_G1_0
#define DMAAPB_AON_NS_BLOCK8_G1_0                       _MK_ADDR_CONST(0x124)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK8_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK8_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK8_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G1_0_RESET_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G1_0_READ_MASK                     _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_SHIFT                    _MK_SHIFT_CONST(24)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_SHIFT)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_RANGE                    24:24
#define DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G1_0_SPI2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK9_G1_0
#define DMAAPB_AON_NS_BLOCK9_G1_0                       _MK_ADDR_CONST(0x128)
#define DMAAPB_AON_NS_BLOCK9_G1_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK9_G1_0_SCR                   G1_SCR_0
#define DMAAPB_AON_NS_BLOCK9_G1_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK9_G1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G1_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G1_0_READ_MASK                     _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G1_0_WRITE_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G1_0_TSC_SHIFT                     _MK_SHIFT_CONST(30)
#define DMAAPB_AON_NS_BLOCK9_G1_0_TSC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK9_G1_0_TSC_SHIFT)
#define DMAAPB_AON_NS_BLOCK9_G1_0_TSC_RANGE                     30:30
#define DMAAPB_AON_NS_BLOCK9_G1_0_TSC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK9_G1_0_TSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G1_0_TSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK9_G1_0_TSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G1_0_TSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK10_G1_0
#define DMAAPB_AON_NS_BLOCK10_G1_0                      _MK_ADDR_CONST(0x12c)
#define DMAAPB_AON_NS_BLOCK10_G1_0_SECURE                       0x0
#define DMAAPB_AON_NS_BLOCK10_G1_0_SCR                  G1_SCR_0
#define DMAAPB_AON_NS_BLOCK10_G1_0_WORD_COUNT                   0x1
#define DMAAPB_AON_NS_BLOCK10_G1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G1_0_RESET_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G1_0_READ_MASK                    _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G1_0_WRITE_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_SHIFT                 _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_RANGE                 17:17
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G1_0_UART_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 304 [0x130]

// Reserved address 308 [0x134]

// Reserved address 312 [0x138]

// Reserved address 316 [0x13c]

// Reserved address 320 [0x140]

// Register DMAAPB_AON_NS_BLOCK0_G2_0
#define DMAAPB_AON_NS_BLOCK0_G2_0                       _MK_ADDR_CONST(0x144)
#define DMAAPB_AON_NS_BLOCK0_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK0_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK0_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_RESET_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_READ_MASK                     _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_RANGE                    18:18
#define DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AOVC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_RANGE                       17:17
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_RANGE                       16:16
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_VIC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_RANGE                 15:15
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_TKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_RANGE                  14:14
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_WOFFSET                        0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_RANGE                 13:13
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_MSS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_HSP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_RANGE                 11:11
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_RANGE                      10:10
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_GPIO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_RANGE                   9:9
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_FPGA_MISC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_RANGE                 8:8
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_DMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_RANGE                 7:7
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_RANGE                    6:6
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_ATCM_CFG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_RANGE                       5:5
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_RANGE                       4:4
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G2_0_AON_AST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 328 [0x148]

// Register DMAAPB_AON_NS_BLOCK2_G2_0
#define DMAAPB_AON_NS_BLOCK2_G2_0                       _MK_ADDR_CONST(0x14c)
#define DMAAPB_AON_NS_BLOCK2_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK2_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK2_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK2_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_RESET_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_READ_MASK                     _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_RANGE                   16:16
#define DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_DMIC5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G2_0_CAN1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK3_G2_0
#define DMAAPB_AON_NS_BLOCK3_G2_0                       _MK_ADDR_CONST(0x150)
#define DMAAPB_AON_NS_BLOCK3_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK3_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK3_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK3_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G2_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G2_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_SHIFT                   _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_SHIFT)
#define DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_RANGE                   23:23
#define DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G2_0_I2C10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK4_G2_0
#define DMAAPB_AON_NS_BLOCK4_G2_0                       _MK_ADDR_CONST(0x154)
#define DMAAPB_AON_NS_BLOCK4_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK4_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK4_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK4_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G2_0_RESET_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G2_0_READ_MASK                     _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_RANGE                    12:12
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G2_0_I2C2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK5_G2_0
#define DMAAPB_AON_NS_BLOCK5_G2_0                       _MK_ADDR_CONST(0x158)
#define DMAAPB_AON_NS_BLOCK5_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK5_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK5_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK5_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_RESET_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_READ_MASK                     _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_RANGE                      22:22
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_RANGE                      21:21
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_RANGE                      19:19
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G2_0_PADCTL_A12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK6_G2_0
#define DMAAPB_AON_NS_BLOCK6_G2_0                       _MK_ADDR_CONST(0x15c)
#define DMAAPB_AON_NS_BLOCK6_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK6_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK6_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK6_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G2_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G2_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G2_0_PMC_SHIFT                     _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK6_G2_0_PMC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK6_G2_0_PMC_SHIFT)
#define DMAAPB_AON_NS_BLOCK6_G2_0_PMC_RANGE                     23:23
#define DMAAPB_AON_NS_BLOCK6_G2_0_PMC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK6_G2_0_PMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G2_0_PMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK6_G2_0_PMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G2_0_PMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK7_G2_0
#define DMAAPB_AON_NS_BLOCK7_G2_0                       _MK_ADDR_CONST(0x160)
#define DMAAPB_AON_NS_BLOCK7_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK7_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK7_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK7_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G2_0_RESET_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G2_0_READ_MASK                     _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G2_0_RTC_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK7_G2_0_RTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G2_0_RTC_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G2_0_RTC_RANGE                     11:11
#define DMAAPB_AON_NS_BLOCK7_G2_0_RTC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK7_G2_0_RTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G2_0_RTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G2_0_RTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G2_0_RTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G2_0_PWM4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK8_G2_0
#define DMAAPB_AON_NS_BLOCK8_G2_0                       _MK_ADDR_CONST(0x164)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK8_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK8_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK8_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G2_0_RESET_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G2_0_READ_MASK                     _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_SHIFT                    _MK_SHIFT_CONST(24)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_SHIFT)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_RANGE                    24:24
#define DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G2_0_SPI2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK9_G2_0
#define DMAAPB_AON_NS_BLOCK9_G2_0                       _MK_ADDR_CONST(0x168)
#define DMAAPB_AON_NS_BLOCK9_G2_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK9_G2_0_SCR                   G2_SCR_0
#define DMAAPB_AON_NS_BLOCK9_G2_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK9_G2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G2_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G2_0_READ_MASK                     _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G2_0_WRITE_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G2_0_TSC_SHIFT                     _MK_SHIFT_CONST(30)
#define DMAAPB_AON_NS_BLOCK9_G2_0_TSC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK9_G2_0_TSC_SHIFT)
#define DMAAPB_AON_NS_BLOCK9_G2_0_TSC_RANGE                     30:30
#define DMAAPB_AON_NS_BLOCK9_G2_0_TSC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK9_G2_0_TSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G2_0_TSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK9_G2_0_TSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G2_0_TSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK10_G2_0
#define DMAAPB_AON_NS_BLOCK10_G2_0                      _MK_ADDR_CONST(0x16c)
#define DMAAPB_AON_NS_BLOCK10_G2_0_SECURE                       0x0
#define DMAAPB_AON_NS_BLOCK10_G2_0_SCR                  G2_SCR_0
#define DMAAPB_AON_NS_BLOCK10_G2_0_WORD_COUNT                   0x1
#define DMAAPB_AON_NS_BLOCK10_G2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G2_0_RESET_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G2_0_READ_MASK                    _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G2_0_WRITE_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_SHIFT                 _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_RANGE                 17:17
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G2_0_UART_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 368 [0x170]

// Reserved address 372 [0x174]

// Reserved address 376 [0x178]

// Reserved address 380 [0x17c]

// Reserved address 384 [0x180]

// Register DMAAPB_AON_NS_BLOCK0_G3_0
#define DMAAPB_AON_NS_BLOCK0_G3_0                       _MK_ADDR_CONST(0x184)
#define DMAAPB_AON_NS_BLOCK0_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK0_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK0_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_RESET_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_READ_MASK                     _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_RANGE                    18:18
#define DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AOVC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_RANGE                       17:17
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_RANGE                       16:16
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_VIC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_RANGE                 15:15
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_TKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_RANGE                  14:14
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_WOFFSET                        0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_RANGE                 13:13
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_MSS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_HSP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_RANGE                 11:11
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_RANGE                      10:10
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_GPIO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_RANGE                   9:9
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_FPGA_MISC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_RANGE                 8:8
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_DMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_RANGE                 7:7
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_RANGE                    6:6
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_ATCM_CFG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_RANGE                       5:5
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_RANGE                       4:4
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G3_0_AON_AST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 392 [0x188]

// Register DMAAPB_AON_NS_BLOCK2_G3_0
#define DMAAPB_AON_NS_BLOCK2_G3_0                       _MK_ADDR_CONST(0x18c)
#define DMAAPB_AON_NS_BLOCK2_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK2_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK2_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK2_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_RESET_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_READ_MASK                     _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_RANGE                   16:16
#define DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_DMIC5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G3_0_CAN1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK3_G3_0
#define DMAAPB_AON_NS_BLOCK3_G3_0                       _MK_ADDR_CONST(0x190)
#define DMAAPB_AON_NS_BLOCK3_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK3_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK3_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK3_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G3_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G3_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_SHIFT                   _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_SHIFT)
#define DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_RANGE                   23:23
#define DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G3_0_I2C10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK4_G3_0
#define DMAAPB_AON_NS_BLOCK4_G3_0                       _MK_ADDR_CONST(0x194)
#define DMAAPB_AON_NS_BLOCK4_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK4_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK4_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK4_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G3_0_RESET_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G3_0_READ_MASK                     _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_RANGE                    12:12
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G3_0_I2C2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK5_G3_0
#define DMAAPB_AON_NS_BLOCK5_G3_0                       _MK_ADDR_CONST(0x198)
#define DMAAPB_AON_NS_BLOCK5_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK5_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK5_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK5_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_RESET_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_READ_MASK                     _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_RANGE                      22:22
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_RANGE                      21:21
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_RANGE                      19:19
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G3_0_PADCTL_A12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK6_G3_0
#define DMAAPB_AON_NS_BLOCK6_G3_0                       _MK_ADDR_CONST(0x19c)
#define DMAAPB_AON_NS_BLOCK6_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK6_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK6_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK6_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G3_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G3_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G3_0_PMC_SHIFT                     _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK6_G3_0_PMC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK6_G3_0_PMC_SHIFT)
#define DMAAPB_AON_NS_BLOCK6_G3_0_PMC_RANGE                     23:23
#define DMAAPB_AON_NS_BLOCK6_G3_0_PMC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK6_G3_0_PMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G3_0_PMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK6_G3_0_PMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G3_0_PMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK7_G3_0
#define DMAAPB_AON_NS_BLOCK7_G3_0                       _MK_ADDR_CONST(0x1a0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK7_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK7_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK7_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_RESET_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_READ_MASK                     _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G3_0_RTC_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK7_G3_0_RTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G3_0_RTC_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G3_0_RTC_RANGE                     11:11
#define DMAAPB_AON_NS_BLOCK7_G3_0_RTC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK7_G3_0_RTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_RTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G3_0_RTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_RTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G3_0_PWM4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK8_G3_0
#define DMAAPB_AON_NS_BLOCK8_G3_0                       _MK_ADDR_CONST(0x1a4)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK8_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK8_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK8_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G3_0_RESET_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G3_0_READ_MASK                     _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_SHIFT                    _MK_SHIFT_CONST(24)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_SHIFT)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_RANGE                    24:24
#define DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G3_0_SPI2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK9_G3_0
#define DMAAPB_AON_NS_BLOCK9_G3_0                       _MK_ADDR_CONST(0x1a8)
#define DMAAPB_AON_NS_BLOCK9_G3_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK9_G3_0_SCR                   G3_SCR_0
#define DMAAPB_AON_NS_BLOCK9_G3_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK9_G3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G3_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G3_0_READ_MASK                     _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G3_0_WRITE_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G3_0_TSC_SHIFT                     _MK_SHIFT_CONST(30)
#define DMAAPB_AON_NS_BLOCK9_G3_0_TSC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK9_G3_0_TSC_SHIFT)
#define DMAAPB_AON_NS_BLOCK9_G3_0_TSC_RANGE                     30:30
#define DMAAPB_AON_NS_BLOCK9_G3_0_TSC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK9_G3_0_TSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G3_0_TSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK9_G3_0_TSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G3_0_TSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK10_G3_0
#define DMAAPB_AON_NS_BLOCK10_G3_0                      _MK_ADDR_CONST(0x1ac)
#define DMAAPB_AON_NS_BLOCK10_G3_0_SECURE                       0x0
#define DMAAPB_AON_NS_BLOCK10_G3_0_SCR                  G3_SCR_0
#define DMAAPB_AON_NS_BLOCK10_G3_0_WORD_COUNT                   0x1
#define DMAAPB_AON_NS_BLOCK10_G3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G3_0_RESET_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G3_0_READ_MASK                    _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G3_0_WRITE_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_SHIFT                 _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_RANGE                 17:17
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G3_0_UART_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 432 [0x1b0]

// Reserved address 436 [0x1b4]

// Reserved address 440 [0x1b8]

// Reserved address 444 [0x1bc]

// Reserved address 448 [0x1c0]

// Register DMAAPB_AON_NS_BLOCK0_G4_0
#define DMAAPB_AON_NS_BLOCK0_G4_0                       _MK_ADDR_CONST(0x1c4)
#define DMAAPB_AON_NS_BLOCK0_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK0_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK0_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_RESET_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_READ_MASK                     _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_RANGE                    18:18
#define DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AOVC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_RANGE                       17:17
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_RANGE                       16:16
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_VIC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_RANGE                 15:15
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_TKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_RANGE                  14:14
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_WOFFSET                        0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_RANGE                 13:13
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_MSS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_HSP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_RANGE                 11:11
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_RANGE                      10:10
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_GPIO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_RANGE                   9:9
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_FPGA_MISC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_RANGE                 8:8
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_DMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_RANGE                 7:7
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_RANGE                    6:6
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_ATCM_CFG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_RANGE                       5:5
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_RANGE                       4:4
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G4_0_AON_AST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 456 [0x1c8]

// Register DMAAPB_AON_NS_BLOCK2_G4_0
#define DMAAPB_AON_NS_BLOCK2_G4_0                       _MK_ADDR_CONST(0x1cc)
#define DMAAPB_AON_NS_BLOCK2_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK2_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK2_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK2_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_RESET_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_READ_MASK                     _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_RANGE                   16:16
#define DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_DMIC5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G4_0_CAN1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK3_G4_0
#define DMAAPB_AON_NS_BLOCK3_G4_0                       _MK_ADDR_CONST(0x1d0)
#define DMAAPB_AON_NS_BLOCK3_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK3_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK3_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK3_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G4_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G4_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_SHIFT                   _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_SHIFT)
#define DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_RANGE                   23:23
#define DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G4_0_I2C10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK4_G4_0
#define DMAAPB_AON_NS_BLOCK4_G4_0                       _MK_ADDR_CONST(0x1d4)
#define DMAAPB_AON_NS_BLOCK4_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK4_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK4_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK4_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G4_0_RESET_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G4_0_READ_MASK                     _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_RANGE                    12:12
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G4_0_I2C2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK5_G4_0
#define DMAAPB_AON_NS_BLOCK5_G4_0                       _MK_ADDR_CONST(0x1d8)
#define DMAAPB_AON_NS_BLOCK5_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK5_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK5_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK5_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_RESET_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_READ_MASK                     _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_RANGE                      22:22
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_RANGE                      21:21
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_RANGE                      19:19
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G4_0_PADCTL_A12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK6_G4_0
#define DMAAPB_AON_NS_BLOCK6_G4_0                       _MK_ADDR_CONST(0x1dc)
#define DMAAPB_AON_NS_BLOCK6_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK6_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK6_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK6_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G4_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G4_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G4_0_PMC_SHIFT                     _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK6_G4_0_PMC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK6_G4_0_PMC_SHIFT)
#define DMAAPB_AON_NS_BLOCK6_G4_0_PMC_RANGE                     23:23
#define DMAAPB_AON_NS_BLOCK6_G4_0_PMC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK6_G4_0_PMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G4_0_PMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK6_G4_0_PMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G4_0_PMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK7_G4_0
#define DMAAPB_AON_NS_BLOCK7_G4_0                       _MK_ADDR_CONST(0x1e0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK7_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK7_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK7_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_RESET_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_READ_MASK                     _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G4_0_RTC_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK7_G4_0_RTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G4_0_RTC_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G4_0_RTC_RANGE                     11:11
#define DMAAPB_AON_NS_BLOCK7_G4_0_RTC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK7_G4_0_RTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_RTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G4_0_RTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_RTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G4_0_PWM4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK8_G4_0
#define DMAAPB_AON_NS_BLOCK8_G4_0                       _MK_ADDR_CONST(0x1e4)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK8_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK8_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK8_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G4_0_RESET_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G4_0_READ_MASK                     _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_SHIFT                    _MK_SHIFT_CONST(24)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_SHIFT)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_RANGE                    24:24
#define DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G4_0_SPI2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK9_G4_0
#define DMAAPB_AON_NS_BLOCK9_G4_0                       _MK_ADDR_CONST(0x1e8)
#define DMAAPB_AON_NS_BLOCK9_G4_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK9_G4_0_SCR                   G4_SCR_0
#define DMAAPB_AON_NS_BLOCK9_G4_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK9_G4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G4_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G4_0_READ_MASK                     _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G4_0_WRITE_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G4_0_TSC_SHIFT                     _MK_SHIFT_CONST(30)
#define DMAAPB_AON_NS_BLOCK9_G4_0_TSC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK9_G4_0_TSC_SHIFT)
#define DMAAPB_AON_NS_BLOCK9_G4_0_TSC_RANGE                     30:30
#define DMAAPB_AON_NS_BLOCK9_G4_0_TSC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK9_G4_0_TSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G4_0_TSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK9_G4_0_TSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G4_0_TSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK10_G4_0
#define DMAAPB_AON_NS_BLOCK10_G4_0                      _MK_ADDR_CONST(0x1ec)
#define DMAAPB_AON_NS_BLOCK10_G4_0_SECURE                       0x0
#define DMAAPB_AON_NS_BLOCK10_G4_0_SCR                  G4_SCR_0
#define DMAAPB_AON_NS_BLOCK10_G4_0_WORD_COUNT                   0x1
#define DMAAPB_AON_NS_BLOCK10_G4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G4_0_RESET_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G4_0_READ_MASK                    _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G4_0_WRITE_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_SHIFT                 _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_RANGE                 17:17
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G4_0_UART_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 496 [0x1f0]

// Reserved address 500 [0x1f4]

// Reserved address 504 [0x1f8]

// Reserved address 508 [0x1fc]

// Reserved address 512 [0x200]

// Register DMAAPB_AON_NS_BLOCK0_G5_0
#define DMAAPB_AON_NS_BLOCK0_G5_0                       _MK_ADDR_CONST(0x204)
#define DMAAPB_AON_NS_BLOCK0_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK0_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK0_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_RESET_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_READ_MASK                     _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_RANGE                    18:18
#define DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AOVC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_RANGE                       17:17
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_RANGE                       16:16
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_VIC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_RANGE                 15:15
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_TKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_RANGE                  14:14
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_WOFFSET                        0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_RANGE                 13:13
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_MSS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_HSP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_RANGE                 11:11
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_RANGE                      10:10
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_GPIO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_RANGE                   9:9
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_FPGA_MISC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_RANGE                 8:8
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_DMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_RANGE                 7:7
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_RANGE                    6:6
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_ATCM_CFG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_RANGE                       5:5
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_RANGE                       4:4
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G5_0_AON_AST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 520 [0x208]

// Register DMAAPB_AON_NS_BLOCK2_G5_0
#define DMAAPB_AON_NS_BLOCK2_G5_0                       _MK_ADDR_CONST(0x20c)
#define DMAAPB_AON_NS_BLOCK2_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK2_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK2_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK2_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_RESET_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_READ_MASK                     _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_RANGE                   16:16
#define DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_DMIC5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G5_0_CAN1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK3_G5_0
#define DMAAPB_AON_NS_BLOCK3_G5_0                       _MK_ADDR_CONST(0x210)
#define DMAAPB_AON_NS_BLOCK3_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK3_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK3_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK3_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G5_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G5_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_SHIFT                   _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_SHIFT)
#define DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_RANGE                   23:23
#define DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G5_0_I2C10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK4_G5_0
#define DMAAPB_AON_NS_BLOCK4_G5_0                       _MK_ADDR_CONST(0x214)
#define DMAAPB_AON_NS_BLOCK4_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK4_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK4_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK4_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G5_0_RESET_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G5_0_READ_MASK                     _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_RANGE                    12:12
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G5_0_I2C2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK5_G5_0
#define DMAAPB_AON_NS_BLOCK5_G5_0                       _MK_ADDR_CONST(0x218)
#define DMAAPB_AON_NS_BLOCK5_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK5_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK5_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK5_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_RESET_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_READ_MASK                     _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_RANGE                      22:22
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_RANGE                      21:21
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_RANGE                      19:19
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G5_0_PADCTL_A12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK6_G5_0
#define DMAAPB_AON_NS_BLOCK6_G5_0                       _MK_ADDR_CONST(0x21c)
#define DMAAPB_AON_NS_BLOCK6_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK6_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK6_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK6_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G5_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G5_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G5_0_PMC_SHIFT                     _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK6_G5_0_PMC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK6_G5_0_PMC_SHIFT)
#define DMAAPB_AON_NS_BLOCK6_G5_0_PMC_RANGE                     23:23
#define DMAAPB_AON_NS_BLOCK6_G5_0_PMC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK6_G5_0_PMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G5_0_PMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK6_G5_0_PMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G5_0_PMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK7_G5_0
#define DMAAPB_AON_NS_BLOCK7_G5_0                       _MK_ADDR_CONST(0x220)
#define DMAAPB_AON_NS_BLOCK7_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK7_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK7_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK7_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G5_0_RESET_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G5_0_READ_MASK                     _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G5_0_RTC_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK7_G5_0_RTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G5_0_RTC_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G5_0_RTC_RANGE                     11:11
#define DMAAPB_AON_NS_BLOCK7_G5_0_RTC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK7_G5_0_RTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G5_0_RTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G5_0_RTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G5_0_RTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G5_0_PWM4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK8_G5_0
#define DMAAPB_AON_NS_BLOCK8_G5_0                       _MK_ADDR_CONST(0x224)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK8_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK8_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK8_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G5_0_RESET_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G5_0_READ_MASK                     _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_SHIFT                    _MK_SHIFT_CONST(24)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_SHIFT)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_RANGE                    24:24
#define DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G5_0_SPI2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK9_G5_0
#define DMAAPB_AON_NS_BLOCK9_G5_0                       _MK_ADDR_CONST(0x228)
#define DMAAPB_AON_NS_BLOCK9_G5_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK9_G5_0_SCR                   G5_SCR_0
#define DMAAPB_AON_NS_BLOCK9_G5_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK9_G5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G5_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G5_0_READ_MASK                     _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G5_0_WRITE_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G5_0_TSC_SHIFT                     _MK_SHIFT_CONST(30)
#define DMAAPB_AON_NS_BLOCK9_G5_0_TSC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK9_G5_0_TSC_SHIFT)
#define DMAAPB_AON_NS_BLOCK9_G5_0_TSC_RANGE                     30:30
#define DMAAPB_AON_NS_BLOCK9_G5_0_TSC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK9_G5_0_TSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G5_0_TSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK9_G5_0_TSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G5_0_TSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK10_G5_0
#define DMAAPB_AON_NS_BLOCK10_G5_0                      _MK_ADDR_CONST(0x22c)
#define DMAAPB_AON_NS_BLOCK10_G5_0_SECURE                       0x0
#define DMAAPB_AON_NS_BLOCK10_G5_0_SCR                  G5_SCR_0
#define DMAAPB_AON_NS_BLOCK10_G5_0_WORD_COUNT                   0x1
#define DMAAPB_AON_NS_BLOCK10_G5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G5_0_RESET_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G5_0_READ_MASK                    _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G5_0_WRITE_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_SHIFT                 _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_RANGE                 17:17
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G5_0_UART_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 560 [0x230]

// Reserved address 564 [0x234]

// Reserved address 568 [0x238]

// Reserved address 572 [0x23c]

// Reserved address 576 [0x240]

// Register DMAAPB_AON_NS_BLOCK0_G6_0
#define DMAAPB_AON_NS_BLOCK0_G6_0                       _MK_ADDR_CONST(0x244)
#define DMAAPB_AON_NS_BLOCK0_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK0_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK0_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_RESET_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_READ_MASK                     _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_RANGE                    18:18
#define DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AOVC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_RANGE                       17:17
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_RANGE                       16:16
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_VIC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_RANGE                 15:15
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_TKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_RANGE                  14:14
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_WOFFSET                        0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_RANGE                 13:13
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_MSS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_HSP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_RANGE                 11:11
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_RANGE                      10:10
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_GPIO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_RANGE                   9:9
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_FPGA_MISC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_RANGE                 8:8
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_DMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_RANGE                 7:7
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_RANGE                    6:6
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_ATCM_CFG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_RANGE                       5:5
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_RANGE                       4:4
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G6_0_AON_AST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 584 [0x248]

// Register DMAAPB_AON_NS_BLOCK2_G6_0
#define DMAAPB_AON_NS_BLOCK2_G6_0                       _MK_ADDR_CONST(0x24c)
#define DMAAPB_AON_NS_BLOCK2_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK2_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK2_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK2_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_RESET_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_READ_MASK                     _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_RANGE                   16:16
#define DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_DMIC5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G6_0_CAN1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK3_G6_0
#define DMAAPB_AON_NS_BLOCK3_G6_0                       _MK_ADDR_CONST(0x250)
#define DMAAPB_AON_NS_BLOCK3_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK3_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK3_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK3_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G6_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G6_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_SHIFT                   _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_SHIFT)
#define DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_RANGE                   23:23
#define DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G6_0_I2C10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK4_G6_0
#define DMAAPB_AON_NS_BLOCK4_G6_0                       _MK_ADDR_CONST(0x254)
#define DMAAPB_AON_NS_BLOCK4_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK4_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK4_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK4_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G6_0_RESET_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G6_0_READ_MASK                     _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_RANGE                    12:12
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G6_0_I2C2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK5_G6_0
#define DMAAPB_AON_NS_BLOCK5_G6_0                       _MK_ADDR_CONST(0x258)
#define DMAAPB_AON_NS_BLOCK5_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK5_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK5_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK5_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_RESET_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_READ_MASK                     _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_RANGE                      22:22
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_RANGE                      21:21
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_RANGE                      19:19
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G6_0_PADCTL_A12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK6_G6_0
#define DMAAPB_AON_NS_BLOCK6_G6_0                       _MK_ADDR_CONST(0x25c)
#define DMAAPB_AON_NS_BLOCK6_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK6_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK6_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK6_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G6_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G6_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G6_0_PMC_SHIFT                     _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK6_G6_0_PMC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK6_G6_0_PMC_SHIFT)
#define DMAAPB_AON_NS_BLOCK6_G6_0_PMC_RANGE                     23:23
#define DMAAPB_AON_NS_BLOCK6_G6_0_PMC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK6_G6_0_PMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G6_0_PMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK6_G6_0_PMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G6_0_PMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK7_G6_0
#define DMAAPB_AON_NS_BLOCK7_G6_0                       _MK_ADDR_CONST(0x260)
#define DMAAPB_AON_NS_BLOCK7_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK7_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK7_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK7_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G6_0_RESET_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G6_0_READ_MASK                     _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G6_0_RTC_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK7_G6_0_RTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G6_0_RTC_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G6_0_RTC_RANGE                     11:11
#define DMAAPB_AON_NS_BLOCK7_G6_0_RTC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK7_G6_0_RTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G6_0_RTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G6_0_RTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G6_0_RTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G6_0_PWM4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK8_G6_0
#define DMAAPB_AON_NS_BLOCK8_G6_0                       _MK_ADDR_CONST(0x264)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK8_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK8_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK8_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G6_0_RESET_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G6_0_READ_MASK                     _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_SHIFT                    _MK_SHIFT_CONST(24)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_SHIFT)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_RANGE                    24:24
#define DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G6_0_SPI2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK9_G6_0
#define DMAAPB_AON_NS_BLOCK9_G6_0                       _MK_ADDR_CONST(0x268)
#define DMAAPB_AON_NS_BLOCK9_G6_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK9_G6_0_SCR                   G6_SCR_0
#define DMAAPB_AON_NS_BLOCK9_G6_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK9_G6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G6_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G6_0_READ_MASK                     _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G6_0_WRITE_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G6_0_TSC_SHIFT                     _MK_SHIFT_CONST(30)
#define DMAAPB_AON_NS_BLOCK9_G6_0_TSC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK9_G6_0_TSC_SHIFT)
#define DMAAPB_AON_NS_BLOCK9_G6_0_TSC_RANGE                     30:30
#define DMAAPB_AON_NS_BLOCK9_G6_0_TSC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK9_G6_0_TSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G6_0_TSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK9_G6_0_TSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G6_0_TSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK10_G6_0
#define DMAAPB_AON_NS_BLOCK10_G6_0                      _MK_ADDR_CONST(0x26c)
#define DMAAPB_AON_NS_BLOCK10_G6_0_SECURE                       0x0
#define DMAAPB_AON_NS_BLOCK10_G6_0_SCR                  G6_SCR_0
#define DMAAPB_AON_NS_BLOCK10_G6_0_WORD_COUNT                   0x1
#define DMAAPB_AON_NS_BLOCK10_G6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G6_0_RESET_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G6_0_READ_MASK                    _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G6_0_WRITE_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_SHIFT                 _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_RANGE                 17:17
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G6_0_UART_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 624 [0x270]

// Reserved address 628 [0x274]

// Reserved address 632 [0x278]

// Reserved address 636 [0x27c]

// Reserved address 640 [0x280]

// Register DMAAPB_AON_NS_BLOCK0_G7_0
#define DMAAPB_AON_NS_BLOCK0_G7_0                       _MK_ADDR_CONST(0x284)
#define DMAAPB_AON_NS_BLOCK0_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK0_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK0_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_RESET_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_READ_MASK                     _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_SHIFT                    _MK_SHIFT_CONST(18)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_RANGE                    18:18
#define DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AOVC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_SHIFT                       _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_RANGE                       17:17
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_RANGE                       16:16
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_VIC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_RANGE                 15:15
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_TKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_RANGE                  14:14
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_WOFFSET                        0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_RANGE                 13:13
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_MSS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_HSP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_RANGE                 11:11
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_SHIFT                      _MK_SHIFT_CONST(10)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_RANGE                      10:10
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_GPIO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_SHIFT                   _MK_SHIFT_CONST(9)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_RANGE                   9:9
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_FPGA_MISC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_SHIFT                 _MK_SHIFT_CONST(8)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_RANGE                 8:8
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_DMA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_RANGE                 7:7
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_SHIFT                    _MK_SHIFT_CONST(6)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_RANGE                    6:6
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_ATCM_CFG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_SHIFT                       _MK_SHIFT_CONST(5)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_RANGE                       5:5
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_RANGE                       4:4
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_WOFFSET                     0x0
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK0_G7_0_AON_AST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 648 [0x288]

// Register DMAAPB_AON_NS_BLOCK2_G7_0
#define DMAAPB_AON_NS_BLOCK2_G7_0                       _MK_ADDR_CONST(0x28c)
#define DMAAPB_AON_NS_BLOCK2_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK2_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK2_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK2_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_RESET_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_READ_MASK                     _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_RANGE                   16:16
#define DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_DMIC5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_SHIFT)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK2_G7_0_CAN1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK3_G7_0
#define DMAAPB_AON_NS_BLOCK3_G7_0                       _MK_ADDR_CONST(0x290)
#define DMAAPB_AON_NS_BLOCK3_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK3_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK3_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK3_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G7_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G7_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_SHIFT                   _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_SHIFT)
#define DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_RANGE                   23:23
#define DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_WOFFSET                 0x0
#define DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK3_G7_0_I2C10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK4_G7_0
#define DMAAPB_AON_NS_BLOCK4_G7_0                       _MK_ADDR_CONST(0x294)
#define DMAAPB_AON_NS_BLOCK4_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK4_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK4_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK4_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G7_0_RESET_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G7_0_READ_MASK                     _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_RANGE                    12:12
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_SHIFT)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_RANGE                    1:1
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK4_G7_0_I2C2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK5_G7_0
#define DMAAPB_AON_NS_BLOCK5_G7_0                       _MK_ADDR_CONST(0x298)
#define DMAAPB_AON_NS_BLOCK5_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK5_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK5_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK5_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_RESET_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_READ_MASK                     _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_RANGE                      22:22
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_RANGE                      21:21
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_SHIFT                      _MK_SHIFT_CONST(19)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_RANGE                      19:19
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_WOFFSET                    0x0
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK5_G7_0_PADCTL_A12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK6_G7_0
#define DMAAPB_AON_NS_BLOCK6_G7_0                       _MK_ADDR_CONST(0x29c)
#define DMAAPB_AON_NS_BLOCK6_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK6_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK6_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK6_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G7_0_RESET_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G7_0_READ_MASK                     _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_NS_BLOCK6_G7_0_PMC_SHIFT                     _MK_SHIFT_CONST(23)
#define DMAAPB_AON_NS_BLOCK6_G7_0_PMC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK6_G7_0_PMC_SHIFT)
#define DMAAPB_AON_NS_BLOCK6_G7_0_PMC_RANGE                     23:23
#define DMAAPB_AON_NS_BLOCK6_G7_0_PMC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK6_G7_0_PMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G7_0_PMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK6_G7_0_PMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK6_G7_0_PMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK7_G7_0
#define DMAAPB_AON_NS_BLOCK7_G7_0                       _MK_ADDR_CONST(0x2a0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK7_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK7_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK7_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_RESET_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_READ_MASK                     _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x801)
#define DMAAPB_AON_NS_BLOCK7_G7_0_RTC_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_AON_NS_BLOCK7_G7_0_RTC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G7_0_RTC_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G7_0_RTC_RANGE                     11:11
#define DMAAPB_AON_NS_BLOCK7_G7_0_RTC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK7_G7_0_RTC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_RTC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G7_0_RTC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_RTC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_SHIFT)
#define DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_RANGE                    0:0
#define DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK7_G7_0_PWM4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK8_G7_0
#define DMAAPB_AON_NS_BLOCK8_G7_0                       _MK_ADDR_CONST(0x2a4)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK8_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK8_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK8_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G7_0_RESET_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G7_0_READ_MASK                     _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_SHIFT                    _MK_SHIFT_CONST(24)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_SHIFT)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_RANGE                    24:24
#define DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_WOFFSET                  0x0
#define DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK8_G7_0_SPI2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK9_G7_0
#define DMAAPB_AON_NS_BLOCK9_G7_0                       _MK_ADDR_CONST(0x2a8)
#define DMAAPB_AON_NS_BLOCK9_G7_0_SECURE                        0x0
#define DMAAPB_AON_NS_BLOCK9_G7_0_SCR                   G7_SCR_0
#define DMAAPB_AON_NS_BLOCK9_G7_0_WORD_COUNT                    0x1
#define DMAAPB_AON_NS_BLOCK9_G7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G7_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G7_0_READ_MASK                     _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G7_0_WRITE_MASK                    _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_NS_BLOCK9_G7_0_TSC_SHIFT                     _MK_SHIFT_CONST(30)
#define DMAAPB_AON_NS_BLOCK9_G7_0_TSC_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK9_G7_0_TSC_SHIFT)
#define DMAAPB_AON_NS_BLOCK9_G7_0_TSC_RANGE                     30:30
#define DMAAPB_AON_NS_BLOCK9_G7_0_TSC_WOFFSET                   0x0
#define DMAAPB_AON_NS_BLOCK9_G7_0_TSC_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G7_0_TSC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK9_G7_0_TSC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK9_G7_0_TSC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_NS_BLOCK10_G7_0
#define DMAAPB_AON_NS_BLOCK10_G7_0                      _MK_ADDR_CONST(0x2ac)
#define DMAAPB_AON_NS_BLOCK10_G7_0_SECURE                       0x0
#define DMAAPB_AON_NS_BLOCK10_G7_0_SCR                  G7_SCR_0
#define DMAAPB_AON_NS_BLOCK10_G7_0_WORD_COUNT                   0x1
#define DMAAPB_AON_NS_BLOCK10_G7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G7_0_RESET_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G7_0_READ_MASK                    _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G7_0_WRITE_MASK                   _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_SHIFT                 _MK_SHIFT_CONST(17)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_RANGE                 17:17
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_G_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_SHIFT)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_RANGE                 12:12
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_WOFFSET                       0x0
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_NS_BLOCK10_G7_0_UART_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 688 [0x2b0]

// Reserved address 692 [0x2b4]

// Reserved address 696 [0x2b8]

// Reserved address 700 [0x2bc]

// Reserved address 704 [0x2c0]

// Register DMAAPB_AON_BLOCK0_BE_0
#define DMAAPB_AON_BLOCK0_BE_0                  _MK_ADDR_CONST(0x31c)
#define DMAAPB_AON_BLOCK0_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK0_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK0_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK0_BE_0_RESET_VAL                        _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_BLOCK0_BE_0_RESET_MASK                       _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_BLOCK0_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_READ_MASK                        _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_BLOCK0_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x7fff0)
#define DMAAPB_AON_BLOCK0_BE_0_AOVC_SHIFT                       _MK_SHIFT_CONST(18)
#define DMAAPB_AON_BLOCK0_BE_0_AOVC_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AOVC_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AOVC_RANGE                       18:18
#define DMAAPB_AON_BLOCK0_BE_0_AOVC_WOFFSET                     0x0
#define DMAAPB_AON_BLOCK0_BE_0_AOVC_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AOVC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AOVC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AOVC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_SHIFT                  _MK_SHIFT_CONST(17)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_RANGE                  17:17
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_WOFFSET                        0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_SHIFT                  _MK_SHIFT_CONST(16)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_RANGE                  16:16
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_WOFFSET                        0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_VIC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_TKE_SHIFT                    _MK_SHIFT_CONST(15)
#define DMAAPB_AON_BLOCK0_BE_0_AON_TKE_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_TKE_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_TKE_RANGE                    15:15
#define DMAAPB_AON_BLOCK0_BE_0_AON_TKE_WOFFSET                  0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_TKE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_TKE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_TKE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_TKE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_PM_SHIFT                     _MK_SHIFT_CONST(14)
#define DMAAPB_AON_BLOCK0_BE_0_AON_PM_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_PM_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_PM_RANGE                     14:14
#define DMAAPB_AON_BLOCK0_BE_0_AON_PM_WOFFSET                   0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_PM_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_MSS_SHIFT                    _MK_SHIFT_CONST(13)
#define DMAAPB_AON_BLOCK0_BE_0_AON_MSS_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_MSS_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_MSS_RANGE                    13:13
#define DMAAPB_AON_BLOCK0_BE_0_AON_MSS_WOFFSET                  0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_MSS_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_MSS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_MSS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_MSS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_HSP_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_BLOCK0_BE_0_AON_HSP_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_HSP_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_HSP_RANGE                    12:12
#define DMAAPB_AON_BLOCK0_BE_0_AON_HSP_WOFFSET                  0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_HSP_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_HSP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_HSP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_HSP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_GTE_SHIFT                    _MK_SHIFT_CONST(11)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GTE_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_GTE_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GTE_RANGE                    11:11
#define DMAAPB_AON_BLOCK0_BE_0_AON_GTE_WOFFSET                  0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_GTE_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GTE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GTE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GTE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_SHIFT                 _MK_SHIFT_CONST(10)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_RANGE                 10:10
#define DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_WOFFSET                       0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_GPIO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_SHIFT                      _MK_SHIFT_CONST(9)
#define DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_RANGE                      9:9
#define DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_WOFFSET                    0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_FPGA_MISC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_DMA_SHIFT                    _MK_SHIFT_CONST(8)
#define DMAAPB_AON_BLOCK0_BE_0_AON_DMA_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_DMA_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_DMA_RANGE                    8:8
#define DMAAPB_AON_BLOCK0_BE_0_AON_DMA_WOFFSET                  0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_DMA_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_DMA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_DMA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_DMA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_CAR_SHIFT                    _MK_SHIFT_CONST(7)
#define DMAAPB_AON_BLOCK0_BE_0_AON_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_CAR_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_CAR_RANGE                    7:7
#define DMAAPB_AON_BLOCK0_BE_0_AON_CAR_WOFFSET                  0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_SHIFT                       _MK_SHIFT_CONST(6)
#define DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_RANGE                       6:6
#define DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_WOFFSET                     0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_ATCM_CFG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_SHIFT                  _MK_SHIFT_CONST(5)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_RANGE                  5:5
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_WOFFSET                        0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_SHIFT                  _MK_SHIFT_CONST(4)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_SHIFT)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_RANGE                  4:4
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_WOFFSET                        0x0
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK0_BE_0_AON_AST_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 800 [0x320]

// Register DMAAPB_AON_BLOCK2_BE_0
#define DMAAPB_AON_BLOCK2_BE_0                  _MK_ADDR_CONST(0x324)
#define DMAAPB_AON_BLOCK2_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK2_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK2_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK2_BE_0_RESET_VAL                        _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_BLOCK2_BE_0_RESET_MASK                       _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_BLOCK2_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK2_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK2_BE_0_READ_MASK                        _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_BLOCK2_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x10003)
#define DMAAPB_AON_BLOCK2_BE_0_DMIC5_SHIFT                      _MK_SHIFT_CONST(16)
#define DMAAPB_AON_BLOCK2_BE_0_DMIC5_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK2_BE_0_DMIC5_SHIFT)
#define DMAAPB_AON_BLOCK2_BE_0_DMIC5_RANGE                      16:16
#define DMAAPB_AON_BLOCK2_BE_0_DMIC5_WOFFSET                    0x0
#define DMAAPB_AON_BLOCK2_BE_0_DMIC5_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK2_BE_0_DMIC5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK2_BE_0_DMIC5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK2_BE_0_DMIC5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK2_BE_0_CAN2_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_BLOCK2_BE_0_CAN2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK2_BE_0_CAN2_SHIFT)
#define DMAAPB_AON_BLOCK2_BE_0_CAN2_RANGE                       1:1
#define DMAAPB_AON_BLOCK2_BE_0_CAN2_WOFFSET                     0x0
#define DMAAPB_AON_BLOCK2_BE_0_CAN2_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK2_BE_0_CAN2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK2_BE_0_CAN2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK2_BE_0_CAN2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK2_BE_0_CAN1_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_BLOCK2_BE_0_CAN1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK2_BE_0_CAN1_SHIFT)
#define DMAAPB_AON_BLOCK2_BE_0_CAN1_RANGE                       0:0
#define DMAAPB_AON_BLOCK2_BE_0_CAN1_WOFFSET                     0x0
#define DMAAPB_AON_BLOCK2_BE_0_CAN1_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK2_BE_0_CAN1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK2_BE_0_CAN1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK2_BE_0_CAN1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_BLOCK3_BE_0
#define DMAAPB_AON_BLOCK3_BE_0                  _MK_ADDR_CONST(0x328)
#define DMAAPB_AON_BLOCK3_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK3_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK3_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK3_BE_0_RESET_VAL                        _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_BLOCK3_BE_0_RESET_MASK                       _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_BLOCK3_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK3_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK3_BE_0_READ_MASK                        _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_BLOCK3_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_BLOCK3_BE_0_I2C10_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_AON_BLOCK3_BE_0_I2C10_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK3_BE_0_I2C10_SHIFT)
#define DMAAPB_AON_BLOCK3_BE_0_I2C10_RANGE                      23:23
#define DMAAPB_AON_BLOCK3_BE_0_I2C10_WOFFSET                    0x0
#define DMAAPB_AON_BLOCK3_BE_0_I2C10_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK3_BE_0_I2C10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK3_BE_0_I2C10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK3_BE_0_I2C10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_BLOCK4_BE_0
#define DMAAPB_AON_BLOCK4_BE_0                  _MK_ADDR_CONST(0x32c)
#define DMAAPB_AON_BLOCK4_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK4_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK4_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK4_BE_0_RESET_VAL                        _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_BLOCK4_BE_0_RESET_MASK                       _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_BLOCK4_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK4_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK4_BE_0_READ_MASK                        _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_BLOCK4_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x1002)
#define DMAAPB_AON_BLOCK4_BE_0_I2C8_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_AON_BLOCK4_BE_0_I2C8_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK4_BE_0_I2C8_SHIFT)
#define DMAAPB_AON_BLOCK4_BE_0_I2C8_RANGE                       12:12
#define DMAAPB_AON_BLOCK4_BE_0_I2C8_WOFFSET                     0x0
#define DMAAPB_AON_BLOCK4_BE_0_I2C8_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK4_BE_0_I2C8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK4_BE_0_I2C8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK4_BE_0_I2C8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK4_BE_0_I2C2_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_AON_BLOCK4_BE_0_I2C2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK4_BE_0_I2C2_SHIFT)
#define DMAAPB_AON_BLOCK4_BE_0_I2C2_RANGE                       1:1
#define DMAAPB_AON_BLOCK4_BE_0_I2C2_WOFFSET                     0x0
#define DMAAPB_AON_BLOCK4_BE_0_I2C2_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK4_BE_0_I2C2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK4_BE_0_I2C2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK4_BE_0_I2C2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_BLOCK5_BE_0
#define DMAAPB_AON_BLOCK5_BE_0                  _MK_ADDR_CONST(0x330)
#define DMAAPB_AON_BLOCK5_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK5_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK5_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK5_BE_0_RESET_VAL                        _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_BLOCK5_BE_0_RESET_MASK                       _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_BLOCK5_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK5_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK5_BE_0_READ_MASK                        _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_BLOCK5_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x680000)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_SHIFT                 _MK_SHIFT_CONST(22)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_SHIFT)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_RANGE                 22:22
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_WOFFSET                       0x0
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_SHIFT                 _MK_SHIFT_CONST(21)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_SHIFT)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_RANGE                 21:21
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_WOFFSET                       0x0
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_SHIFT                 _MK_SHIFT_CONST(19)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_SHIFT)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_RANGE                 19:19
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_WOFFSET                       0x0
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK5_BE_0_PADCTL_A12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_BLOCK6_BE_0
#define DMAAPB_AON_BLOCK6_BE_0                  _MK_ADDR_CONST(0x334)
#define DMAAPB_AON_BLOCK6_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK6_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK6_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK6_BE_0_RESET_VAL                        _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_BLOCK6_BE_0_RESET_MASK                       _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_BLOCK6_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK6_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK6_BE_0_READ_MASK                        _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_BLOCK6_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x800000)
#define DMAAPB_AON_BLOCK6_BE_0_PMC_SHIFT                        _MK_SHIFT_CONST(23)
#define DMAAPB_AON_BLOCK6_BE_0_PMC_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK6_BE_0_PMC_SHIFT)
#define DMAAPB_AON_BLOCK6_BE_0_PMC_RANGE                        23:23
#define DMAAPB_AON_BLOCK6_BE_0_PMC_WOFFSET                      0x0
#define DMAAPB_AON_BLOCK6_BE_0_PMC_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK6_BE_0_PMC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK6_BE_0_PMC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK6_BE_0_PMC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_BLOCK7_BE_0
#define DMAAPB_AON_BLOCK7_BE_0                  _MK_ADDR_CONST(0x338)
#define DMAAPB_AON_BLOCK7_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK7_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK7_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK7_BE_0_RESET_VAL                        _MK_MASK_CONST(0x801)
#define DMAAPB_AON_BLOCK7_BE_0_RESET_MASK                       _MK_MASK_CONST(0x801)
#define DMAAPB_AON_BLOCK7_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK7_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK7_BE_0_READ_MASK                        _MK_MASK_CONST(0x801)
#define DMAAPB_AON_BLOCK7_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x801)
#define DMAAPB_AON_BLOCK7_BE_0_RTC_SHIFT                        _MK_SHIFT_CONST(11)
#define DMAAPB_AON_BLOCK7_BE_0_RTC_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK7_BE_0_RTC_SHIFT)
#define DMAAPB_AON_BLOCK7_BE_0_RTC_RANGE                        11:11
#define DMAAPB_AON_BLOCK7_BE_0_RTC_WOFFSET                      0x0
#define DMAAPB_AON_BLOCK7_BE_0_RTC_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK7_BE_0_RTC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK7_BE_0_RTC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK7_BE_0_RTC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK7_BE_0_PWM4_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_AON_BLOCK7_BE_0_PWM4_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK7_BE_0_PWM4_SHIFT)
#define DMAAPB_AON_BLOCK7_BE_0_PWM4_RANGE                       0:0
#define DMAAPB_AON_BLOCK7_BE_0_PWM4_WOFFSET                     0x0
#define DMAAPB_AON_BLOCK7_BE_0_PWM4_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK7_BE_0_PWM4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK7_BE_0_PWM4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK7_BE_0_PWM4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_BLOCK8_BE_0
#define DMAAPB_AON_BLOCK8_BE_0                  _MK_ADDR_CONST(0x33c)
#define DMAAPB_AON_BLOCK8_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK8_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK8_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK8_BE_0_RESET_VAL                        _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_BLOCK8_BE_0_RESET_MASK                       _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_BLOCK8_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK8_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK8_BE_0_READ_MASK                        _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_BLOCK8_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x1000000)
#define DMAAPB_AON_BLOCK8_BE_0_SPI2_SHIFT                       _MK_SHIFT_CONST(24)
#define DMAAPB_AON_BLOCK8_BE_0_SPI2_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK8_BE_0_SPI2_SHIFT)
#define DMAAPB_AON_BLOCK8_BE_0_SPI2_RANGE                       24:24
#define DMAAPB_AON_BLOCK8_BE_0_SPI2_WOFFSET                     0x0
#define DMAAPB_AON_BLOCK8_BE_0_SPI2_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK8_BE_0_SPI2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK8_BE_0_SPI2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK8_BE_0_SPI2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_BLOCK9_BE_0
#define DMAAPB_AON_BLOCK9_BE_0                  _MK_ADDR_CONST(0x340)
#define DMAAPB_AON_BLOCK9_BE_0_SECURE                   0x0
#define DMAAPB_AON_BLOCK9_BE_0_SCR                      BR_SCR_0
#define DMAAPB_AON_BLOCK9_BE_0_WORD_COUNT                       0x1
#define DMAAPB_AON_BLOCK9_BE_0_RESET_VAL                        _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_BLOCK9_BE_0_RESET_MASK                       _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_BLOCK9_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK9_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK9_BE_0_READ_MASK                        _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_BLOCK9_BE_0_WRITE_MASK                       _MK_MASK_CONST(0x40000000)
#define DMAAPB_AON_BLOCK9_BE_0_TSC_SHIFT                        _MK_SHIFT_CONST(30)
#define DMAAPB_AON_BLOCK9_BE_0_TSC_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK9_BE_0_TSC_SHIFT)
#define DMAAPB_AON_BLOCK9_BE_0_TSC_RANGE                        30:30
#define DMAAPB_AON_BLOCK9_BE_0_TSC_WOFFSET                      0x0
#define DMAAPB_AON_BLOCK9_BE_0_TSC_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK9_BE_0_TSC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK9_BE_0_TSC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK9_BE_0_TSC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DMAAPB_AON_BLOCK10_BE_0
#define DMAAPB_AON_BLOCK10_BE_0                 _MK_ADDR_CONST(0x344)
#define DMAAPB_AON_BLOCK10_BE_0_SECURE                  0x0
#define DMAAPB_AON_BLOCK10_BE_0_SCR                     BR_SCR_0
#define DMAAPB_AON_BLOCK10_BE_0_WORD_COUNT                      0x1
#define DMAAPB_AON_BLOCK10_BE_0_RESET_VAL                       _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_BLOCK10_BE_0_RESET_MASK                      _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_BLOCK10_BE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK10_BE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK10_BE_0_READ_MASK                       _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_BLOCK10_BE_0_WRITE_MASK                      _MK_MASK_CONST(0x21000)
#define DMAAPB_AON_BLOCK10_BE_0_UART_G_SHIFT                    _MK_SHIFT_CONST(17)
#define DMAAPB_AON_BLOCK10_BE_0_UART_G_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK10_BE_0_UART_G_SHIFT)
#define DMAAPB_AON_BLOCK10_BE_0_UART_G_RANGE                    17:17
#define DMAAPB_AON_BLOCK10_BE_0_UART_G_WOFFSET                  0x0
#define DMAAPB_AON_BLOCK10_BE_0_UART_G_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK10_BE_0_UART_G_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK10_BE_0_UART_G_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK10_BE_0_UART_G_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DMAAPB_AON_BLOCK10_BE_0_UART_C_SHIFT                    _MK_SHIFT_CONST(12)
#define DMAAPB_AON_BLOCK10_BE_0_UART_C_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_AON_BLOCK10_BE_0_UART_C_SHIFT)
#define DMAAPB_AON_BLOCK10_BE_0_UART_C_RANGE                    12:12
#define DMAAPB_AON_BLOCK10_BE_0_UART_C_WOFFSET                  0x0
#define DMAAPB_AON_BLOCK10_BE_0_UART_C_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK10_BE_0_UART_C_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_AON_BLOCK10_BE_0_UART_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_AON_BLOCK10_BE_0_UART_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 840 [0x348]

// Reserved address 844 [0x34c]

// Reserved address 848 [0x350]

// Reserved address 852 [0x354]

// Reserved address 856 [0x358]

//
// REGISTER LIST
//
#define LIST_ARDMAAPB_AON_REGS(_op_) \
_op_(DMAAPB_AON_ORDER_CONFIG_0) \
_op_(DMAAPB_AON_ERROR_CONFIG_0) \
_op_(DMAAPB_AON_TIMEOUT_TIMER_0) \
_op_(DMAAPB_AON_TIMEOUT_CONFIG_0) \
_op_(DMAAPB_AON_CLK_OVR_ON_0) \
_op_(DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD1_0) \
_op_(DMAAPB_AON_CHX_FIFO_FULL_THRESHOLD2_0) \
_op_(DMAAPB_AON_RESP_FIFO_FULL_THRESHOLD_0) \
_op_(DMAAPB_AON_INTERRUPT_MASK_0) \
_op_(DMAAPB_AON_INTERRUPT_STATUS_0) \
_op_(DMAAPB_AON_RAW_INTERRUPT_STATUS_0) \
_op_(DMAAPB_AON_ERROR_STATUS_0) \
_op_(DMAAPB_AON_FIFO_STATUS1_0) \
_op_(DMAAPB_AON_FIFO_STATUS2_0) \
_op_(DMAAPB_AON_FIFO_STATUS3_0) \
_op_(DMAAPB_AON_CYA_0) \
_op_(DMAAPB_AON_FC_DELAY_CONFIG_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_1_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_2_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_3_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_4_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_5_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_6_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_7_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_8_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_9_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_10_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_11_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_12_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_13_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_14_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG0_15_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_0_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_1_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_2_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_3_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_4_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_5_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_6_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_7_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_8_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_9_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_10_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_11_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_12_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_13_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_14_0) \
_op_(DMAAPB_AON_FIREWALL_ADDR_CONFIG1_15_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_0_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_1_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_2_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_3_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_4_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_5_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_6_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_7_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_8_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_9_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_10_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_11_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_12_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_13_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_14_0) \
_op_(DMAAPB_AON_SECURITY_BITMASK_15_0) \
_op_(DMAAPB_AON_NS_BLOCK0_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK2_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK3_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK4_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK5_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK6_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK7_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK8_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK9_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK10_TZ_0) \
_op_(DMAAPB_AON_NS_BLOCK0_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK2_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK3_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK4_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK5_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK6_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK7_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK8_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK9_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK10_G1_0) \
_op_(DMAAPB_AON_NS_BLOCK0_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK2_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK3_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK4_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK5_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK6_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK7_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK8_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK9_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK10_G2_0) \
_op_(DMAAPB_AON_NS_BLOCK0_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK2_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK3_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK4_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK5_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK6_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK7_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK8_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK9_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK10_G3_0) \
_op_(DMAAPB_AON_NS_BLOCK0_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK2_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK3_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK4_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK5_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK6_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK7_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK8_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK9_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK10_G4_0) \
_op_(DMAAPB_AON_NS_BLOCK0_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK2_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK3_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK4_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK5_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK6_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK7_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK8_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK9_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK10_G5_0) \
_op_(DMAAPB_AON_NS_BLOCK0_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK2_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK3_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK4_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK5_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK6_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK7_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK8_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK9_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK10_G6_0) \
_op_(DMAAPB_AON_NS_BLOCK0_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK2_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK3_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK4_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK5_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK6_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK7_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK8_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK9_G7_0) \
_op_(DMAAPB_AON_NS_BLOCK10_G7_0) \
_op_(DMAAPB_AON_BLOCK0_BE_0) \
_op_(DMAAPB_AON_BLOCK2_BE_0) \
_op_(DMAAPB_AON_BLOCK3_BE_0) \
_op_(DMAAPB_AON_BLOCK4_BE_0) \
_op_(DMAAPB_AON_BLOCK5_BE_0) \
_op_(DMAAPB_AON_BLOCK6_BE_0) \
_op_(DMAAPB_AON_BLOCK7_BE_0) \
_op_(DMAAPB_AON_BLOCK8_BE_0) \
_op_(DMAAPB_AON_BLOCK9_BE_0) \
_op_(DMAAPB_AON_BLOCK10_BE_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_DMAAPB_AON 0x00000000

//
// ARDMAAPB_AON REGISTER BANKS
//

#define DMAAPB_AON0_FIRST_REG 0x0000 // DMAAPB_AON_ORDER_CONFIG_0
#define DMAAPB_AON0_LAST_REG 0x0000 // DMAAPB_AON_ORDER_CONFIG_0
#define DMAAPB_AON1_FIRST_REG 0x02c4 // DMAAPB_AON_ERROR_CONFIG_0
#define DMAAPB_AON1_LAST_REG 0x02f8 // DMAAPB_AON_FIFO_STATUS3_0
#define DMAAPB_AON2_FIRST_REG 0x0400 // DMAAPB_AON_CYA_0
#define DMAAPB_AON2_LAST_REG 0x0404 // DMAAPB_AON_FC_DELAY_CONFIG_0
#define DMAAPB_AON3_FIRST_REG 0x0004 // DMAAPB_AON_FIREWALL_ADDR_CONFIG0_0_0
#define DMAAPB_AON3_LAST_REG 0x00c4 // DMAAPB_AON_NS_BLOCK0_TZ_0
#define DMAAPB_AON4_FIRST_REG 0x00cc // DMAAPB_AON_NS_BLOCK2_TZ_0
#define DMAAPB_AON4_LAST_REG 0x00ec // DMAAPB_AON_NS_BLOCK10_TZ_0
#define DMAAPB_AON5_FIRST_REG 0x0104 // DMAAPB_AON_NS_BLOCK0_G1_0
#define DMAAPB_AON5_LAST_REG 0x0104 // DMAAPB_AON_NS_BLOCK0_G1_0
#define DMAAPB_AON6_FIRST_REG 0x010c // DMAAPB_AON_NS_BLOCK2_G1_0
#define DMAAPB_AON6_LAST_REG 0x012c // DMAAPB_AON_NS_BLOCK10_G1_0
#define DMAAPB_AON7_FIRST_REG 0x0144 // DMAAPB_AON_NS_BLOCK0_G2_0
#define DMAAPB_AON7_LAST_REG 0x0144 // DMAAPB_AON_NS_BLOCK0_G2_0
#define DMAAPB_AON8_FIRST_REG 0x014c // DMAAPB_AON_NS_BLOCK2_G2_0
#define DMAAPB_AON8_LAST_REG 0x016c // DMAAPB_AON_NS_BLOCK10_G2_0
#define DMAAPB_AON9_FIRST_REG 0x0184 // DMAAPB_AON_NS_BLOCK0_G3_0
#define DMAAPB_AON9_LAST_REG 0x0184 // DMAAPB_AON_NS_BLOCK0_G3_0
#define DMAAPB_AON10_FIRST_REG 0x018c // DMAAPB_AON_NS_BLOCK2_G3_0
#define DMAAPB_AON10_LAST_REG 0x01ac // DMAAPB_AON_NS_BLOCK10_G3_0
#define DMAAPB_AON11_FIRST_REG 0x01c4 // DMAAPB_AON_NS_BLOCK0_G4_0
#define DMAAPB_AON11_LAST_REG 0x01c4 // DMAAPB_AON_NS_BLOCK0_G4_0
#define DMAAPB_AON12_FIRST_REG 0x01cc // DMAAPB_AON_NS_BLOCK2_G4_0
#define DMAAPB_AON12_LAST_REG 0x01ec // DMAAPB_AON_NS_BLOCK10_G4_0
#define DMAAPB_AON13_FIRST_REG 0x0204 // DMAAPB_AON_NS_BLOCK0_G5_0
#define DMAAPB_AON13_LAST_REG 0x0204 // DMAAPB_AON_NS_BLOCK0_G5_0
#define DMAAPB_AON14_FIRST_REG 0x020c // DMAAPB_AON_NS_BLOCK2_G5_0
#define DMAAPB_AON14_LAST_REG 0x022c // DMAAPB_AON_NS_BLOCK10_G5_0
#define DMAAPB_AON15_FIRST_REG 0x0244 // DMAAPB_AON_NS_BLOCK0_G6_0
#define DMAAPB_AON15_LAST_REG 0x0244 // DMAAPB_AON_NS_BLOCK0_G6_0
#define DMAAPB_AON16_FIRST_REG 0x024c // DMAAPB_AON_NS_BLOCK2_G6_0
#define DMAAPB_AON16_LAST_REG 0x026c // DMAAPB_AON_NS_BLOCK10_G6_0
#define DMAAPB_AON17_FIRST_REG 0x0284 // DMAAPB_AON_NS_BLOCK0_G7_0
#define DMAAPB_AON17_LAST_REG 0x0284 // DMAAPB_AON_NS_BLOCK0_G7_0
#define DMAAPB_AON18_FIRST_REG 0x028c // DMAAPB_AON_NS_BLOCK2_G7_0
#define DMAAPB_AON18_LAST_REG 0x02ac // DMAAPB_AON_NS_BLOCK10_G7_0
#define DMAAPB_AON19_FIRST_REG 0x031c // DMAAPB_AON_BLOCK0_BE_0
#define DMAAPB_AON19_LAST_REG 0x031c // DMAAPB_AON_BLOCK0_BE_0
#define DMAAPB_AON20_FIRST_REG 0x0324 // DMAAPB_AON_BLOCK2_BE_0
#define DMAAPB_AON20_LAST_REG 0x0344 // DMAAPB_AON_BLOCK10_BE_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARDMAAPB_AON_H_INC_
