Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.M24LC64
Compiling module xil_defaultlib.eeprom
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
