<!doctype html>
<html class="no-js">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><link rel="index" title="Index" href="../../../genindex.html" /><link rel="search" title="Search" href="../../../search.html" />

    <meta name="generator" content="sphinx-4.2.0, furo 2021.10.09"/>
        <title>spydrnet_physical.util.openfpga - SpyDrNet-Physical alpha documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/styles/furo.css?digest=0254c309f5cadf746f1a613e7677379ac9c8cdcd" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sg_gallery.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sg_gallery-binder.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sg_gallery-dataframe.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sg_gallery-rendered-html.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/styles/furo-extensions.css?digest=16fb25fabf47304eee183a5e9af80b1ba98259b1" />
    <link rel="stylesheet" type="text/css" href="../../../_static/custom.css" />
    
    


<style>
  body {
    --color-code-background: #eeffcc;
  --color-code-foreground: black;
  
  }
  body[data-theme="dark"] {
    --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
  }
  @media (prefers-color-scheme: dark) {
    body:not([data-theme="light"]) {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
  }
</style></head>
  <body>
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    
<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round">
      <path stroke="none" d="M0 0h24v24H0z" />
      <line x1="4" y1="6" x2="20" y2="6" />
      <line x1="10" y1="12" x2="20" y2="12" />
      <line x1="6" y1="18" x2="20" y2="18" />
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../../index.html"><div class="brand">SpyDrNet-Physical alpha documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon no-toc" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../../index.html">
  
  
  <span class="sidebar-brand-text">SpyDrNet-Physical alpha documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../../search.html" role="search">
  <input class="sidebar-search" placeholder=Search name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../introduction.html">Introduction</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../introduction/install.html">Install</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../introduction/getting_started.html">Getting Started</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../introduction/shell_interface.html">Shell Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../introduction/visualisation.html">Visualization</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../reference/index.html">API Reference</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../reference/classes/index.html">SpyDrNet-Physical API Summary</a><input class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/element.html">Element</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/bundle.html">Bundle</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/pin.html">Pin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/innerpin.html">InnerPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/outerpin.html">OuterPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/cable.html">Cable</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/definition.html">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/classes/library.html">Library</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../reference/utility/index.html">Utility Functions</a><input class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/spydrnet_physical.util.get_names.html">spydrnet_physical.util.get_names</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/utility/generated/spydrnet_physical.util.get_attr.html">spydrnet_physical.util.get_attr</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../reference/openfpga/index.html">OpenFPGA Functions</a><input class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../reference/openfpga/base.html">OpenFPGA Base</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../auto_sample_verilog/index.html">Sample Verilog Netlists</a><input class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../auto_sample_verilog/basic_hierarchy.html">basic_hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../auto_sample_verilog/grid_example.html">grid_example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../auto_sample_verilog/square_grid.html">square_grid</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../example.html">Examples</a><input class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../auto_basic/index.html">Basic Restructuring Examples</a><input class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/display_info.html">Display Netlist Information Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/wire_feedthrough.html">Genrating feedthrough from single instance</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/merge_multiple_instances.html">Merging group of instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_basic/merge_instance.html">Merging two instances in the design</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../auto_openfpga/index.html">OpenFPGA Related Restructuring</a><input class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/connection_patterns.html">Connection Pattern Generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/create_clock_tree.html">Create Clock Tree Embedding</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/tile_creation.html">Creating FPGA Tiles from OpenFPGA verilog</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/floorplan_rendering.html">Demonstrate how to render basic floorplan</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/extract_configuration_order.html">Extracing configuration chain order from each module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/clock_tree_insertion.html">H-Tree insertion in FPGA Tilable grid</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../auto_openfpga/rename_modules.html">Renaming Homogeneous FPGA Modules</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../tests/index.html">Unit Tests</a></li>
</ul>

</div>
</div>
      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <div class="content-icon-container">
          <div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon no-toc" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <h1>Source code for spydrnet_physical.util.openfpga</h1><div class="highlight"><pre>
<span></span><span class="sd">"""</span>
<span class="sd">This class is created for OpenFPGA related netlist transformations</span>
<span class="sd">"""</span>
<span class="kn">import</span> <span class="nn">logging</span>
<span class="kn">from</span> <span class="nn">collections</span> <span class="kn">import</span> <span class="n">OrderedDict</span>
<span class="kn">from</span> <span class="nn">fnmatch</span> <span class="kn">import</span> <span class="n">fnmatch</span>
<span class="kn">from</span> <span class="nn">os</span> <span class="kn">import</span> <span class="n">path</span>
<span class="kn">from</span> <span class="nn">pathlib</span> <span class="kn">import</span> <span class="n">Path</span>
<span class="kn">import</span> <span class="nn">re</span>

<span class="kn">import</span> <span class="nn">spydrnet</span> <span class="k">as</span> <span class="nn">sdn</span>

<span class="n">logger</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="s1">'spydrnet_logs'</span><span class="p">)</span>


<div class="viewcode-block" id="OpenFPGA_Tile01"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01">[docs]</a><span class="k">class</span> <span class="nc">OpenFPGA_Tile01</span><span class="p">(</span><span class="nb">object</span><span class="p">):</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">grid</span><span class="p">,</span> <span class="n">netlist</span><span class="p">,</span> <span class="n">library</span><span class="o">=</span><span class="s2">"work"</span><span class="p">,</span> <span class="n">top_module</span><span class="o">=</span><span class="s2">"fpga_top"</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Init class</span>

<span class="sd">        args:</span>
<span class="sd">            netlist (sdn.netlist): Pass OpenFPGA core netlist</span>
<span class="sd">        '''</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span> <span class="o">=</span> <span class="n">grid</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span> <span class="o">=</span> <span class="n">netlist</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_work</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">netlist</span><span class="o">.</span><span class="n">get_libraries</span><span class="p">(</span><span class="n">library</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_task_directory</span> <span class="o">=</span> <span class="n">netlist</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="n">top_module</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_tile_name_patter</span> <span class="o">=</span> <span class="s2">"tile_</span><span class="si">%d</span><span class="s2">_</span><span class="si">%d</span><span class="s2">_"</span>
        <span class="n">netlist</span><span class="o">.</span><span class="n">top_instance</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">work</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_work</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">top_module</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span>

    <span class="k">def</span> <span class="nf">add_placement</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">pass</span>

    <span class="k">def</span> <span class="nf">create_connection</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">pass</span>

    <span class="k">def</span> <span class="nf">remove_undriven_nets</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">removed_cables</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">cable</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">get_cables</span><span class="p">(</span><span class="s2">"*undriven*"</span><span class="p">):</span>
            <span class="n">removed_cables</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">cable</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">remove_cable</span><span class="p">(</span><span class="n">cable</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">removed_cables</span>

<div class="viewcode-block" id="OpenFPGA_Tile01.create_tiles"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01.create_tiles">[docs]</a>    <span class="k">def</span> <span class="nf">create_tiles</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Creates tiles</span>
<span class="sd">        '''</span>
        <span class="c1"># ##############  Main Tiles  ##############</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_main_tile</span><span class="p">()</span>

        <span class="c1"># ##############  Side Tiles  ##############</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_left_tile</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_right_tile</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_top_tile</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_bottom_tile</span><span class="p">()</span>

        <span class="c1"># ############## Corner Tiles ##############</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_top_left_tile</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_top_right_tile</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_bottom_left_tile</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_bottom_right_tile</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01.design_top_stat"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01.design_top_stat">[docs]</a>    <span class="k">def</span> <span class="nf">design_top_stat</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Get statistics of the top module</span>
<span class="sd">        '''</span>
        <span class="n">design</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">"= = "</span><span class="o">*</span><span class="mi">10</span><span class="p">)</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">"= = "</span><span class="o">*</span><span class="mi">3</span> <span class="o">+</span> <span class="s2">" DESIGN STATS "</span> <span class="o">+</span> <span class="s2">"= "</span><span class="o">*</span><span class="mi">7</span><span class="p">)</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">"= = "</span><span class="o">*</span><span class="mi">10</span><span class="p">)</span>
        <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">"    top_module : </span><span class="si">{</span><span class="n">design</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span>
        <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">"    instances  : </span><span class="si">{</span><span class="nb">len</span><span class="p">(</span><span class="n">design</span><span class="o">.</span><span class="n">children</span><span class="p">)</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">"= = "</span><span class="o">*</span><span class="mi">10</span><span class="p">)</span>
        <span class="n">inst_cnt</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">inst</span> <span class="ow">in</span> <span class="n">design</span><span class="o">.</span><span class="n">children</span><span class="p">:</span>
            <span class="n">inst_cnt</span><span class="p">[</span><span class="n">inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> \
                <span class="n">inst_cnt</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
        <span class="n">inst_cnt</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">(</span><span class="nb">sorted</span><span class="p">(</span><span class="n">inst_cnt</span><span class="o">.</span><span class="n">items</span><span class="p">(),</span>
                                      <span class="n">reverse</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span>
                                      <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">t</span><span class="p">:</span> <span class="n">t</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">"</span><span class="si">{: &gt;20}</span><span class="s2"> </span><span class="si">{: &gt;8}</span><span class="s2">"</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="s1">'References'</span><span class="p">,</span> <span class="s1">'count'</span><span class="p">))</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">"- - "</span><span class="o">*</span><span class="mi">10</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">def_</span><span class="p">,</span> <span class="n">count</span> <span class="ow">in</span> <span class="n">inst_cnt</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="nb">print</span><span class="p">(</span><span class="s2">"</span><span class="si">{: &gt;20}</span><span class="s2"> </span><span class="si">{: &gt;8}</span><span class="s2">"</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                <span class="n">def_</span> <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">def_</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">20</span> <span class="k">else</span> <span class="sa">f</span><span class="s2">"...</span><span class="si">{</span><span class="n">def_</span><span class="p">[</span><span class="o">-</span><span class="mi">17</span><span class="p">:]</span><span class="si">}</span><span class="s2">"</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
        <span class="k">return</span> <span class="n">inst_cnt</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01.save_netlist"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01.save_netlist">[docs]</a>    <span class="k">def</span> <span class="nf">save_netlist</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">patten</span><span class="o">=</span><span class="s2">"*"</span><span class="p">,</span>  <span class="n">location</span><span class="o">=</span><span class="s2">"."</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Save verilog files</span>
<span class="sd">        '''</span>
        <span class="k">for</span> <span class="n">definition</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="n">patten</span><span class="p">):</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">info</span><span class="p">(</span><span class="s2">"Writing </span><span class="si">%s</span><span class="s2">"</span><span class="p">,</span> <span class="n">definition</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="n">Path</span><span class="p">(</span><span class="n">location</span><span class="p">)</span><span class="o">.</span><span class="n">mkdir</span><span class="p">(</span><span class="n">parents</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">exist_ok</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="n">sdn</span><span class="o">.</span><span class="n">compose</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_netlist</span><span class="p">,</span>
                        <span class="n">filename</span><span class="o">=</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">location</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">definition</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">.v"</span><span class="p">),</span>
                        <span class="n">skip_constraints</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span>
                        <span class="n">definition_list</span><span class="o">=</span><span class="p">[</span><span class="n">definition</span><span class="o">.</span><span class="n">name</span><span class="p">],</span>
                        <span class="n">write_blackbox</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">create_grid_io_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">sides</span> <span class="o">=</span> <span class="p">[(</span><span class="s2">"left"</span><span class="p">,</span> <span class="s2">"top"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">),</span>
                 <span class="p">(</span><span class="s2">"top"</span><span class="p">,</span> <span class="s2">"left"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">),</span>
                 <span class="p">(</span><span class="s2">"right"</span><span class="p">,</span> <span class="s2">"top"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">),</span>
                 <span class="p">(</span><span class="s2">"bottom"</span><span class="p">,</span> <span class="s2">"left"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">)]</span>

        <span class="c1">#  =========  grid_io  =========</span>
        <span class="k">for</span> <span class="n">grid_io</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"grid_io*"</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">s1</span><span class="p">,</span> <span class="n">s2_1</span><span class="p">,</span> <span class="n">s2_2</span> <span class="ow">in</span> <span class="n">sides</span><span class="p">:</span>
                <span class="c1"># Plan upper pins</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">grid_io</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                    <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span>
                        <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">*_pin_inpad_*upper"</span><span class="p">)</span>
                <span class="p">))</span>
                <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="n">grid_io</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"io_</span><span class="si">{</span><span class="n">s2_1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s1</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_in"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

                <span class="c1"># Plan lower pins</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">grid_io</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                    <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span>
                        <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">*_pin_inpad_*lower"</span><span class="p">)</span>
                <span class="p">))</span>
                <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="n">grid_io</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"io_</span><span class="si">{</span><span class="n">s2_2</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s1</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_in"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

                <span class="c1"># Plan lower pins (Remaining in case of non duplicatded pins appear)</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">grid_io</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                    <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">*_pin_inpad_*"</span><span class="p">)))</span>
                <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="n">grid_io</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"io_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_in"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

                <span class="c1"># Plan input pins</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">grid_io</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                    <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">*_pin_outpad_*"</span><span class="p">)))</span>
                <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="n">grid_io</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"io_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_out"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

<div class="viewcode-block" id="OpenFPGA_Tile01.create_grid_clb_bus"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01.create_grid_clb_bus">[docs]</a>    <span class="k">def</span> <span class="nf">create_grid_clb_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Convert CLB wires to Bus</span>
<span class="sd">        '''</span>
        <span class="n">sides</span> <span class="o">=</span> <span class="p">[(</span><span class="s2">"left"</span><span class="p">,</span> <span class="s2">"left_1"</span><span class="p">,</span> <span class="s2">"left_2"</span><span class="p">),</span>
                 <span class="p">(</span><span class="s2">"top"</span><span class="p">,</span> <span class="s2">"left"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">),</span>
                 <span class="p">(</span><span class="s2">"right"</span><span class="p">,</span> <span class="s2">"top"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">),</span>
                 <span class="p">(</span><span class="s2">"bottom"</span><span class="p">,</span> <span class="s2">"bottom_2"</span><span class="p">,</span> <span class="s2">"bottom_1"</span><span class="p">)]</span>
        <span class="n">grid_clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"grid_clb*"</span><span class="p">))</span>

        <span class="k">for</span> <span class="n">port</span> <span class="ow">in</span> <span class="n">grid_clb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"*pin_clk*"</span><span class="p">):</span>
            <span class="n">grid_clb</span><span class="o">.</span><span class="n">remove_port</span><span class="p">(</span><span class="n">port</span><span class="p">)</span>
        <span class="c1">#  =========  grid_clb  =========</span>
        <span class="k">for</span> <span class="n">s1</span><span class="p">,</span> <span class="n">s2_1</span><span class="p">,</span> <span class="n">s2_2</span> <span class="ow">in</span> <span class="n">sides</span><span class="p">:</span>
            <span class="c1"># Plan upper pins</span>
            <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">grid_clb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">*_pin_O_*upper"</span><span class="p">)))</span>
            <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                <span class="n">grid_clb</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"clb_</span><span class="si">{</span><span class="n">s2_1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s1</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_out"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

            <span class="c1"># Plan lower pins</span>
            <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">grid_clb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">*_pin_O_*lower"</span><span class="p">)))</span>
            <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                <span class="n">grid_clb</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"clb_</span><span class="si">{</span><span class="n">s2_2</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s1</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_out"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

            <span class="c1"># Plan lower pins (Remaining in case of non duplicatded pins appear)</span>
            <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">grid_clb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">*_pin_O_*_"</span><span class="p">)))</span>
            <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                <span class="n">grid_clb</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"clb_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_out"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

            <span class="c1"># Plan input pins</span>
            <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">grid_clb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">*_pin_I*"</span><span class="p">)))</span>
            <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                <span class="n">grid_clb</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"clb_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_in"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">create_sb_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">sides</span> <span class="o">=</span> <span class="p">[</span><span class="s2">"top"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">,</span> <span class="s2">"left"</span><span class="p">]</span>
        <span class="k">for</span> <span class="n">sb</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"sb_*"</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">s1</span> <span class="ow">in</span> <span class="n">sides</span><span class="p">:</span>
                <span class="k">for</span> <span class="n">s2</span> <span class="ow">in</span> <span class="n">sides</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                        <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s2</span><span class="si">}</span><span class="s2">_grid_*_pin_O_*"</span><span class="p">)))</span>
                    <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                        <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                        <span class="n">sb</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s2</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_in"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">sb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                        <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s2</span><span class="si">}</span><span class="s2">_grid_*__pin_inpad_*"</span><span class="p">)))</span>
                    <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                        <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                        <span class="n">sb</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">s2</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">_inpad"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">create_cb_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">sides</span> <span class="o">=</span> <span class="p">[</span><span class="s2">"top"</span><span class="p">,</span> <span class="s2">"right"</span><span class="p">,</span> <span class="s2">"bottom"</span><span class="p">,</span> <span class="s2">"left"</span><span class="p">]</span>
        <span class="k">for</span> <span class="n">cbx</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"cbx_*"</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">indx</span><span class="p">,</span> <span class="n">s1</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">sides</span><span class="p">):</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">cbx</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                    <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_grid_*__pin_I_*"</span><span class="p">)))</span>
                <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="n">cbx</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cb_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_in"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

                <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">cbx</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                    <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_grid_*__pin_outpad_*"</span><span class="p">)))</span>
                <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="n">cbx</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cb_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_outpad"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

        <span class="k">for</span> <span class="n">cby</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"cby_*"</span><span class="p">):</span>
            <span class="k">for</span> <span class="n">indx</span><span class="p">,</span> <span class="n">s1</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">sides</span><span class="p">):</span>
                <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">cby</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                    <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_grid_*__pin_I_*"</span><span class="p">)))</span>
                <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="n">cby</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cb_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_in"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

                <span class="n">ports</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="n">cby</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span>
                    <span class="nb">filter</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">fnmatch</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_grid_*__pin_outpad_*"</span><span class="p">)))</span>
                <span class="k">if</span> <span class="n">ports</span><span class="p">:</span>
                    <span class="n">ports</span> <span class="o">=</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">ports</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="n">cby</span><span class="o">.</span><span class="n">combine_ports</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cb_</span><span class="si">{</span><span class="n">s1</span><span class="si">}</span><span class="s2">_outpad"</span><span class="p">,</span> <span class="n">ports</span><span class="p">)</span>

<div class="viewcode-block" id="OpenFPGA_Tile01.create_grid_clb_feedthroughs"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01.create_grid_clb_feedthroughs">[docs]</a>    <span class="k">def</span> <span class="nf">create_grid_clb_feedthroughs</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''</span>
<span class="sd">        Create feedthroughs for ``grid_clb``</span>

<span class="sd">        '''</span>
        <span class="c1"># TODO: Need more detal documentation</span>
        <span class="n">left_ft0</span><span class="p">,</span> <span class="n">left_ft1</span><span class="p">,</span> <span class="n">bottom_ft0</span><span class="p">,</span> <span class="n">bottom_ft1</span> <span class="o">=</span> <span class="p">[],</span> <span class="p">[],</span> <span class="p">[],</span> <span class="p">[]</span>
        <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"grid_clb"</span><span class="p">))</span>

        <span class="k">for</span> <span class="n">each</span> <span class="ow">in</span> <span class="n">clb</span><span class="o">.</span><span class="n">references</span><span class="p">:</span>
            <span class="n">cable</span> <span class="o">=</span> <span class="n">each</span><span class="o">.</span><span class="n">get_port_cables</span><span class="p">(</span><span class="s2">"clb_left_out"</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span>
            <span class="n">x</span><span class="p">,</span> <span class="n">y</span> <span class="o">=</span> <span class="nb">map</span><span class="p">(</span><span class="nb">int</span><span class="p">,</span> <span class="n">re</span><span class="o">.</span><span class="n">match</span><span class="p">(</span>
                <span class="sa">r</span><span class="s2">"grid_clb_(\w+)__(\w+)_"</span><span class="p">,</span> <span class="n">each</span><span class="o">.</span><span class="n">name</span><span class="p">)</span><span class="o">.</span><span class="n">groups</span><span class="p">())</span>
            <span class="n">through_inst</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="n">x</span><span class="o">-</span><span class="mi">1</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="nb">print</span><span class="p">(</span><span class="n">each</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">cable</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">through_inst</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">through_inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span> <span class="o">==</span> <span class="s2">"cby_0__1_"</span><span class="p">:</span>
                <span class="n">left_ft0</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">cable</span><span class="p">,</span> <span class="p">(</span><span class="n">through_inst</span><span class="p">,)))</span>
            <span class="k">elif</span> <span class="n">through_inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span> <span class="o">==</span> <span class="s2">"cby_1__1_"</span><span class="p">:</span>
                <span class="n">left_ft1</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">cable</span><span class="p">,</span> <span class="p">(</span><span class="n">through_inst</span><span class="p">,)))</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="nb">print</span><span class="p">(</span><span class="s2">"Unexpected instance to merge"</span><span class="p">)</span>

            <span class="n">cable</span> <span class="o">=</span> <span class="n">each</span><span class="o">.</span><span class="n">get_port_cables</span><span class="p">(</span><span class="s2">"clb_bottom_out"</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span>
            <span class="n">through_inst</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="o">-</span><span class="mi">1</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="nb">print</span><span class="p">(</span><span class="n">each</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">cable</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">through_inst</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">through_inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span> <span class="o">==</span> <span class="s2">"cbx_1__0_"</span><span class="p">:</span>
                <span class="n">bottom_ft0</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">cable</span><span class="p">,</span> <span class="p">(</span><span class="n">through_inst</span><span class="p">,)))</span>
            <span class="k">elif</span> <span class="n">through_inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span> <span class="o">==</span> <span class="s2">"cbx_1__1_"</span><span class="p">:</span>
                <span class="n">bottom_ft1</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">cable</span><span class="p">,</span> <span class="p">(</span><span class="n">through_inst</span><span class="p">,)))</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="nb">print</span><span class="p">(</span><span class="s2">"Unexpected instance to merge"</span><span class="p">)</span>
            <span class="nb">print</span><span class="p">(</span><span class="s2">"==================="</span><span class="p">)</span>

        <span class="n">_</span><span class="p">,</span> <span class="n">new_ports</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">create_ft_multiple</span><span class="p">(</span><span class="n">left_ft0</span><span class="p">)</span>
        <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"cb_right_grid_in"</span><span class="p">)</span>
        <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"cb_bottom_r_out"</span><span class="p">)</span>
        <span class="n">_</span><span class="p">,</span> <span class="n">new_ports</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">create_ft_multiple</span><span class="p">(</span><span class="n">left_ft1</span><span class="p">)</span>
        <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"cb_right_grid_in"</span><span class="p">)</span>
        <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"cb_bottom_r_out"</span><span class="p">)</span>
        <span class="n">_</span><span class="p">,</span> <span class="n">new_ports</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">create_ft_multiple</span><span class="p">(</span><span class="n">bottom_ft0</span><span class="p">)</span>
        <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"cb_top_grid_in"</span><span class="p">)</span>
        <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"cb_left_r_out"</span><span class="p">)</span>
        <span class="n">_</span><span class="p">,</span> <span class="n">new_ports</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">create_ft_multiple</span><span class="p">(</span><span class="n">bottom_ft1</span><span class="p">)</span>
        <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"cb_top_grid_in"</span><span class="p">)</span>
        <span class="n">new_ports</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"cb_left_r_out"</span><span class="p">)</span>

        <span class="nb">next</span><span class="p">(</span><span class="n">clb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"clb_top_out"</span><span class="p">))</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"clb_left_t_out"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="n">clb</span><span class="o">.</span><span class="n">get_ports</span><span class="p">(</span><span class="s2">"clb_right_out"</span><span class="p">))</span><span class="o">.</span><span class="n">change_name</span><span class="p">(</span><span class="s2">"clb_bottom_r_out"</span><span class="p">)</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._main_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._main_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_main_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''Create main Tiles</span>
<span class="sd">        ::</span>

<span class="sd">                              +-----+</span>
<span class="sd">                              |     |</span>
<span class="sd">                +-------+ +----     ---+</span>
<span class="sd">                |  CBY  | |     SB     |</span>
<span class="sd">                +-------+ +----     ---+</span>
<span class="sd">            +---------------+ |     |</span>
<span class="sd">            |               | +-----+</span>
<span class="sd">            |               | +-----+</span>
<span class="sd">            |               | |     |</span>
<span class="sd">            |      CLB      | | CBX |</span>
<span class="sd">            |               | +-----+</span>
<span class="sd">            |               |</span>
<span class="sd">            +---------------+</span>

<span class="sd">      '''</span>
        <span class="n">merge_module_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]):</span>
            <span class="k">for</span> <span class="n">y</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]):</span>
                <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_clb_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
                <span class="n">cbx</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
                <span class="n">cby</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
                <span class="n">sb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
                <span class="n">merge_module_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cbx</span><span class="p">,</span> <span class="n">cby</span><span class="p">,</span> <span class="n">sb</span><span class="p">),</span>
                                          <span class="sa">f</span><span class="s2">"tile_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">merge_module_list</span><span class="p">,</span>
                                                 <span class="n">new_definition_name</span><span class="o">=</span><span class="s2">"tile"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._left_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._left_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_left_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''        Create Left Tiles</span>
<span class="sd">        ::</span>
<span class="sd">            +-----+                  +-----+</span>
<span class="sd">            |     |                  |     |</span>
<span class="sd">            |     +--+ +-------+ +---+     +--+</span>
<span class="sd">            | SB     | |  CBY  | |     SB     |</span>
<span class="sd">            |     +--+ +-------+ +---+     +--+</span>
<span class="sd">            |     | +--------------+ |     |</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">            |     | |              | |     |</span>
<span class="sd">            | CBX | |     CLB      | | CBX |</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">                    |              |</span>
<span class="sd">                    +--------------+</span>
<span class="sd">        '''</span>
        <span class="n">instance_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]):</span>
            <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_clb_1__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">cby0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_0__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">cby1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_1__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">cbx1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_1__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">sb0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_0__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">sb1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_1__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">grid_io</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_io_left_0__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">instance_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cby0</span><span class="p">,</span> <span class="n">cby1</span><span class="p">,</span> <span class="n">cbx1</span><span class="p">,</span> <span class="n">sb0</span><span class="p">,</span> <span class="n">sb1</span><span class="p">,</span> <span class="n">grid_io</span><span class="p">),</span>
                                  <span class="sa">f</span><span class="s2">"tile_1__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">instance_list</span><span class="p">,</span>
                                                 <span class="n">new_definition_name</span><span class="o">=</span><span class="s2">"left_tile"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"left_tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._right_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._right_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_right_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''    Create Right Tiles</span>
<span class="sd">        ::</span>
<span class="sd">                             +-----+</span>
<span class="sd">                             |     |</span>
<span class="sd">                +-------+ +--+     |</span>
<span class="sd">                |  CBY  | |    SB  |</span>
<span class="sd">                +-------+ +--+     |</span>
<span class="sd">            +--------------+ |     |</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              | |     |</span>
<span class="sd">            |     CLB      | | CBX |</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              |</span>
<span class="sd">            +--------------+</span>
<span class="sd">        '''</span>
        <span class="n">instance_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]):</span>
            <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"grid_clb_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">cbx1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">cby0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">sb0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">grid_io</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"grid_io_right_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">+</span><span class="mi">1</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">instance_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cbx1</span><span class="p">,</span> <span class="n">cby0</span><span class="p">,</span> <span class="n">sb0</span><span class="p">,</span> <span class="n">grid_io</span><span class="p">),</span>
                                  <span class="sa">f</span><span class="s2">"tile_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">instance_list</span><span class="p">,</span>
                                                 <span class="n">new_definition_name</span><span class="o">=</span><span class="sa">f</span><span class="s2">"right_tile"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"right_tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._top_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._top_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_top_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''     Create Top Tiles</span>
<span class="sd">        ::</span>
<span class="sd">               +-------+ +------------+</span>
<span class="sd">               |  CBY  | |     SB     |</span>
<span class="sd">               +-------+ +---+     +--+</span>
<span class="sd">            +--------------+ |     |</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              | |     |</span>
<span class="sd">            |     CLB      | | CBX |</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              |</span>
<span class="sd">            +--------------+</span>
<span class="sd">        '''</span>
        <span class="n">merge_module_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]):</span>
            <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"grid_clb_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">cbx</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">cby</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">sb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">grid_io</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">"grid_io_top_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">+</span><span class="mi">1</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
            <span class="n">merge_module_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cbx</span><span class="p">,</span> <span class="n">cby</span><span class="p">,</span> <span class="n">sb</span><span class="p">,</span> <span class="n">grid_io</span><span class="p">),</span>
                                      <span class="sa">f</span><span class="s2">"tile_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">merge_module_list</span><span class="p">,</span>
                                                <span class="n">new_definition_name</span><span class="o">=</span><span class="s2">"top_tile"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"top_tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._bottom_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._bottom_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_bottom_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''   Create Bottom Tiles</span>
<span class="sd">        ::</span>
<span class="sd">                             +-----+</span>
<span class="sd">                             |     |</span>
<span class="sd">               +-------+ +---+     +--+</span>
<span class="sd">               |  CBY  | |     SB     |</span>
<span class="sd">               +-------+ +---+     +--+</span>
<span class="sd">            +--------------+ |     |</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              | |     |</span>
<span class="sd">            |     CLB      | | CBX |</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            |              | +-----+</span>
<span class="sd">            +--------------+ |     |</span>
<span class="sd">               +-------+ +---+     +--+</span>
<span class="sd">               |  CBY  | |     SB     |</span>
<span class="sd">               +-------+ +------------+</span>
<span class="sd">        '''</span>
        <span class="n">instance_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]):</span>
            <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_clb_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
            <span class="n">cbx0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__0_"</span><span class="p">))</span>
            <span class="n">cbx1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
            <span class="n">cby1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
            <span class="n">sb0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__0_"</span><span class="p">))</span>
            <span class="n">sb1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
            <span class="n">grid_io</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"grid_io_bottom_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__0_"</span><span class="p">))</span>
            <span class="n">instance_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cbx0</span><span class="p">,</span> <span class="n">cbx1</span><span class="p">,</span> <span class="n">cby1</span><span class="p">,</span> <span class="n">sb0</span><span class="p">,</span> <span class="n">sb1</span><span class="p">,</span> <span class="n">grid_io</span><span class="p">),</span>
                                  <span class="sa">f</span><span class="s2">"tile_</span><span class="si">{</span><span class="n">i</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">instance_list</span><span class="p">,</span>
                                                 <span class="n">new_definition_name</span><span class="o">=</span><span class="sa">f</span><span class="s2">"bottom_tile"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"bottom_tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._top_left_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._top_left_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_top_left_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''       Create top left tile</span>
<span class="sd">        ::</span>
<span class="sd">            +--------+ +-------+ +------------+</span>
<span class="sd">            |  SB    | |  CBY  | |     SB     |</span>
<span class="sd">            |     +--+ +-------+ +---+     +--+</span>
<span class="sd">            |     | +--------------+ |     |</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">            |     | |              | |     |</span>
<span class="sd">            | CBX | |     CLB      | | CBX |</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">                    |              |</span>
<span class="sd">                    +--------------+</span>
<span class="sd">        '''</span>
        <span class="n">merge_module_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_clb_1__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">cbx0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_1__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">cby0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_0__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">cby1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_1__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">sb0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_0__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">sb1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_1__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">grid_io_0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_io_top_1__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">+</span><span class="mi">1</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">grid_io_1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_io_left_0__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">merge_module_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cbx0</span><span class="p">,</span> <span class="n">cby0</span><span class="p">,</span> <span class="n">cby1</span><span class="p">,</span> <span class="n">sb0</span><span class="p">,</span> <span class="n">sb1</span><span class="p">,</span> <span class="n">grid_io_0</span><span class="p">,</span> <span class="n">grid_io_1</span><span class="p">),</span>
                                  <span class="sa">f</span><span class="s2">"tile_1__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">merge_module_list</span><span class="p">,</span>
                                                <span class="n">new_definition_name</span><span class="o">=</span><span class="sa">f</span><span class="s2">"top_left_tile"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"top_left_tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._top_right_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._top_right_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_top_right_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''          Create top right tile</span>
<span class="sd">        ::</span>
<span class="sd">            +------------+ +-------+ +---------+</span>
<span class="sd">            |     SB     | |  CBY  | |     SB  |</span>
<span class="sd">            +---+     +--+ +-------+ +---+     |</span>
<span class="sd">                |     | +--------------+ |     |</span>
<span class="sd">                +-----+ |              | +-----+</span>
<span class="sd">                +-----+ |              | +-----+</span>
<span class="sd">                |     | |              | |     |</span>
<span class="sd">                | CBX | |     CLB      | | CBX |</span>
<span class="sd">                +-----+ |              | +-----+</span>
<span class="sd">                        |              |</span>
<span class="sd">                        +--------------+</span>
<span class="sd">        '''</span>
        <span class="n">merge_module_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_clb_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">cbx0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">cby0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">sb0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">grid_io_0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_io_right_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">+</span><span class="mi">1</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">grid_io_1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_io_top_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">+</span><span class="mi">1</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="n">merge_module_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cbx0</span><span class="p">,</span> <span class="n">cby0</span><span class="p">,</span> <span class="n">sb0</span><span class="p">,</span> <span class="n">grid_io_0</span><span class="p">,</span> <span class="n">grid_io_1</span><span class="p">),</span>
                                  <span class="sa">f</span><span class="s2">"tile_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">merge_module_list</span><span class="p">,</span>
                                                 <span class="n">new_definition_name</span><span class="o">=</span><span class="sa">f</span><span class="s2">"top_right_tile"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"top_right_tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._bottom_left_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._bottom_left_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_bottom_left_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">'''      Create bottom left tile</span>
<span class="sd">        ::</span>
<span class="sd">            +-----+                  +-----+</span>
<span class="sd">            |     |                  |     |</span>
<span class="sd">            |     +--+ +-------+ +---+     +--+</span>
<span class="sd">            | SB     | |  CBY  | |     SB  |  |</span>
<span class="sd">            |     +--+ +-------+ +---+     +--+</span>
<span class="sd">            |     | +--------------+ |     |</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">            |     | |              | |     |</span>
<span class="sd">            | CBX | |     CLB      | | CBX |</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">            +-----+ |              | +-----+</span>
<span class="sd">            |     | +--------------+ |     |</span>
<span class="sd">            |     +--+ +-------+ +---+     +--+</span>
<span class="sd">            | SB     | |  CBY  | |     SB     |</span>
<span class="sd">            +--------+ +-------+ +------------+</span>

<span class="sd">        '''</span>
        <span class="n">merge_module_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"grid_clb_1__1_"</span><span class="p">))</span>
        <span class="n">cbx0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"cbx_1__0_"</span><span class="p">))</span>
        <span class="n">cbx1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"cbx_1__1_"</span><span class="p">))</span>
        <span class="n">cby0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"cby_0__1_"</span><span class="p">))</span>
        <span class="n">cby1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"cby_1__1_"</span><span class="p">))</span>
        <span class="n">sb0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"sb_0__0_"</span><span class="p">))</span>
        <span class="n">sb1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"sb_0__1_"</span><span class="p">))</span>
        <span class="n">sb2</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"sb_1__0_"</span><span class="p">))</span>
        <span class="n">sb3</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"sb_1__1_"</span><span class="p">))</span>
        <span class="n">grid_io_0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"grid_io_left_0__1_"</span><span class="p">))</span>
        <span class="n">grid_io_1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"grid_io_bottom_1__0_"</span><span class="p">))</span>
        <span class="n">merge_module_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cbx0</span><span class="p">,</span> <span class="n">cbx1</span><span class="p">,</span> <span class="n">cby0</span><span class="p">,</span> <span class="n">cby1</span><span class="p">,</span> <span class="n">sb0</span><span class="p">,</span> <span class="n">sb1</span><span class="p">,</span>
                                   <span class="n">sb2</span><span class="p">,</span> <span class="n">sb3</span><span class="p">,</span> <span class="n">grid_io_0</span><span class="p">,</span> <span class="n">grid_io_1</span><span class="p">),</span>
                                  <span class="s2">"tile_1__1_"</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">merge_module_list</span><span class="p">,</span>
                                                 <span class="n">new_definition_name</span><span class="o">=</span><span class="sa">f</span><span class="s2">"bottom_left_tile"</span><span class="p">)</span>

        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"bottom_left_tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div>

<div class="viewcode-block" id="OpenFPGA_Tile01._bottom_right_tile"><a class="viewcode-back" href="../../../reference/openfpga/base.html#spydrnet_physical.util.OpenFPGA_Tile01._bottom_right_tile">[docs]</a>    <span class="k">def</span> <span class="nf">_bottom_right_tile</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">''' Create bottom right tile</span>
<span class="sd">        ::</span>
<span class="sd">                              +-----+</span>
<span class="sd">                              |     |</span>
<span class="sd">                +-------+ +---+     |</span>
<span class="sd">                |  CBY  | |     SB  |</span>
<span class="sd">                +-------+ +---+     |</span>
<span class="sd">             +--------------+ |     |</span>
<span class="sd">             |              | +-----+</span>
<span class="sd">             |              | +-----+</span>
<span class="sd">             |              | |     |</span>
<span class="sd">             |     CLB      | | CBX |</span>
<span class="sd">             |              | +-----+</span>
<span class="sd">             |              | +-----+</span>
<span class="sd">             +--------------+ |     |</span>
<span class="sd">                +-------+ +---+     |</span>
<span class="sd">                |  CBY  | |     SB  |</span>
<span class="sd">                +-------+ +---------+</span>
<span class="sd">        '''</span>
        <span class="n">merge_module_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">clb</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_clb_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
        <span class="n">cbx0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__0_"</span><span class="p">))</span>
        <span class="n">cbx1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
        <span class="n">cby0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
        <span class="n">sb0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__0_"</span><span class="p">))</span>
        <span class="n">sb1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"sb_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
        <span class="n">grid_io_0</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_io_bottom_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__0_"</span><span class="p">))</span>
        <span class="n">grid_io_1</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span>
            <span class="sa">f</span><span class="s2">"grid_io_right_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">+</span><span class="mi">1</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
        <span class="n">merge_module_list</span><span class="o">.</span><span class="n">append</span><span class="p">(((</span><span class="n">clb</span><span class="p">,</span> <span class="n">cbx0</span><span class="p">,</span> <span class="n">cbx1</span><span class="p">,</span> <span class="n">cby0</span><span class="p">,</span> <span class="n">sb0</span><span class="p">,</span> <span class="n">sb1</span><span class="p">,</span> <span class="n">grid_io_0</span><span class="p">,</span> <span class="n">grid_io_1</span><span class="p">),</span>
                                  <span class="sa">f</span><span class="s2">"tile_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">fpga_size</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">__1_"</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span><span class="n">merge_module_list</span><span class="p">,</span>
                                                 <span class="n">new_definition_name</span><span class="o">=</span><span class="s2">"bottom_right_tile"</span><span class="p">)</span>
        <span class="nb">next</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_work</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"bottom_right_tile"</span><span class="p">))</span><span class="o">.</span><span class="n">OptPins</span><span class="p">()</span></div></div>
</pre></div>
        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          
          
        </div>

        <div class="related-information">
              Copyright &#169; 2021, University of Utah |
            Built with <a href="https://www.sphinx-doc.org/">Sphinx</a>
              and
              <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
              <a href="https://github.com/pradyunsg/furo">Furo theme</a>.
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer no-toc">
      
      
      
    </aside>
  </div>
</div><script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
    <script src="../../../_static/jquery.js"></script>
    <script src="../../../_static/underscore.js"></script>
    <script src="../../../_static/doctools.js"></script>
    <script src="../../../_static/scripts/main.js"></script>
    </body>
</html>