INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/fsd/leicr/323-labs-TravisLei20/resources/iosystem/cores/vga/bramMacro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bramMacro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/resources/iosystem/cores/SevenSegmentControl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentControl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/lab02/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/resources/iosystem/cores/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/resources/iosystem/io_clocks.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_clocks
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/resources/iosystem/iosystem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iosystem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/lab03/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/resources/iosystem/riscv_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/lab06/riscv_multicycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multicycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/lab05/riscv_simple_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_simple_datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/resources/iosystem/cores/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/resources/iosystem/cores/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/auto/fsd/leicr/323-labs-TravisLei20/lab07/proj/multicycle_io.srcs/sources_1/new/buttoncount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buttoncount
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/fsd/leicr/323-labs-TravisLei20/lab07/proj/multicycle_io.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
