
#Circuit Summary:
#---------------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c499.ckt: 0.0s 0.0s
T'1000111001101110000000001100011101001010 0'
T'1111001011101100000000000111010101010010 1'
T'00000000000000001000000000000100000010001 0'
T'00000000100000001000000000000100000011101 1'
T'00000000000001000000000000000000101111100 1'
T'1000000000010000000000000000000001100000 1'
T'00000000000000001000000000000100000011101 0'
T'1000000100000001000000000000100000010001 1'
T'00100000101000001000000000000100000011101 1'
T'1000000000010000000000000000000000000010 1'
T'00100000000010000000000000000000111110000 0'
T'1000000100000001000000000000100000011011 1'
T'00000000000010000000000000000000001001010 1'
T'1100010001000101110000000100000001000000 0'
T'00100000000000001000100000010000001101110 1'
T'00000000000010000000000000000000011011110 1'
T'1001100000010000000000000000000110010110 1'
T'00000100100000001000000000000000000110001 1'
T'1000000000010000000000000000000111101000 1'
T'1001010000010000000000000000000001111010 1'
T'1001000100000001100000001000000000110001 1'
T'1000000000010000000000000000000001111001 1'
T'1001001000010000000000000000000110001110 1'
T'00000000000000001010000010000000000110101 1'
T'00000000100000000010000000001000000011101 1'
T'1000000110001000000000000000000011111010 1'
T'1000000000000001010000010000000000101101 1'
T'01000000000010000000000000000000100001010 0'
T'01000000110010000000000000000000010011000 0'
T'1000000100000000010000000001000000011111 1'
T'1100000000010000000000000000000000011001 0'
T'1001000000000001001000010000000000110011 0'
T'1001000000010000001000000001000000010011 0'
T'1010000000010000000000000000000110000110 0'
T'00010000000000010000000000000000111101110 0'
T'00001000000010010001000000001000000111011 0'
T'1000000000001000000000000000000101000001 1'
T'00000000000000001000000000000100001000010 0'
T'1000000000001000000000000000000100010001 1'
T'00000000000000001000000000001000101100010 0'
T'1000000000001001000000010000000110000001 1'
T'1000000000001001010000010100000111000001 1'
T'1000000000001001000000010000000111100001 1'
T'1000000000000001000000000001000001101000 0'
T'00000000000000000100000000000100100101110 0'
T'00000000000000000100110000000100100001010 0'
T'1000000000001001000000010000000100000001 1'
T'00000000000000001000000000001000010100110 0'
T'00000000000000001000110000001000101111000 0'
T'1000000000000001000010010000000100000011 1'
T'1000000010000001000100010000000100000011 1'
T'1001011000000110100110100001001100111110 0'
T'01100000100000000111000101100110000100000 1'
T'1100000100000001000000000000000111000011 1'
T'1100000000010001000000010000000111100001 0'
T'00000000000000000001000000001000001001010 0'
T'00010000100000000000100000000000010100011 1'
T'00000000000000000001000000000001110010110 0'
T'00010000000010000000100000001001010100011 0'
T'00000000000000000100000000001000000001101 0'
T'1000000000000000001000010010001010011011 0'
T'00000000000000000100000011000100110001010 0'
T'00000000000000000100000011001000011101100 0'
T'00000000000000001000000011001000101110110 0'
T'00000000000000001000000011000100100000100 0'
T'1010000000000000000100000001100001100011 0'
T'00010000000100001000000000001000001000100 0'
T'00010000000100001000000000001000101010001 0'
T'1100000100000001000000010100000101100011 0'
T'00000000000000000010000000000010110111100 0'
T'00000000000000001000000010101000110101100 0'
T'00100000000000001000000011000000101000011 0'
T'00100000000000001000000011000000100000011 0'
T'00000000000000001000000011001000111001000 0'
T'00000000000000000001100100001000101101110 0'
T'1000000000001001000101110000000110000011 1'
T'00000000000000000010101000001000000111000 0'
T'00000000000000000010000000001000001010100 0'
T'01000000000001001000101110000000100000011 1'
T'00000000000000000100000000001000000100010 0'
T'00000000000000001000110000001000000110110 0'
T'01000000010001001000110010000000100000001 1'
T'1000000000001001011000010110000100000001 1'
T'00000000000000001000101000001000000100010 0'
T'1000000000001001100000011000000111000001 1'
T'1000000000001001100000011000000101100001 1'
T'1000000000000001100100010000000001111011 0'
T'00010000100100010000000000000000010100100 0'
T'00010000100110000000000000000000000011100 0'
T'1001000000010100001000010000000000100011 0'
T'00100000101010000000000000000000100000010 0'
T'00001000000010110001000010000000000001011 0'
T'00000000101000000010000010000000000100101 1'
T'00010000100100010000000000000000001001110 0'
T'00100000000000100000000000000000010000010 0'
T'1000000101010000000000000000000101101110 1'
T'1000000000010000010000000100000011001000 1'
T'1101010000010000000000000000000100111010 0'
T'00001100000010000000000000000000110000010 1'
T'1110000101100001000000000000100000011111 1'
T'1011001000010000000000000000000000100101 0'
T'00110000101100001000000000000100000010111 1'
T'00101010000010000000000000000000001100100 0'
T'00001000100000000010000000100000000101000 0'
T'1000000010000001000001010000000100000011 1'
T'00000000000000001000000000000100000011111 0'
T'00000000000000001000000010101000101101110 0'
T'1010000100000000000000000001000111100011 1'
T'01000000000010001000100010001000111000001 0'
T'1000000000010001000100010001000010000001 0'
T'1000000000001000000000000000000111100001 1'
T'1001000000000001001000010000000000111011 0'
T'1011100100000001111110001001010110001010 1'
T'00000000111000001101000101000100110000010 1'
T'1010000000100001000000000001000110111100 1'
T'01011001001001101010000000110000110000100 1'
T'1001010101110011100000011110000100010000 0'
T'01100000100100011000101000001110101001100 0'
T'01101100011001000000111000001010000101100 1'
T'00001000011000110000011100000001011011110 0'

#FAULT COVERAGE RESULTS :
#number of test vectors = 120
#total number of gate faults (uncollapsed) = 2390
#total number of detected faults = 2194
#total gate fault coverage = 91.80%
#number of equivalent gate faults (collapsed) = 2118
#number of equivalent detected faults = 1938
#equivalent gate fault coverage = 91.50%

#atpg: cputime for test pattern generation ../sample_circuits/c499.ckt: 0.3s 0.3s
