#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 25 13:08:53 2024
# Process ID: 29756
# Current directory: D:/NEW/TYUT/FPGA/Code/3_Test/AXI_SLAVE/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19056 D:\NEW\TYUT\FPGA\Code\3_Test\AXI_SLAVE\project_1\project_1.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/3_Test/AXI_SLAVE/project_1/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/3_Test/AXI_SLAVE/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/3_Test/AXI_SLAVE/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'F:/Desktop/AXI_SLAVE/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NEW/TYUT/FPGA/Code/3_Test/AXI_SLAVE/project_1/project_1.srcs/sources_1/new/axi_slave_module.v', nor could it be found using path 'F:/Desktop/AXI_SLAVE/project_1/project_1.srcs/sources_1/new/axi_slave_module.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/NEW/TYUT/FPGA/Code/3_Test/AXI_SLAVE/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v', nor could it be found using path 'F:/Desktop/AXI_SLAVE/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/NEW/TYUT/FPGA/Code/3_Test/AXI_SLAVE/ip_repo/axi_slave_module_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 767.344 ; gain = 141.996
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 13:13:44 2024...
