#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 15:37:55 2024
# Process ID: 5929
# Current directory: /home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/vivado.log
# Journal file: /home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/vivado.jou
# Running On        :eecs-digital-35
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :1539.672 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40727 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5951
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2148.609 ; gain = 402.742 ; free physical = 27421 ; free virtual = 37436
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/debouncer.sv:14]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/top_level.sv:48]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/top_level.sv:48]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/top_level.sv:54]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/top_level.sv:54]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/top_level.sv:54]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'text_display' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/text_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/image_sprite.sv:10]
	Parameter WIDTH bound to: 228 - type: integer 
	Parameter HEIGHT bound to: 225 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 51300 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/image_sprite.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'image_sprite' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/text_display.sv:121]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'image_sprite' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/text_display.sv:122]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/text_display.sv:133]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'text_display' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/text_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_2_reg[4] was removed.  [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/text_display.sv:69]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_2_reg[3] was removed.  [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/hdl/text_display.sv:76]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2323.547 ; gain = 577.680 ; free physical = 27214 ; free virtual = 37231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2341.359 ; gain = 595.492 ; free physical = 27215 ; free virtual = 37232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2341.359 ; gain = 595.492 ; free physical = 27215 ; free virtual = 37232
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2347.297 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37232
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.109 ; gain = 0.000 ; free physical = 27197 ; free virtual = 37228
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.109 ; gain = 0.000 ; free physical = 27196 ; free virtual = 37228
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27181 ; free virtual = 37213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27181 ; free virtual = 37212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27181 ; free virtual = 37212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27182 ; free virtual = 37215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 515   
	                1 Bit    Registers := 41    
+---RAMs : 
	             400K Bit	(51300 X 8 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP image_addr1, operation Mode is: (A:0x26)*B.
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr, operation Mode is: PCIN+A*(B:0xe4).
DSP Report: operator image_addr is absorbed into DSP image_addr.
DSP Report: operator image_addr0 is absorbed into DSP image_addr.
DSP Report: Generating DSP x_in0, operation Mode is: (D'+A)*(B:0x28).
DSP Report: register hcount_left_pipe_reg[3] is absorbed into DSP x_in0.
DSP Report: register hcount_left_pipe_reg[4] is absorbed into DSP x_in0.
DSP Report: operator x_in0 is absorbed into DSP x_in0.
DSP Report: operator hcount_left_pipe_reg[4]0 is absorbed into DSP x_in0.
DSP Report: Generating DSP y_in0, operation Mode is: A''*(B:0x2d).
DSP Report: register vcount_up_pipe_reg[3] is absorbed into DSP y_in0.
DSP Report: register vcount_up_pipe_reg[4] is absorbed into DSP y_in0.
DSP Report: operator y_in0 is absorbed into DSP y_in0.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27159 ; free virtual = 37205
---------------------------------------------------------------------------------
 Sort Area is  image_addr1_0 : 0 0 : 63 556 : Used 1 time 0
 Sort Area is  image_addr1_0 : 0 1 : 493 556 : Used 1 time 0
 Sort Area is  y_in0_5 : 0 0 : 155 155 : Used 1 time 0
 Sort Area is  x_in0_3 : 0 0 : 104 104 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|image_sprite | (A:0x26)*B      | 4      | 6      | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|image_sprite | PCIN+A*(B:0xe4) | 16     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|text_display | (D'+A)*(B:0x28) | 1      | 6      | -      | 11     | 17     | 0    | 0    | -    | 1    | 1     | 0    | 0    | 
|text_display | A''*(B:0x2d)    | 10     | 6      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27155 ; free virtual = 37208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27154 ; free virtual = 37207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27153 ; free virtual = 37206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27151 ; free virtual = 37204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27151 ; free virtual = 37204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27151 ; free virtual = 37204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27151 ; free virtual = 37204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27151 ; free virtual = 37204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27151 ; free virtual = 37204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | display/letter_sprite/in_sprite5_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display/active_draw_hdmi_pipe_reg[8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display/hsync_hdmi_pipe_reg[8]       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display/vsync_hdmi_pipe_reg[8]       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display/hcount_left_pipe_reg[2][4]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display/hcount_pipe_reg[4][10]       | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | display/vcount_up_pipe_reg[2][3]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display/vcount_pipe_reg[4][9]        | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_level   | display/vcount_pipe_reg[4][2]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display/vcount_pipe_reg[4][1]        | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|text_display | (D'+A)'*B   | 1      | 6      | -      | 5      | 17     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|text_display | A''*B       | 4      | 6      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|image_sprite | A*B         | 3      | 6      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|image_sprite | PCIN+A*B    | 16     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |    44|
|3     |DSP48E1    |     4|
|6     |LUT1       |     3|
|7     |LUT2       |   109|
|8     |LUT3       |    47|
|9     |LUT4       |   109|
|10    |LUT5       |    89|
|11    |LUT6       |  1346|
|12    |MMCME2_ADV |     1|
|13    |MUXF7      |   349|
|14    |MUXF8      |   168|
|15    |OSERDESE2  |     6|
|17    |PLLE2_ADV  |     1|
|18    |RAMB18E1   |     1|
|19    |RAMB36E1   |    16|
|35    |SRL16E     |    27|
|36    |FDRE       |  1271|
|37    |FDSE       |  1536|
|38    |IBUF       |     9|
|39    |OBUF       |    44|
|40    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.109 ; gain = 723.242 ; free physical = 27151 ; free virtual = 37204
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2469.109 ; gain = 595.492 ; free physical = 27151 ; free virtual = 37204
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2469.117 ; gain = 723.242 ; free physical = 27151 ; free virtual = 37204
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2469.117 ; gain = 0.000 ; free physical = 27436 ; free virtual = 37489
INFO: [Netlist 29-17] Analyzing 588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'text_display' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.117 ; gain = 0.000 ; free physical = 27437 ; free virtual = 37490
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: caefed1f
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 159 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2469.117 ; gain = 1055.285 ; free physical = 27437 ; free virtual = 37491
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2214.424; main = 1921.562; forked = 444.786
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3502.047; main = 2469.113; forked = 1032.934
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27437 ; free virtual = 37491
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27437 ; free virtual = 37491
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27437 ; free virtual = 37491
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27437 ; free virtual = 37491
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27437 ; free virtual = 37491
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27437 ; free virtual = 37492
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27437 ; free virtual = 37492
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27410 ; free virtual = 37481

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 3003c8f86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.125 ; gain = 0.000 ; free physical = 27410 ; free virtual = 37481

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 3003c8f86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 3003c8f86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Phase 1 Initialization | Checksum: 3003c8f86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 3003c8f86

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 3003c8f86

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Phase 2 Timer Update And Timing Data Collection | Checksum: 3003c8f86

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 3003c8f86

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Retarget | Checksum: 3003c8f86
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 327e706ed

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Constant propagation | Checksum: 327e706ed
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 301e6a5e8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Sweep | Checksum: 301e6a5e8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 301e6a5e8

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
BUFG optimization | Checksum: 301e6a5e8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 301e6a5e8

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Shift Register Optimization | Checksum: 301e6a5e8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 301e6a5e8

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Post Processing Netlist | Checksum: 301e6a5e8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2229b91ca

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2229b91ca

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Phase 9 Finalization | Checksum: 2229b91ca

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2229b91ca

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2688.125 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37272

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 2229b91ca

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27180 ; free virtual = 37256
Ending Power Optimization Task | Checksum: 2229b91ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2807.230 ; gain = 119.105 ; free physical = 27180 ; free virtual = 37256

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2229b91ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27180 ; free virtual = 37256

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27180 ; free virtual = 37256
Ending Netlist Obfuscation Task | Checksum: 2229b91ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27180 ; free virtual = 37256
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27184 ; free virtual = 37261
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c472b8f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27184 ; free virtual = 37261
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27184 ; free virtual = 37261

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 119d395da

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27184 ; free virtual = 37264

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a704e8e0

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27184 ; free virtual = 37265

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a704e8e0

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27184 ; free virtual = 37265
Phase 1 Placer Initialization | Checksum: 1a704e8e0

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27183 ; free virtual = 37265

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19069477e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27183 ; free virtual = 37265

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12d041ee1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37264

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12d041ee1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37264

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 24374083a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37271

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 19 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 2, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 9 nets or LUTs. Breaked 2 LUTs, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37276

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |              7  |                     9  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |              7  |                     9  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2b357d711

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37276
Phase 2.4 Global Placement Core | Checksum: 1ff85375b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37276
Phase 2 Global Placement | Checksum: 1ff85375b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37276

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24f94ac86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37276

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1e7855b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27190 ; free virtual = 37275

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 209b3364d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27190 ; free virtual = 37275

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2690cc376

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27190 ; free virtual = 37275

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 27faa34c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37293

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22a027bd0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37294

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20ffdef9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37294

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2bc4fe25b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37294

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 31206242f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37294
Phase 3 Detail Placement | Checksum: 31206242f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37294

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2f346586a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.938 | TNS=-5840.559 |
Phase 1 Physical Synthesis Initialization | Checksum: 1efc503cf

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37295
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2ac53989d

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37295
Phase 4.1.1.1 BUFG Insertion | Checksum: 2f346586a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37295

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.813. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 30e5080b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304
Phase 4.1 Post Commit Optimization | Checksum: 30e5080b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 30e5080b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 30e5080b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304
Phase 4.3 Placer Reporting | Checksum: 30e5080b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ee97c2af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304
Ending Placer Task | Checksum: 220345855

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27219 ; free virtual = 37304
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.02s |  WALL: 0.02s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37295

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.813 | TNS=-5808.891 |
Phase 1 Physical Synthesis Initialization | Checksum: 1916d465f

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37295
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.813 | TNS=-5808.891 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1916d465f

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37295

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.813 | TNS=-5808.891 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'display/letter_sprite/brom1/BRAM_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'display/letter_sprite/brom1/BRAM_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/ram_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_100_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/PCOUT[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_35_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/text[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_677_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.806 | TNS=-5807.099 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_346_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_784_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.780 | TNS=-5800.443 |
INFO: [Physopt 32-702] Processed net display/text[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.769 | TNS=-5797.627 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.758 | TNS=-5794.810 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.756 | TNS=-5794.299 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_676_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.736 | TNS=-5789.179 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.733 | TNS=-5788.411 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_769_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.731 | TNS=-5787.899 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_686_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.727 | TNS=-5786.875 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_787_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.722 | TNS=-5785.595 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_396_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_885_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.718 | TNS=-5784.571 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_885_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.717 | TNS=-5784.314 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display/image_addr1_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.713 | TNS=-5783.291 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_678_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display/text_reg_n_0_[443][4].  Re-placed instance display/text_reg[443][4]
INFO: [Physopt 32-735] Processed net display/text_reg_n_0_[443][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.707 | TNS=-5781.755 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_787_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display/text_reg_n_0_[15][4].  Re-placed instance display/text_reg[15][4]
INFO: [Physopt 32-735] Processed net display/text_reg_n_0_[15][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.700 | TNS=-5779.963 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display/text_reg_n_0_[245][3].  Re-placed instance display/text_reg[245][3]
INFO: [Physopt 32-735] Processed net display/text_reg_n_0_[245][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.698 | TNS=-5779.450 |
INFO: [Physopt 32-702] Processed net display/image_addr1_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/text_reg_n_0_[446][4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/ram_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_100_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/PCOUT[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_35_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/text[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/text_reg_n_0_[446][4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.698 | TNS=-5779.450 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37295
Phase 3 Critical Path Optimization | Checksum: 1916d465f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37295

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.698 | TNS=-5779.450 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'display/letter_sprite/brom1/BRAM_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'display/letter_sprite/brom1/BRAM_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/ram_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_100_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/PCOUT[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_35_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/text[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/text_reg_n_0_[446][4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/ram_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_100_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/PCOUT[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/brom1/BRAM_reg_0_0_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_9_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_35_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/text[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/image_addr1_i_679_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/letter_sprite/image_addr_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/text_reg_n_0_[446][4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.698 | TNS=-5779.450 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37295
Phase 4 Critical Path Optimization | Checksum: 1916d465f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37295
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37295
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-21.698 | TNS=-5779.450 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.115  |         29.440  |            0  |              0  |                    16  |           0  |           2  |  00:00:02  |
|  Total          |          0.115  |         29.440  |            0  |              0  |                    16  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37295
Ending Physical Synthesis Task | Checksum: 1feb7681f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37295
INFO: [Common 17-83] Releasing license: Implementation
172 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37294
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27199 ; free virtual = 37291
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27199 ; free virtual = 37291
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27199 ; free virtual = 37291
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27199 ; free virtual = 37291
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37288
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37288
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 545c5a53 ConstDB: 0 ShapeSum: a1a101c2 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 43bb915e | NumContArr: 89a7cd0b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 252b553a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37292

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 252b553a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37292

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 252b553a3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37292
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 212d5ec49

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.549| TNS=-5733.452| WHS=-0.174 | THS=-4.702 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4015
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4015
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27f9b786f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37292

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 27f9b786f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37292

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e879d839

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37293
Phase 4 Initial Routing | Checksum: 1e879d839

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37293
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=====================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                 |
+====================+===================+=====================================+
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_red/tally_reg[1]/D     |
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_blue/tally_reg[1]/D    |
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_green/tally_reg[1]/D   |
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_blue/tmds_out_reg[2]/D |
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_blue/tmds_out_reg[9]/D |
+--------------------+-------------------+-------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1003
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.619| TNS=-5887.232| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1897434a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.911| TNS=-5910.657| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e9f4ce3b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27206 ; free virtual = 37295
Phase 5 Rip-up And Reroute | Checksum: 1e9f4ce3b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27206 ; free virtual = 37295

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f1f5593a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27206 ; free virtual = 37295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.619| TNS=-5887.232| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 246df1e4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27206 ; free virtual = 37295

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 246df1e4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27206 ; free virtual = 37295
Phase 6 Delay and Skew Optimization | Checksum: 246df1e4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27206 ; free virtual = 37295

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.617| TNS=-5868.049| WHS=0.060  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1fab2e505

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27206 ; free virtual = 37295
Phase 7 Post Hold Fix | Checksum: 1fab2e505

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27206 ; free virtual = 37295

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 1fab2e505

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.617| TNS=-5868.049| WHS=0.060  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 1fab2e505

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.35358 %
  Global Horizontal Routing Utilization  = 3.20367 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 1fab2e505

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1fab2e505

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 20f19d609

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37295

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37295
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.440. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1a869920b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37293
Phase 12 Incr Placement Change | Checksum: 1a869920b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37293

Phase 13 Build RT Design
Checksum: PlaceDB: 22e71998 ConstDB: 0 ShapeSum: 9c8f4bc7 RouteDB: e8f32cac
Post Restoration Checksum: NetGraph: db80fd0b | NumContArr: 21ab4672 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2827e38b7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37293

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2827e38b7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37293

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 23793a695

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37293
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 2098ddac9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.382| TNS=-5807.015| WHS=-0.174 | THS=-4.678 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 2.31811 %
  Global Horizontal Routing Utilization  = 3.17439 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 82
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 65
  Number of Partially Routed Nets     = 17
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 146a7b35b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37292

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 146a7b35b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37292

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 2ce801030

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37292
Phase 16 Initial Routing | Checksum: 2ce801030

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27203 ; free virtual = 37292
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+======================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                  |
+====================+===================+======================================+
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_red/tally_reg[1]/D      |
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_blue/tally_reg[1]/D     |
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_green/tmds_out_reg[9]/D |
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_green/tally_reg[1]/D    |
| clk_100_cw_fast    | clk_pixel_cw_hdmi | display/tmds_blue/tmds_out_reg[2]/D  |
+--------------------+-------------------+--------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 672
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.752| TNS=-5901.451| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 2669b8463

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.866| TNS=-5900.376| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 2f50328f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294
Phase 17 Rip-up And Reroute | Checksum: 2f50328f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 2e991d48a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.752| TNS=-5901.451| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 2579154bd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 2579154bd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294
Phase 18 Delay and Skew Optimization | Checksum: 2579154bd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.752| TNS=-5888.797| WHS=0.060  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 1c3cee3b6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294
Phase 19 Post Hold Fix | Checksum: 1c3cee3b6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 1c3cee3b6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.752| TNS=-5888.797| WHS=0.060  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 1c3cee3b6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294

Phase 21 Reset Design
INFO: [Route 35-307] 4028 nets already restored were skipped.
Post Restoration Checksum: NetGraph: ae27a728 | NumContArr: 1b9ab41f | Constraints: c2a8fa9d | Timing: 4e126c87

Phase 21.1 Create Timer
Phase 21.1 Create Timer | Checksum: 1da7dc26b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294
Phase 21 Reset Design | Checksum: 1da7dc26b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27205 ; free virtual = 37294

Phase 22 Post Process Routing
Phase 22 Post Process Routing | Checksum: 1da7dc26b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294

Phase 23 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-21.611| TNS=-5866.433| WHS=0.061  | THS=0.000  |

Phase 23 Post Router Timing | Checksum: 1d5bd5458

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 35.83 secs

Phase 24 Post-Route Event Processing
Phase 24 Post-Route Event Processing | Checksum: 225f2adbc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 225f2adbc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27204 ; free virtual = 37294
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27194 ; free virtual = 37289
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27194 ; free virtual = 37289
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27190 ; free virtual = 37286
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27190 ; free virtual = 37287
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37285
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2807.230 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37285
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/0ddd2e8ea6eb4e5da8a16db0f041ad05/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP display/letter_sprite/image_addr input display/letter_sprite/image_addr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display/letter_sprite/image_addr1 input display/letter_sprite/image_addr1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display/x_in0 input display/x_in0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11308864 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2903.328 ; gain = 96.098 ; free physical = 27040 ; free virtual = 37135
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 15:39:42 2024...
