# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../../source/rsa_control.vhd" \
"../../../../../testbench/rsa_control_tb.vhd" \

# Do not sort compile order
nosort
