library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity aleatorio is
	port(enable	: in std_logic;
		  timer	: out natural;
		  clk		: in std_logic);
end aleatorio;

architecture Behavioral of aleatorio is
	signal rand : natural := '5';
begin
	process(clk)
	begin
		rand <= rand + 1;
		if(rand >= 20)then
			rand <= 5;
		end if;
	end process;
	
	process(enable)
	begin
		if(enable = '1')then
			timer <= rand;
		end if;
	end process;
end Behavioral;