\hypertarget{group___s_c_b___peripheral}{}\section{S\+C\+B}
\label{group___s_c_b___peripheral}\index{S\+C\+B@{S\+C\+B}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___s_c_b___register___accessor___macros}{S\+C\+B -\/ Register accessor macros}
\item 
\hyperlink{group___s_c_b___register___masks}{S\+C\+B Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_s_c_b___mem_map}{S\+C\+B\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_c_b___peripheral_gaf22864785770f832103e904244e078cb}{System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___s_c_b___peripheral_ga08aca299c99cac47121d9e64e7b8e1cf}{S\+C\+B\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E000u)
\item 
\#define \hyperlink{group___s_c_b___peripheral_gaf74b4dbfa6fd0a5607314e170a0c1d48}{S\+C\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___s_c_b___peripheral_gaf22864785770f832103e904244e078cb}{System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_s_c_b___mem_map}{S\+C\+B\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___s_c_b___peripheral_ga08aca299c99cac47121d9e64e7b8e1cf}{S\+C\+B\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___s_c_b___peripheral_gaf74b4dbfa6fd0a5607314e170a0c1d48}{}\index{S\+C\+B@{S\+C\+B}!S\+C\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{S\+C\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{S\+C\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{S\+C\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!S\+C\+B@{S\+C\+B}}
\subsubsection[{S\+C\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___s_c_b___peripheral_gaf74b4dbfa6fd0a5607314e170a0c1d48}
Array initializer of S\+C\+B peripheral base pointers \hypertarget{group___s_c_b___peripheral_gaf22864785770f832103e904244e078cb}{}\index{S\+C\+B@{S\+C\+B}!System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!S\+C\+B@{S\+C\+B}}
\subsubsection[{System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define System\+Control\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf S\+C\+B\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E000u)}\label{group___s_c_b___peripheral_gaf22864785770f832103e904244e078cb}
Peripheral System\+Control base pointer 

\subsection{Typedef Documentation}
\hypertarget{group___s_c_b___peripheral_ga08aca299c99cac47121d9e64e7b8e1cf}{}\index{S\+C\+B@{S\+C\+B}!S\+C\+B\+\_\+\+Mem\+Map\+Ptr@{S\+C\+B\+\_\+\+Mem\+Map\+Ptr}}
\index{S\+C\+B\+\_\+\+Mem\+Map\+Ptr@{S\+C\+B\+\_\+\+Mem\+Map\+Ptr}!S\+C\+B@{S\+C\+B}}
\subsubsection[{S\+C\+B\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+C\+B\+\_\+\+Mem\+Map}$\ast$ {\bf S\+C\+B\+\_\+\+Mem\+Map\+Ptr}}\label{group___s_c_b___peripheral_ga08aca299c99cac47121d9e64e7b8e1cf}
S\+C\+B -\/ Peripheral register structure 