# setup
if [info exists ::env(SDK_WORKSPACE)] {
    set SDK_WORKSPACE $::env(SDK_WORKSPACE)
}


# detect board
if [info exists ::env(BOARD)] {
    set BOARD $::env(BOARD)
} else {
    puts "Please execute 'source ../sourceme.sh first before you start vivado in order to setup necessary environment variables."
    exit
}
if [info exists ::env(XILINX_BOARD)] {
    set XILINX_BOARD $::env(XILINX_BOARD)
}

# create project
create_project pulpemu . -force -part $::env(XILINX_PART)
set_property board_part $::env(XILINX_BOARD) [current_project]

# set up meaningful errors
source ../common/messages.tcl

#include ip inc dirs
source tcl/ips_inc_dirs.tcl
source tcl/rtl_inc_dirs.tcl
set_property include_dirs $INCLUDE_DIRS [current_fileset]

# setup source files
source tcl/ips_src_files.tcl
source tcl/rtl_src_files.tcl

# add IPs
source tcl/ips_add_files.tcl
source tcl/rtl_add_files.tcl

# detect target clock
if [info exists ::env(FC_CLK_PERIOD_NS)] {
    set FC_CLK_PERIOD_NS $::env(FC_CLK_PERIOD_NS)
} else {
    set FC_CLK_PERIOD_NS 10.000
}
set CLK_HALFPERIOD_NS [expr ${FC_CLK_PERIOD_NS} / 2.0]

# add memory cuts + other FPGA IPs
read_ip $FPGA_IPS/xilinx_interleaved_ram/ip/xilinx_interleaved_ram.xci
read_ip $FPGA_IPS/xilinx_private_ram/ip/xilinx_private_ram.xci
read_ip $FPGA_IPS/xilinx_rom_bank_2048x32/ip/xilinx_rom_bank_2048x32.xci
read_ip $FPGA_IPS/xilinx_clk_mngr/ip/xilinx_clk_mngr.xci
read_ip $FPGA_IPS/xilinx_slow_clk_mngr/ip/xilinx_slow_clk_mngr.xci



# add pulp_cluster
catch {
add_files -norecurse ../pulp_cluster/pulp_cluster.edf \
                     ../pulp_cluster/pulp_cluster_stub.v
}

# needed only if used in batch mode
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1

# add constraints
add_files -fileset constrs_1 -norecurse tcl/constraints.xdc
set_property target_constrs_file tcl/constraints.xdc [current_fileset -constrset]
add_files -fileset constrs_1 -norecurse "tcl/fmc_board_$::env(BOARD).xdc"
set_property target_constrs_file "tcl/fmc_board_$::env(BOARD).xdc" [current_fileset -constrset]

# workaround for Maestro packages
set_property source_mgmt_mode DisplayOnly [current_project]

# set pulpemu as top
set_property top pulpemu [current_fileset]

# elaborate
set_msg_config -id {Synth 8-350} -new_severity {CRITICAL WARNING}

catch {
synth_design -rtl -name rtl_1 -verilog_define PULP_FPGA_EMUL=1 -verilog_define USE_CLUSTER_NETLIST=1 -flatten_hierarchy none
}

update_compile_order -fileset sources_1

synth_design -rtl -name rtl_1 -verilog_define PULP_FPGA_EMUL=1 -verilog_define USE_CLUSTER_NETLIST=1 -flatten_hierarchy none

# set unconnected stuff as ERROR if not in block design
set_msg_config -id {[Synth 8-350]} -new_severity "critical warning"
set_msg_config -id {[Synth 8-3352]} -new_severity "critical warning"
set_property "steps.synth_design.args.flatten_hierarchy" "none"     [get_runs synth_1]
set_property "steps.synth_design.args.directive" "RuntimeOptimized" [get_runs synth_1]

# launch synthesis
launch_runs synth_1 -job 12
wait_on_run synth_1

open_run synth_1 -name netlist_1
set_property needs_refresh false [get_runs synth_1]

# Remove unused IOBUF cells in padframe (they are not optimized away since the
# pad driver also drives the input creating a datapath from pad_xy_o to pad_xy_i
# )
remove_cell i_pulp/pad_frame_i/padinst_bootsel

# export synthesis netlist 
catch {
exec mkdir -p ./save/synth
write_edif    -force ./save/synth/pulpemu.edn
write_verilog -force -mode synth_stub ./save/synth/pulpemu_stub.v
write_verilog -force -mode funcsim    ./save/synth/pulpemu_funcsim.v
}

# export hardware design for sdk
if [info exists ::env(SDK_WORKSPACE)] {
    write_hwdef -force -file $SDK_WORKSPACE/pulpemu.hdf
} else {
    write_hwdef -force -file ./pulpemu.hdf
}

# run implementation
source tcl/impl.tcl
