[
    {
        "doi": "10.1109/ISSCC.2004.1332569",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 1,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "The following topics are dealt with: oversampled ADCs; processors; non-volatile memory; WLAN transceivers; imaging; technology scaling trends; circuits for digital systems; Gbit-transceivers; cellular systems and building blocks; DRAM; biomicrosystems; high-speed digital and multi-Gb/s I/O; high-speed A/D converters; wireless consumer ICs; emerging technologies and circuits; MEMS and sensors; consumer signal processing; clock generation and distribution; digital-to-analog converters; RF devices; wireless trends; high-resolution Nyquist ADCs; DSL; channel coding; optical and fast I/O; SRAM.",
        "article_number": 1332569,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332569",
        "html_url": "https://ieeexplore.ieee.org/document/1332569/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": " ",
        "end_page": " ",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332570",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "2004 IEEE International Solid-state Circuits Conference Digest of Technical Papers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 2,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents the front cover from the conference proceedings.",
        "article_number": 1332570,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332570",
        "html_url": "https://ieeexplore.ieee.org/document/1332570/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 1.0,
        "end_page": "1",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332571",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Copyright page",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 3,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center. The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors or the Institute of Electrical and Electronics Engineers, Inc.",
        "article_number": 1332571,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332571",
        "html_url": "https://ieeexplore.ieee.org/document/1332571/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 2.0,
        "end_page": "2",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332572",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Embedded-systems for a connected world",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 4,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284797900",
                    "id": 37284797900,
                    "full_name": "A. Kanuma",
                    "author_order": 1
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents the opening message from the conference proceedings.",
        "article_number": 1332572,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332572",
        "html_url": "https://ieeexplore.ieee.org/document/1332572/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 3.0,
        "end_page": "3",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332572/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332573",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Reflections",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 5,
        "authors": {
            "authors": [
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972910400",
                    "id": 37972910400,
                    "full_name": "L.C. Fujino",
                    "author_order": 1
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents the welcome message from the conference proceedings.",
        "article_number": 1332573,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332573",
        "html_url": "https://ieeexplore.ieee.org/document/1332573/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 4.0,
        "end_page": "4",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332573/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332574",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Table of contents",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 6,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents the table of contents of the proceedings.",
        "article_number": 1332574,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332574",
        "html_url": "https://ieeexplore.ieee.org/document/1332574/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 5.0,
        "end_page": "11",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332575",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE1 Architectures and Circuits for Ultra Wideband Radio",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 7,
        "authors": {
            "authors": [
                {
                    "affiliation": "MIT",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269179400",
                    "id": 37269179400,
                    "full_name": "A. Chandrakasan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374756700",
                    "id": 37374756700,
                    "full_name": "T. Stetzler",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37417634000",
                    "id": 37417634000,
                    "full_name": "R. Koch",
                    "author_order": 3
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332575,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332575",
        "html_url": "https://ieeexplore.ieee.org/document/1332575/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 12.0,
        "end_page": "13",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332576",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE2 CMOS-Based Bio Sensors",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 8,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technologies",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275567900",
                    "id": 37275567900,
                    "full_name": "R. Thewes",
                    "author_order": 1
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332576,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332576",
        "html_url": "https://ieeexplore.ieee.org/document/1332576/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 14.0,
        "end_page": "15",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332577",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE3 Highlights of DAC",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 9,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instruments",
                    "full_name": "W. Gass",
                    "author_order": 1
                },
                {
                    "full_name": "J. Williams",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332577,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332577",
        "html_url": "https://ieeexplore.ieee.org/document/1332577/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 16.0,
        "end_page": "17",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332578",
        "cat_title": "PLENARY SESSION \\xad\\xad INVITED PAPERS",
        "cat_num": 1,
        "title": "Session 1 Overview: Plenry Session",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 10,
        "authors": {
            "authors": [
                {
                    "affiliation": "Eastman Kodak Research Labs",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38185469700",
                    "id": 38185469700,
                    "full_name": "T. Tredwell",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284797900",
                    "id": 37284797900,
                    "full_name": "A. Kanuma",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332578,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332578",
        "html_url": "https://ieeexplore.ieee.org/document/1332578/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 18.0,
        "end_page": "19",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332579",
        "cat_title": "PLENARY SESSION \\xad\\xad INVITED PAPERS",
        "cat_num": 1,
        "title": "Processors and memory: the drivers of embedded systems toward the networked world",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 11,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Armonk, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087785020",
                    "id": 37087785020,
                    "full_name": "N.M. Donofrio",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The exploding demand for embedded chips is being fueled by a need for versatile system-on-a-chip solutions that provide a high-performance processor core with memory and other elements required to enable a wide range of electronics and computing devices. Historically found in communications equipment, printers, and other computing gear, embedded chips have also become essential components within PDAs, consumer electronics, and wireless handsets, as well in many unconventional IT products, such as automobiles, washing machines, coffee makers, and a vast range of everyday devices. Due to this growing proliferation, along with advancements in materials, manufacturing techniques, and design tools, embedded processors with memory are poised to reign as a dominant force in the semiconductor industry, for years to come. This paper examines this trend, and explores the technology, system, and design challenges to be overcome, in fulfilling the promise of pervasive application.",
        "article_number": 1332579,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332579",
        "html_url": "https://ieeexplore.ieee.org/document/1332579/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Embedded system",
                    "Embedded computing",
                    "Personal digital assistants",
                    "Driver circuits",
                    "System-on-a-chip",
                    "Communication equipment",
                    "Printers",
                    "Gears",
                    "Consumer electronics",
                    "Telephone sets"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 20.0,
        "end_page": "23 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332579/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332580",
        "cat_title": "PLENARY SESSION \\xad\\xad INVITED PAPERS",
        "cat_num": 1,
        "title": "Emerging technology and business solutions for system chips",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 12,
        "authors": {
            "authors": [
                {
                    "affiliation": "Etron Technol., Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087520673",
                    "id": 37087520673,
                    "full_name": "N.C. Lu",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In three decades, the IC industry grew from nothing to current GSI levels (with 10/sup 9/ devices on a chip). Its major driving force has been the use of device scaling, which has been especially effective in enhancing the performance of digital chips. However, increasingly, diverse system applications have created an additional driving force - the development of more and more system chips with an increased need to integrate more diverse functionality (digital, analog, memory, RF, etc.) within a limited form factor. In addition to current SoCs on a 2D die, a trend for the coming decade is multidimensional die integration on interconnected substrates in a compact package. Correspondingly, a metric analyzing technology trends is presented. At the same time, beyond the innovative foundry/fabless business structure of the 1990s, new business models are evolving for the realization of system chips. Such models, leading to an effective solution called virtual vertical integration, is discussed. System-chip development must also be vertically integrated to achieve optimized performance, but advanced technologies required to realize such integration cover various horizontal segments of knowledge, such as multidimensional-die architecture design, circuit design, and related design automation, as well as novel testing and packaging techniques, leading-edge device and wafer-fabrication technologies, and solution-oriented software coding. In this regard, critical challenges are highlighted in terms of power partitioning, integrated design, and built-in quality assurance for known-good-die, signal integrity in field applications, and technology optimization across different segments. The parallelism of technology solutions with business models, and their conjoined optimization in the coming system-chip era, is illustrated in this paper.",
        "article_number": 1332580,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332580",
        "html_url": "https://ieeexplore.ieee.org/document/1332580/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Integrated circuit technology",
                    "Multidimensional systems",
                    "Packaging",
                    "Design optimization",
                    "Circuit testing",
                    "Radio frequency",
                    "Integrated circuit interconnections",
                    "Foundries",
                    "Computer architecture",
                    "Circuit synthesis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 25.0,
        "end_page": "31 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332580/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332581",
        "cat_title": "PLENARY SESSION \\xad\\xad INVITED PAPERS",
        "cat_num": 1,
        "title": "Cellular phones as embedded systems",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 13,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nokia Mobile Phones, Finland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37079080600",
                    "id": 37079080600,
                    "full_name": "Y. Neuvo",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The trend in handheld devices is toward smaller multifunctional terminals with continuously-improving end-user satisfaction. In addition to being difficult to fulfill separately, the different requirements are often contradictory. This statement applies especially well in the case of cellular phones. The speed of their development has been unequalled, while delivery volumes have grown all the time, being now over 400 million per annum. The high level of integration and other technical challenges make the cellular phone an ideal example of an embedded communications system with tough requirements. In this paper, technologies needed to assemble a cellular phone are studied from different angles. Overall power consumption is one of the key performance indicators. This translates to concern, both for power-amplifier and DSP efficiency in the talk mode, and for various leakage currents in analog and digital receiver circuits in the standby mode. The emerging multimedia capabilities call for better displays and enhanced audio performance. The increasing amount of software needed sets wholly new requirements for the processing power and memory size of the device. Third-generation cellular standards support high data rates, and are based on the most recent advances in the telecommunications sphere. Packet-switched traffic and Internet protocols are growing in importance, whereas other more-traditional radio interfaces are integrated into cellular phones to form multi-radio devices. Evidently, the power consumption is affected simultaneously. In this review paper, the cellular phone is analyzed as an embedded system from the integration, performance, and power-consumption angles. We discuss the following key issues concerning cellular phones: terminal trends and their impact on power economy; radio technologies and multiradio concepts; technological implementations; integration challenges; related solid-state-circuit research-and-development expectations.",
        "article_number": 1332581,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332581",
        "html_url": "https://ieeexplore.ieee.org/document/1332581/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 59,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Cellular phones",
                    "Embedded system",
                    "Energy consumption",
                    "Handheld computers",
                    "Assembly",
                    "Digital signal processing",
                    "Leakage current",
                    "Circuits",
                    "Auditory displays",
                    "Telecommunication standards"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 32.0,
        "end_page": "37 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332581/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332582",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "Session 2 Overview: Non-Volatile Memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 14,
        "authors": {
            "authors": [
                {
                    "affiliation": "Micron Technology",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284847300",
                    "id": 37284847300,
                    "full_name": "F. Roohparvar",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264879900",
                    "id": 37264879900,
                    "full_name": "Y. Oowaki",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332582,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332582",
        "html_url": "https://ieeexplore.ieee.org/document/1332582/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 38.0,
        "end_page": "39",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332583",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 0.18 /spl mu/m 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM)",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 15,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087178530",
                    "id": 37087178530,
                    "full_name": "Woo Yeong Cho",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087177024",
                    "id": 37087177024,
                    "full_name": "Beak-hyung Cho",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087179011",
                    "id": 37087179011,
                    "full_name": "Byung-gil Choi",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087178909",
                    "id": 37087178909,
                    "full_name": "Hyung-rok Oh",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087177947",
                    "id": 37087177947,
                    "full_name": "Sang-beom Kang",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087178846",
                    "id": 37087178846,
                    "full_name": "Ki-sung Kim",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087179375",
                    "id": 37087179375,
                    "full_name": "Kyung-hee Kim",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087177372",
                    "id": 37087177372,
                    "full_name": "Du-eung Kim",
                    "author_order": 8
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087176764",
                    "id": 37087176764,
                    "full_name": "Choong-keun Kwak",
                    "author_order": 9
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087177667",
                    "id": 37087177667,
                    "full_name": "Hyun-geun Byun",
                    "author_order": 10
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087215639",
                    "id": 37087215639,
                    "full_name": "Young-nam Hwang",
                    "author_order": 11
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087178685",
                    "id": 37087178685,
                    "full_name": "Su-jin Ahn",
                    "author_order": 12
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605423",
                    "id": 37088605423,
                    "full_name": "Gi-tae Jung",
                    "author_order": 13
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087522406",
                    "id": 37087522406,
                    "full_name": "Hong-sik Jung",
                    "author_order": 14
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085932160",
                    "id": 37085932160,
                    "full_name": "Kinam Kim",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A non-volatile 64 Mb phase-transition RAM is developed by fully integrating a chalcogenide alloy GST (Ge/sub 2/Sb/sub 2/Te/sub 5/) into 0.18 /spl mu/m CMOS technology. This alloy is programmed by resistive heating. To optimize SET/RESET distribution, a 512 kb sub-core architecture, featuring meshed ground line, is proposed. Random read access and write access for SET/RESET are 60 ns, 120 ns and 50 ns, respectively, at 3.0 and 30/spl deg/C.",
        "article_number": 1332583,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332583",
        "html_url": "https://ieeexplore.ieee.org/document/1332583/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 60,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Nonvolatile memory",
                    "Phase change random access memory",
                    "Random access memory",
                    "CMOS technology",
                    "Driver circuits",
                    "Writing",
                    "Degradation",
                    "Conductivity",
                    "Threshold voltage",
                    "Tin alloys"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 40.0,
        "end_page": "512 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332583/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332584",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "An experimental 256 Mb non-volatile DRAM with cell plate boosted programming technique",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 16,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277436900",
                    "id": 37277436900,
                    "full_name": "J.-H. Ahn",
                    "author_order": 1
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335803400",
                    "id": 37335803400,
                    "full_name": "S.-H. Hong",
                    "author_order": 2
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37291919000",
                    "id": 37291919000,
                    "full_name": "S.-J. Kim",
                    "author_order": 3
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274947700",
                    "id": 37274947700,
                    "full_name": "J.-B. Ko",
                    "author_order": 4
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278289400",
                    "id": 37278289400,
                    "full_name": "S.-W. Shin",
                    "author_order": 5
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089068390",
                    "id": 37089068390,
                    "full_name": "S.-D. Lee",
                    "author_order": 6
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337052200",
                    "id": 37337052200,
                    "full_name": "Y.-W. Kim",
                    "author_order": 7
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089066786",
                    "id": 37089066786,
                    "full_name": "K.-S. Lee",
                    "author_order": 8
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087313219",
                    "id": 37087313219,
                    "full_name": "S.-K. Lee",
                    "author_order": 9
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606086",
                    "id": 37088606086,
                    "full_name": "S.-E. Jang",
                    "author_order": 10
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280090900",
                    "id": 37280090900,
                    "full_name": "J.-H. Choi",
                    "author_order": 11
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089078560",
                    "id": 37089078560,
                    "full_name": "S.-Y. Kim",
                    "author_order": 12
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265986400",
                    "id": 37265986400,
                    "full_name": "G.-H. Bae",
                    "author_order": 13
                },
                {
                    "affiliation": "Hynix Semicond., Icheon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280899700",
                    "id": 37280899700,
                    "full_name": "S.-W. Park",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085418824",
                    "id": 37085418824,
                    "full_name": "Y.-J. Park",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 256 Mb NVDRAM is fabricated with a modified 0.115 /spl mu/m DRAM process. The cell transistor has a scaled polysilicon-oxide-nitride-oxide-silicon (SONOS) structure that traps electrons or holes at a relatively low voltage stress. NVDRAM utilizes DRAM storage node boost from the cell plate for programming to ensure more reliable operation.",
        "article_number": 1332584,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332584",
        "html_url": "https://ieeexplore.ieee.org/document/1332584/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Voltage",
                    "Nonvolatile memory",
                    "Capacitors",
                    "Hot carriers",
                    "Flash memory",
                    "SONOS devices",
                    "Stress",
                    "Mobile computing",
                    "Batteries"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 42.0,
        "end_page": "512 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332584/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332585",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 4Mb 0.18 /spl mu/m 1T1MTJ Toggle MRAM memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 17,
        "authors": {
            "authors": [
                {
                    "affiliation": "Motorola, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38562884200",
                    "id": 38562884200,
                    "full_name": "J. Nahas",
                    "author_order": 1
                },
                {
                    "affiliation": "Motorola, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269142400",
                    "id": 37269142400,
                    "full_name": "T. Andre",
                    "author_order": 2
                },
                {
                    "affiliation": "Motorola, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269144700",
                    "id": 37269144700,
                    "full_name": "C. Subramanian",
                    "author_order": 3
                },
                {
                    "affiliation": "Motorola, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269145700",
                    "id": 37269145700,
                    "full_name": "B. Garni",
                    "author_order": 4
                },
                {
                    "affiliation": "Motorola, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279364300",
                    "id": 37279364300,
                    "full_name": "H. Lin",
                    "author_order": 5
                },
                {
                    "affiliation": "Motorola, Chandler, AZ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269124300",
                    "id": 37269124300,
                    "full_name": "A. Omair",
                    "author_order": 6
                },
                {
                    "affiliation": "Motorola, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269123300",
                    "id": 37269123300,
                    "full_name": "W. Martino",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 4.5/spl times/6.3mm/sup 2/ 25ns cycle-time 4Mb Toggle MRAM memory, built in 0.18 /spl mu/m 5M CMOS technology, uses a 1.55 /spl mu/m/sup 2/ bit cell with a single toggling magneto tunnel junction. The memory uses uni-directional programming currents with isolated write and read paths and balanced current mirror sense amplifier.",
        "article_number": 1332585,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332585",
        "html_url": "https://ieeexplore.ieee.org/document/1332585/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 8,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Space technology",
                    "Manufacturing",
                    "Random access memory",
                    "Pulse amplifiers",
                    "CMOS technology",
                    "Driver circuits",
                    "Magnetic tunneling",
                    "Magnetoresistance",
                    "Nonvolatile memory",
                    "EPROM"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 44.0,
        "end_page": "512 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332585/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332586",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "Embedded flash memory for security applications in a 0.13 /spl mu/m CMOS logic process",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 18,
        "authors": {
            "authors": [
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088087313",
                    "id": 37088087313,
                    "full_name": "J. Raszka",
                    "author_order": 1
                },
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085772223",
                    "id": 37085772223,
                    "full_name": "M. Advani",
                    "author_order": 2
                },
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089046005",
                    "id": 37089046005,
                    "full_name": "V. Tiwari",
                    "author_order": 3
                },
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088088906",
                    "id": 37088088906,
                    "full_name": "L. Varisco",
                    "author_order": 4
                },
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088089434",
                    "id": 37088089434,
                    "full_name": "N.D. Hacobian",
                    "author_order": 5
                },
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38244543500",
                    "id": 38244543500,
                    "full_name": "A. Mittal",
                    "author_order": 6
                },
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088088090",
                    "id": 37088088090,
                    "full_name": "M. Han",
                    "author_order": 7
                },
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088088697",
                    "id": 37088088697,
                    "full_name": "A. Shirdel",
                    "author_order": 8
                },
                {
                    "affiliation": "Virage Logic, Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328305000",
                    "id": 37328305000,
                    "full_name": "A. Shubat",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Many applications require moderate amounts of embedded NVM (<16 kb) for security encryption. Conventional approaches (EEPROM, flash) are expensive due to the need for several additional masks and process steps relative to CMOS. NOVeA is a scalable embedded flash technology manufactured on a standard CMOS logic process with an integrated SRAM array that facilitates password authentication.",
        "article_number": 1332586,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332586",
        "html_url": "https://ieeexplore.ieee.org/document/1332586/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 22,
        "citing_patent_count": 46,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Security",
                    "CMOS process",
                    "CMOS logic circuits",
                    "Logic arrays",
                    "Nonvolatile memory",
                    "Cryptography",
                    "EPROM",
                    "CMOS technology",
                    "Manufacturing processes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 46.0,
        "end_page": "512 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332586/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332587",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 55 mm/sup 2/ 256 Mb NROM flash memory with embedded microcontroller using an NROM-based program file ROM",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 19,
        "authors": {
            "authors": [
                {
                    "affiliation": "Saifun Semicond., Netanya, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331249700",
                    "id": 37331249700,
                    "full_name": "Y. Sofer",
                    "author_order": 1
                },
                {
                    "affiliation": "Saifun Semicond., Netanya, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087713743",
                    "id": 37087713743,
                    "full_name": "M. Edan",
                    "author_order": 2
                },
                {
                    "affiliation": "Saifun Semicond., Netanya, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354447800",
                    "id": 37354447800,
                    "full_name": "Y. Betser",
                    "author_order": 3
                },
                {
                    "affiliation": "Saifun Semicond., Netanya, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087715662",
                    "id": 37087715662,
                    "full_name": "M. Grossgold",
                    "author_order": 4
                },
                {
                    "affiliation": "Saifun Semicond., Netanya, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331253400",
                    "id": 37331253400,
                    "full_name": "E. Maayan",
                    "author_order": 5
                },
                {
                    "affiliation": "Saifun Semicond., Netanya, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264997000",
                    "id": 37264997000,
                    "full_name": "B. Eitan",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 256 Mb flash memory based on 2 b/cell 0.17 /spl mu/m NROM technology supports 90 ns random read access, 66 MHz synchronous read, and 3 /spl mu/s/word programming. This 55 mm/sup 2/ device includes an 8 b embedded microcontroller for program and erase operations, power-up sequence, BIST, and more. The microcontroller executes its code from an NROM-based embedded ROM, performing 30 ns/word read access.",
        "article_number": 1332587,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332587",
        "html_url": "https://ieeexplore.ieee.org/document/1332587/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Microcontrollers",
                    "Read only memory",
                    "Capacitors",
                    "Semiconductor device manufacture",
                    "CMOS technology",
                    "Silicon",
                    "Lithography",
                    "CMOS process",
                    "Driver circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 48.0,
        "end_page": "512 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332587/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332588",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 0.9 V 1T1C SBT-based embedded non-volatile FeRAM with a reference voltage scheme and multi-layer shielded bit-line structure",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 20,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270450500",
                    "id": 37270450500,
                    "full_name": "K. Yamaoka",
                    "author_order": 1
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270444900",
                    "id": 37270444900,
                    "full_name": "S. Iwanari",
                    "author_order": 2
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270447400",
                    "id": 37270447400,
                    "full_name": "Y. Murakuki",
                    "author_order": 3
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276458300",
                    "id": 37276458300,
                    "full_name": "H. Hirano",
                    "author_order": 4
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270446300",
                    "id": 37270446300,
                    "full_name": "M. Sakagami",
                    "author_order": 5
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270459600",
                    "id": 37270459600,
                    "full_name": "T. Nakakuma",
                    "author_order": 6
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277468700",
                    "id": 37277468700,
                    "full_name": "T. Miki",
                    "author_order": 7
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270462300",
                    "id": 37270462300,
                    "full_name": "Y. Gohou",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1T1C embedded FeRAM operates at an ultra low voltage of 0.9 V with 550 ns access even after 10 years of imprint degradation. The ultra low voltage operation and high-reliability characteristics are attained by using a reference-voltage scheme and a multi-layer shielded bit-line structure.",
        "article_number": 1332588,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332588",
        "html_url": "https://ieeexplore.ieee.org/document/1332588/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Ferroelectric films",
                    "Nonvolatile memory",
                    "Low voltage",
                    "Hysteresis",
                    "Ferroelectric materials",
                    "Capacitors",
                    "Capacitance",
                    "Operating systems",
                    "Power system reliability"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 50.0,
        "end_page": "512 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332588/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332589",
        "cat_title": "NON-VOLATILE MEMORY",
        "cat_num": 2,
        "title": "A 3.3 V 4 Gb four-level NAND flash memory with 90 nm CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 21,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307461",
                    "id": 37087307461,
                    "full_name": "Seungjae Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087197141",
                    "id": 37087197141,
                    "full_name": "Young-Taek Lee",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266013",
                    "id": 37087266013,
                    "full_name": "Wook-Kee Han",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087310518",
                    "id": 37087310518,
                    "full_name": "Dong-Hwan Kim",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266239",
                    "id": 37087266239,
                    "full_name": "Moo-Sung Kim",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087504557",
                    "id": 37087504557,
                    "full_name": "Seung-Hyun Moon",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087508751",
                    "id": 37087508751,
                    "full_name": "Hyun Chul Cho",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266676",
                    "id": 37087266676,
                    "full_name": "Jung-Woo Lee",
                    "author_order": 8
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266186",
                    "id": 37087266186,
                    "full_name": "Dae-Seok Byeon",
                    "author_order": 9
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266178",
                    "id": 37087266178,
                    "full_name": "Young-Ho Lim",
                    "author_order": 10
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087427520",
                    "id": 37087427520,
                    "full_name": "Hyung-Suk Kim",
                    "author_order": 11
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087266000",
                    "id": 37087266000,
                    "full_name": "Sung-Hoi Hur",
                    "author_order": 12
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086984009",
                    "id": 37086984009,
                    "full_name": "Kang-Deog Suh",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4 Gb NAND flash memory with 2 b/cell uses 90 nm CMOS to achieve simultaneous data load during program operation with 1.6 MB/s program throughput. Fuse or pad-bonding switches it to a 2 Gb 1 b/cell NAND flash memory. The row decoder located in the middle of the cell array reduces W/L rise time and coupling noise. A program-after-erase technique and lowered floating poly thickness minimize cell Vth distribution.",
        "article_number": 1332589,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332589",
        "html_url": "https://ieeexplore.ieee.org/document/1332589/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 11,
        "citing_patent_count": 20,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Flash memory",
                    "Costs",
                    "Decoding",
                    "Buffer storage",
                    "Moon",
                    "Explosives",
                    "Home appliances",
                    "Threshold voltage",
                    "Voltage control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 52.0,
        "end_page": "513 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332589/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332590",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "Session 3 Overview: Processors",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 22,
        "authors": {
            "authors": [
                {
                    "affiliation": "ARM",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353720600",
                    "id": 37353720600,
                    "full_name": "S. Segars",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354414500",
                    "id": 37354414500,
                    "full_name": "R. Rogenmoser",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332590,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332590",
        "html_url": "https://ieeexplore.ieee.org/document/1332590/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 54.0,
        "end_page": "55",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332591",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "Design and implementation of the POWER5/spl trade/ microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 23,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268307900",
                    "id": 37268307900,
                    "full_name": "J. Clabes",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268304800",
                    "id": 37268304800,
                    "full_name": "J. Friedrich",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268303000",
                    "id": 37268303000,
                    "full_name": "M. Sweet",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268303600",
                    "id": 37268303600,
                    "full_name": "J. Dilullo",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277049400",
                    "id": 37277049400,
                    "full_name": "S. Chu",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268682000",
                    "id": 37268682000,
                    "full_name": "D. Plass",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272611400",
                    "id": 37272611400,
                    "full_name": "J. Dawson",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282516300",
                    "id": 37282516300,
                    "full_name": "P. Muench",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268311500",
                    "id": 37268311500,
                    "full_name": "L. Powell",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268315300",
                    "id": 37268315300,
                    "full_name": "M. Floyd",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268290400",
                    "id": 37268290400,
                    "full_name": "B. Sinharoy",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38200537900",
                    "id": 38200537900,
                    "full_name": "M. Lee",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268310800",
                    "id": 37268310800,
                    "full_name": "M. Goulet",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268309300",
                    "id": 37268309300,
                    "full_name": "J. Wagoner",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268322300",
                    "id": 37268322300,
                    "full_name": "N. Schwartz",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268321200",
                    "id": 37268321200,
                    "full_name": "S. Runyon",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268322000",
                    "id": 37268322000,
                    "full_name": "G. Gorman",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273513200",
                    "id": 37273513200,
                    "full_name": "P. Restle",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268319500",
                    "id": 37268319500,
                    "full_name": "R. Kalla",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268317700",
                    "id": 37268317700,
                    "full_name": "J. McGill",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268316900",
                    "id": 37268316900,
                    "full_name": "S. Dodson",
                    "author_order": 21
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "POWER5 offers /spl sim/4/spl times/ performance over the previous design by incorporating simultaneous multithreading, a latency-optimized memory subsystem, extensive reliability, availability and serviceability (RAS), and power management support. The 276M-transistor processor is implemented in a 0.13 /spl mu/m, 8M silicon-on-insulator technology and operates above 1.5 GHz.",
        "article_number": 1332591,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332591",
        "html_url": "https://ieeexplore.ieee.org/document/1332591/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 17,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Surface-mount technology",
                    "Delay",
                    "Clocks",
                    "Switches",
                    "Costs",
                    "Integrated circuit interconnections",
                    "Fabrics",
                    "Frequency",
                    "Wiring"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 56.0,
        "end_page": "57 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332591/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332592",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "A dual-core 64 b UltraSPARC microprocessor for dense server applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 24,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089114467",
                    "id": 37089114467,
                    "full_name": "T. Takayanagi",
                    "author_order": 1
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274232700",
                    "id": 37274232700,
                    "full_name": "J.L. Shin",
                    "author_order": 2
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272542000",
                    "id": 37272542000,
                    "full_name": "B. Petrick",
                    "author_order": 3
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281320300",
                    "id": 37281320300,
                    "full_name": "J. Su",
                    "author_order": 4
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272545300",
                    "id": 37272545300,
                    "full_name": "H. Levy",
                    "author_order": 5
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272548900",
                    "id": 37272548900,
                    "full_name": "H. Pham",
                    "author_order": 6
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272550800",
                    "id": 37272550800,
                    "full_name": "J. Son",
                    "author_order": 7
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272551900",
                    "id": 37272551900,
                    "full_name": "N. Moon",
                    "author_order": 8
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272513000",
                    "id": 37272513000,
                    "full_name": "D. Bistry",
                    "author_order": 9
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280903300",
                    "id": 37280903300,
                    "full_name": "M. Singh",
                    "author_order": 10
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272515100",
                    "id": 37272515100,
                    "full_name": "V. Mathur",
                    "author_order": 11
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272519800",
                    "id": 37272519800,
                    "full_name": "A.S. Leon",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A processor core, previously implemented in a 0.25 /spl mu/m Al process, is redesigned for a 0.13 /spl mu/m Cu process to create a dual-core processor with 1 MB integrated L2 cache, offering an efficient performance/power ratio for compute-dense server applications. Circuit design challenges, including negative bias temperature instability (NBTI), leakage and coupling noise are discussed.",
        "article_number": 1332592,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332592",
        "html_url": "https://ieeexplore.ieee.org/document/1332592/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Circuit noise",
                    "Niobium compounds",
                    "Titanium compounds",
                    "Delay",
                    "Voltage",
                    "Network servers",
                    "Computer networks",
                    "Impedance",
                    "Moon"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 58.0,
        "end_page": "513 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332592/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332593",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "A 40 Gb/s network processor with PISC/spl trade/ dataflow architecture",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 25,
        "authors": {
            "authors": [
                {
                    "affiliation": "Xelerated AB, Stockholm, Sweden",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089133035",
                    "id": 37089133035,
                    "full_name": "J. Carlstrom",
                    "author_order": 1
                },
                {
                    "affiliation": "Xelerated AB, Stockholm, Sweden",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087782980",
                    "id": 37087782980,
                    "full_name": "G. Nordmark",
                    "author_order": 2
                },
                {
                    "affiliation": "Xelerated AB, Stockholm, Sweden",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087785802",
                    "id": 37087785802,
                    "full_name": "J. Roos",
                    "author_order": 3
                },
                {
                    "affiliation": "Xelerated AB, Stockholm, Sweden",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265337600",
                    "id": 37265337600,
                    "full_name": "T. Boden",
                    "author_order": 4
                },
                {
                    "affiliation": "Xelerated AB, Stockholm, Sweden",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087786138",
                    "id": 37087786138,
                    "full_name": "L.-O. Svensson",
                    "author_order": 5
                },
                {
                    "affiliation": "Xelerated AB, Stockholm, Sweden",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087782992",
                    "id": 37087782992,
                    "full_name": "P. Westlund",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 40 Gb/s network processor has a dataflow architecture with 200 PISC/spl trade/ processors, organized in a linear array, also containing 11 I/O processors which interconnect to on-chip or off-chip engines. Implemented in a 0.13 /spl mu/m CMOS process, the chip has 114M transistors and It typically dissipates 9.5 W at 200 MHz.",
        "article_number": 1332593,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332593",
        "html_url": "https://ieeexplore.ieee.org/document/1332593/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Engines",
                    "Pipelines",
                    "Registers",
                    "Computer architecture",
                    "Coprocessors",
                    "Ethernet networks",
                    "Protocols",
                    "Clocks",
                    "VLIW",
                    "Process design"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 60.0,
        "end_page": "61 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332593/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332594",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "A scalable X86 CPU design for 90 nm process",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 26,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328580700",
                    "id": 37328580700,
                    "full_name": "J. Schutz",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274441200",
                    "id": 37274441200,
                    "full_name": "C. Webb",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A third generation Pentium/sup /spl reg//4 processor is designed to meet the challenges of a 90 nm technology. Design methodology allows scalability with increased transistor performance over the life of the process. Improved design for test techniques are developed to facilitate the debug process. We also discuss improved design automation techniques to reduce hand-drawn schematics.",
        "article_number": 1332594,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332594",
        "html_url": "https://ieeexplore.ieee.org/document/1332594/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 14,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Process design",
                    "Timing",
                    "Frequency",
                    "Delay",
                    "Leakage current",
                    "Integrated circuit interconnections",
                    "Clocks",
                    "Signal processing",
                    "Registers",
                    "Protocols"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 62.0,
        "end_page": "513 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332594/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332595",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "Dynamic voltage and frequency management for a low-power embedded microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 27,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273638000",
                    "id": 37273638000,
                    "full_name": "S. Akui",
                    "author_order": 1
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273648700",
                    "id": 37273648700,
                    "full_name": "K. Seno",
                    "author_order": 2
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273646400",
                    "id": 37273646400,
                    "full_name": "M. Nakai",
                    "author_order": 3
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605925",
                    "id": 37088605925,
                    "full_name": "T. Meguro",
                    "author_order": 4
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606096",
                    "id": 37088606096,
                    "full_name": "T. Seki",
                    "author_order": 5
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605880",
                    "id": 37088605880,
                    "full_name": "T. Kondo",
                    "author_order": 6
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273512800",
                    "id": 37273512800,
                    "full_name": "A. Hashiguchi",
                    "author_order": 7
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088605946",
                    "id": 37088605946,
                    "full_name": "H. Kawahara",
                    "author_order": 8
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606069",
                    "id": 37088606069,
                    "full_name": "K. Kumano",
                    "author_order": 9
                },
                {
                    "affiliation": "Sony, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606060",
                    "id": 37088606060,
                    "full_name": "M. Shimura",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A dynamic voltage and frequency management scheme that autonomously controls the clock frequency (8 to 123 MHz at 0.5 MHz step) and adaptively controls the voltage (0.9 to 1.6 V at 5 mV step) with a leakage power compensation effect is developed for a low-power embedded microprocessor. It achieves 82% power reduction in personal information manager (PIM) application.",
        "article_number": 1332595,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332595",
        "html_url": "https://ieeexplore.ieee.org/document/1332595/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 24,
        "citing_patent_count": 13,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency",
                    "Microprocessors",
                    "Clocks",
                    "Delay",
                    "Large scale integration",
                    "Voltage control",
                    "Synthesizers",
                    "Digital-to-frequency converters",
                    "Monitoring",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 64.0,
        "end_page": "513 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332595/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332596",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "A 4MB on-chip L2 cache for a 90nm 1.6GHz 64b SPARC microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 28,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272579800",
                    "id": 37272579800,
                    "full_name": "D. Wendell",
                    "author_order": 1
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089087785",
                    "id": 37089087785,
                    "full_name": "J. Lin",
                    "author_order": 2
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272581400",
                    "id": 37272581400,
                    "full_name": "P. Kaushik",
                    "author_order": 3
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272579200",
                    "id": 37272579200,
                    "full_name": "S. Seshadri",
                    "author_order": 4
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38023285500",
                    "id": 38023285500,
                    "full_name": "A. Wang",
                    "author_order": 5
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272586600",
                    "id": 37272586600,
                    "full_name": "V. Sundararaman",
                    "author_order": 6
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280432500",
                    "id": 37280432500,
                    "full_name": "P. Wang",
                    "author_order": 7
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272574400",
                    "id": 37272574400,
                    "full_name": "H. McIntyre",
                    "author_order": 8
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089078559",
                    "id": 37089078559,
                    "full_name": "S. Kim",
                    "author_order": 9
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272583100",
                    "id": 37272583100,
                    "full_name": "W. Hsu",
                    "author_order": 10
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277119600",
                    "id": 37277119600,
                    "full_name": "H. Park",
                    "author_order": 11
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272589500",
                    "id": 37272589500,
                    "full_name": "G. Levinsky",
                    "author_order": 12
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089089380",
                    "id": 37089089380,
                    "full_name": "J. Lu",
                    "author_order": 13
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272555100",
                    "id": 37272555100,
                    "full_name": "M. Chirania",
                    "author_order": 14
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272554400",
                    "id": 37272554400,
                    "full_name": "R. Heald",
                    "author_order": 15
                },
                {
                    "affiliation": "Sun Microsystems, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272560000",
                    "id": 37272560000,
                    "full_name": "P. Lazar",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A next-generation 1.6GHz 4-issue CPU supports high-end servers and has a 4MB L2 cache. The chip uses 315M transistors in a 90nm 8M CMOS process with an area of 234mm/sup 2/.",
        "article_number": 1332596,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332596",
        "html_url": "https://ieeexplore.ieee.org/document/1332596/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Clocks",
                    "Central Processing Unit",
                    "Circuits",
                    "Delay",
                    "Decoding",
                    "Error correction codes",
                    "Throughput",
                    "Registers",
                    "Wire"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 66.0,
        "end_page": "513 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332596/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332597",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "PowerPC 970 in 130 nm and 90 nm technologies",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 29,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Essex Junction, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273526400",
                    "id": 37273526400,
                    "full_name": "N.J. Rohrer",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM Corp., Essex Junction, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273558100",
                    "id": 37273558100,
                    "full_name": "M. Canada",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM Corp., Essex Junction, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273561800",
                    "id": 37273561800,
                    "full_name": "E. Cohen",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM Corp., Essex Junction, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273555100",
                    "id": 37273555100,
                    "full_name": "M. Ringler",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671628",
                    "id": 37088671628,
                    "full_name": "M. Mayfield",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273519000",
                    "id": 37273519000,
                    "full_name": "P. Sandon",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273562100",
                    "id": 37273562100,
                    "full_name": "P. Kartschoke",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086708433",
                    "id": 37086708433,
                    "full_name": "J. Heaslip",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671438",
                    "id": 37088671438,
                    "full_name": "J. Allen",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374356400",
                    "id": 37374356400,
                    "full_name": "P. McCormick",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273555200",
                    "id": 37273555200,
                    "full_name": "T. Pfluger",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273544300",
                    "id": 37273544300,
                    "full_name": "J. Zimmerman",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273518900",
                    "id": 37273518900,
                    "full_name": "C. Lichtenau",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38121759900",
                    "id": 38121759900,
                    "full_name": "T. Werner",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371990800",
                    "id": 37371990800,
                    "full_name": "G. Salem",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086723651",
                    "id": 37086723651,
                    "full_name": "M. Ross",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352439200",
                    "id": 37352439200,
                    "full_name": "D. Appenzeller",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086727180",
                    "id": 37086727180,
                    "full_name": "D. Thygesen",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 64 b PowerPC microprocessor is introduced in 130 nm and redesigned in 90 nm SOI technology. PowerPC 970 implements a SIMD instruction set with 512 kB L2 cache. It runs at 2.0 GHz with a 1.0 GHz bus in 130 nm. The 90 nm design features PowerTune for rapid frequency and power scaling and electronic fuses.",
        "article_number": 1332597,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332597",
        "html_url": "https://ieeexplore.ieee.org/document/1332597/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 10,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bandwidth",
                    "Voltage",
                    "Delay",
                    "Copper",
                    "Pipelines",
                    "Microprocessors",
                    "Libraries",
                    "Timing",
                    "Design optimization",
                    "Logic"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 68.0,
        "end_page": "69 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332597/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332598",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "Session 4 Overview: Oversampled ADCs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 30,
        "authors": {
            "authors": [
                {
                    "affiliation": "Silicon Laboratories",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293875900",
                    "id": 37293875900,
                    "full_name": "A. Thomsen",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274378900",
                    "id": 37274378900,
                    "full_name": "B. Nauta",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332598,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332598",
        "html_url": "https://ieeexplore.ieee.org/document/1332598/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 70.0,
        "end_page": "71",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332599",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 31,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275633900",
                    "id": 37275633900,
                    "full_name": "L.J. Breems",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2-2 cascaded /spl Sigma//spl Delta/ modulator with continuous-time loop filters and 4b quantizers is presented. The dynamic range is 67dB in a 10MHz bandwidth at a 160MS/s with a full-scale input range of 200mV/sub rms/. Inherent anti-aliasing filtering is over 50dB. The 0.18/spl mu/m CMOS chip measures 1.7mm/sup 2/ and draws 68mA from a 1.8V supply.",
        "article_number": 1332599,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332599",
        "html_url": "https://ieeexplore.ieee.org/document/1332599/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Dynamic range",
                    "Bandwidth",
                    "Delta-sigma modulation",
                    "Quantization",
                    "IIR filters",
                    "Filtering",
                    "Digital filters",
                    "Resonator filters",
                    "Signal resolution"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 72.0,
        "end_page": "513 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332599/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332600",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "A 25 MS/s 14 b 200 mW /spl Sigma//spl Delta/ modulator in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 32,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275837300",
                    "id": 37275837300,
                    "full_name": "P. Balmelli",
                    "author_order": 1
                },
                {
                    "affiliation": "Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086990557",
                    "id": 37086990557,
                    "full_name": "Qiuting Huang",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Sampled at 200 MHz, a 5th-order 4 b-quantizer single-loop /spl Sigma//spl Delta/ modulator achieves a 25 MS/s conversion rate with 84 dB DR and 82 dB SNR, a performance suitable for VDSL. Implemented in 0.18 /spl mu/m CMOS, the 0.95 mm/sup 2/ chip has a power consumption of 200 mW from a 1.8 V supply.",
        "article_number": 1332600,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332600",
        "html_url": "https://ieeexplore.ieee.org/document/1332600/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Bandwidth",
                    "Capacitors",
                    "Signal resolution",
                    "Filters",
                    "Feedback",
                    "Noise shaping",
                    "Modems",
                    "Sampling methods",
                    "Transfer functions"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 74.0,
        "end_page": "514 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332600/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332601",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "/spl Sigma//spl Delta/ ADC with finite impulse response feedback DAC",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 33,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Labs., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37696571900",
                    "id": 37696571900,
                    "full_name": "B.M. Putter",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A continuous-time 1 b /spl Sigma//spl Delta/ ADC with a finite impulse response DAC in the feedback path is presented. The FIRDAC reduces the susceptibility to clock jitter by 18 dB while maintaining linearity. S/N ratio is 77 dB in a 1 MHz bandwidth, and IM2 and IM3 are 77 dB and 82 dB, respectively. The 0.18 /spl mu/m CMOS chip consumes 6.0 mW.",
        "article_number": 1332601,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332601",
        "html_url": "https://ieeexplore.ieee.org/document/1332601/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 18,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Feedback",
                    "Filters",
                    "Clocks",
                    "Circuit noise",
                    "Linearity",
                    "Voltage",
                    "Jitter",
                    "Quantization",
                    "Resistors",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 76.0,
        "end_page": "77 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332601/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332602",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "A 0.9 V 1.5 mW continuous-time /spl Delta//spl Sigma/ modulator for WCDMA",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 34,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285110200",
                    "id": 37285110200,
                    "full_name": "T. Ueno",
                    "author_order": 1
                },
                {
                    "affiliation": "Toshiba, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275503000",
                    "id": 37275503000,
                    "full_name": "T. Itakura",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A second-order continuous-time /spl Delta//spl Sigma/ modulator for a WCDMA RX is implemented with inverter-based OTAs, enabling operation at a voltage of 0.9 V. The OTAs are balanced by using CMFB. The modulator consumes only 1.5 mW and occupies 0.12 mm/sup 2/ in a 0.13 /spl mu/m CMOS process. SNDR is 50.9 dB over a bandwidth of 1.92 MHz.",
        "article_number": 1332602,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332602",
        "html_url": "https://ieeexplore.ieee.org/document/1332602/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Multiaccess communication",
                    "Switches",
                    "Sampling methods",
                    "Resistors",
                    "Low voltage",
                    "CMOS technology",
                    "Operational amplifiers",
                    "Feedback",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 78.0,
        "end_page": "514 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332602/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332603",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "A 1 V 88 dB 20 kHz /spl Sigma//spl Delta/ modulator in 90 nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 35,
        "authors": {
            "authors": [
                {
                    "affiliation": "ESAT-MICAS, Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272980500",
                    "id": 37272980500,
                    "full_name": "L. Yao",
                    "author_order": 1
                },
                {
                    "affiliation": "ESAT-MICAS, Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M. Steyaert",
                    "author_order": 2
                },
                {
                    "affiliation": "ESAT-MICAS, Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275189100",
                    "id": 37275189100,
                    "full_name": "W. Sansen",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A third-order single-loop SC /spl Sigma//spl Delta/ modulator is realized in a standard 90 nm digital CMOS technology. The modulator achieves 88 dB dynamic range for a 20 kHz signal bandwidth with an OSR of 100. Power consumption is 140 /spl mu/W from a 1 V supply, and the chip core size is 0.18 mm/sup 2/.",
        "article_number": 1332603,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332603",
        "html_url": "https://ieeexplore.ieee.org/document/1332603/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Energy consumption",
                    "Switches",
                    "Delta-sigma modulation",
                    "CMOS technology",
                    "Capacitance",
                    "Mirrors",
                    "Circuit topology",
                    "Rail to rail outputs",
                    "Digital circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 80.0,
        "end_page": "514 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332603/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332604",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "A power optimized 14-bit SC /spl Delta//spl Sigma/ modulator for ADSL CO applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 36,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol. Austria AG, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275697900",
                    "id": 37275697900,
                    "full_name": "R. Gaggl",
                    "author_order": 1
                },
                {
                    "affiliation": "Infineon Technol. Austria AG, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087123755",
                    "id": 37087123755,
                    "full_name": "M. Inversi",
                    "author_order": 2
                },
                {
                    "affiliation": "Infineon Technol. Austria AG, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274400300",
                    "id": 37274400300,
                    "full_name": "A. Wiesbauer",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A switched-capacitor multi-bit /spl Delta//spl Sigma/ ADC including a reference-voltage buffer is implemented in 0.13 /spl mu/m CMOS. The single loop 3 b modulator features 14 b and 13 b dynamic range over 276 kHz and 1.1 MHz signal bandwidths, respectively. Clocked at 105 MHz, the ADC core consumes 8 mW from a 1.5 V supply.",
        "article_number": 1332604,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332604",
        "html_url": "https://ieeexplore.ieee.org/document/1332604/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 14,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Multi-stage noise shaping",
                    "Feedforward systems",
                    "Bandwidth",
                    "Noise shaping",
                    "DSL",
                    "Signal resolution",
                    "Circuit noise",
                    "Circuit topology",
                    "Silicon"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 82.0,
        "end_page": "514 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332604/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332605",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "A mirror image free two-path bandpass /spl Sigma//spl Delta/ modulator with 72 dB SNR and 86 dB SFDR",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 37,
        "authors": {
            "authors": [
                {
                    "affiliation": "High Performance Analog, Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285015900",
                    "id": 37285015900,
                    "full_name": "F. Ying",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269864600",
                    "id": 37269864600,
                    "full_name": "F. Maloberti",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A cross-coupled two-path /spl Sigma//spl Delta/ architecture generates transmission zeros at 1/3 of the clock frequency, thereby achieving a mirror image free response. The chip uses 0.18 /spl mu/m CMOS technology and is clocked at 2/spl times/60 MHz with a 40 MHz IF. The modulator achieves an 86 dB SFDR with a 2.5 MHz bandwidth and consumes 150 mW from a 1.8 V supply.",
        "article_number": 1332605,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332605",
        "html_url": "https://ieeexplore.ieee.org/document/1332605/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Mirrors",
                    "Delta modulation",
                    "Noise shaping",
                    "Quantization",
                    "Clocks",
                    "Frequency",
                    "Multi-stage noise shaping",
                    "Circuit noise",
                    "Sampling methods",
                    "Phase modulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 84.0,
        "end_page": "514 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332605/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332606",
        "cat_title": "OVERSAMPLED ADCs",
        "cat_num": 4,
        "title": "A 2 mW 89 dB DR continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to wide-band interferers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 38,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Labs., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275489300",
                    "id": 37275489300,
                    "full_name": "K. Philips",
                    "author_order": 1
                },
                {
                    "affiliation": "Philips Res. Labs., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275488500",
                    "id": 37275488500,
                    "full_name": "P.A.C.M. Nuijten",
                    "author_order": 2
                },
                {
                    "affiliation": "Philips Res. Labs., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275496800",
                    "id": 37275496800,
                    "full_name": "R. Roovers",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267203300",
                    "id": 37267203300,
                    "full_name": "F. Munoz",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285131200",
                    "id": 37285131200,
                    "full_name": "M. Tejero",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275503200",
                    "id": 37275503200,
                    "full_name": "A. Torralba",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A continuous-time /spl Sigma//spl Delta/ ADC with merged channel filter and programmable-gain functionality is presented. Interferers above full-scale can be applied without jeopardizing reception of weak desired signals. The merged design occupies 0.14 mm/sup 2/ in 0.18 /spl mu/m CMOS, consumes 2 mW, and achieves 89 dB of dynamic range (DR) in a 1 MHz bandwidth.",
        "article_number": 1332606,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332606",
        "html_url": "https://ieeexplore.ieee.org/document/1332606/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wideband",
                    "Filtering",
                    "Low pass filters",
                    "Feedback",
                    "Dynamic range",
                    "Electronics packaging",
                    "Baseband",
                    "Bandwidth",
                    "Transfer functions",
                    "Gain control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 86.0,
        "end_page": "515 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332606/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332607",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "Session 5 Overview: WLAN Transceivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 39,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275714500",
                    "id": 37275714500,
                    "full_name": "T. Montalvo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278961700",
                    "id": 37278961700,
                    "full_name": "D. Su",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332607,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332607",
        "html_url": "https://ieeexplore.ieee.org/document/1332607/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 88.0,
        "end_page": "89",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332608",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A direct-conversion CMOS transceiver for 4.9-5.95 GHz multi-standard WLANs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 40,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273758900",
                    "id": 37273758900,
                    "full_name": "T. Maeda",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38656299100",
                    "id": 38656299100,
                    "full_name": "H. Yano",
                    "author_order": 2
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37594642500",
                    "id": 37594642500,
                    "full_name": "T. Yamase",
                    "author_order": 3
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364203600",
                    "id": 37364203600,
                    "full_name": "N. Yoshida",
                    "author_order": 4
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268108000",
                    "id": 37268108000,
                    "full_name": "N. Matsuno",
                    "author_order": 5
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268108300",
                    "id": 37268108300,
                    "full_name": "S. Hori",
                    "author_order": 6
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328501900",
                    "id": 37328501900,
                    "full_name": "K. Numata",
                    "author_order": 7
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266539500",
                    "id": 37266539500,
                    "full_name": "R. Walkington",
                    "author_order": 8
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37596223800",
                    "id": 37596223800,
                    "full_name": "T. Tokairin",
                    "author_order": 9
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334816800",
                    "id": 37334816800,
                    "full_name": "Y. Takahashi",
                    "author_order": 10
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287427400",
                    "id": 37287427400,
                    "full_name": "M. Fujii",
                    "author_order": 11
                },
                {
                    "affiliation": "NEC, Ibaraki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275270800",
                    "id": 37275270800,
                    "full_name": "H. Hida",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.18 /spl mu/m CMOS direct-conversion transceiver consumes only 60 mA in RX mode and 74 mA in TX. System NF is 4.4 dB, and IIP3 is -2 dBm. The transceiver supports world-wide multi-standard WLAN systems with a frequency range of 4.9-5.95 GHz and channel bandwidth of 520 MHz.",
        "article_number": 1332608,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332608",
        "html_url": "https://ieeexplore.ieee.org/document/1332608/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 15,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Wireless LAN",
                    "Switches",
                    "Filters",
                    "Radio frequency",
                    "Energy consumption",
                    "Tuning",
                    "Circuit optimization",
                    "Degradation",
                    "Noise figure"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 90.0,
        "end_page": "515 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332608/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332609",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A single chip CMOS transceiver for 802.11 a/b/g WLANs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 41,
        "authors": {
            "authors": [
                {
                    "affiliation": "Spirea AB, Espoo, Finland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275485600",
                    "id": 37275485600,
                    "full_name": "R. Ahola",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275483400",
                    "id": 37275483400,
                    "full_name": "A. Aktas",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275491200",
                    "id": 37275491200,
                    "full_name": "J. Wilson",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37066525300",
                    "id": 37066525300,
                    "full_name": "K.R. Rao",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275495000",
                    "id": 37275495000,
                    "full_name": "F. Jonsson",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668523",
                    "id": 37088668523,
                    "full_name": "I. Hyyrylainen",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667844",
                    "id": 37088667844,
                    "full_name": "A. Brolin",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667326",
                    "id": 37088667326,
                    "full_name": "T. Hakala",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275499400",
                    "id": 37275499400,
                    "full_name": "A. Friman",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669645",
                    "id": 37088669645,
                    "full_name": "T. Makiniemi",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669452",
                    "id": 37088669452,
                    "full_name": "J. Hanze",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666600",
                    "id": 37088666600,
                    "full_name": "M. Sanden",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275512000",
                    "id": 37275512000,
                    "full_name": "D. Wallner",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669979",
                    "id": 37088669979,
                    "full_name": "Y. Guo",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667222",
                    "id": 37088667222,
                    "full_name": "T. Lagerstam",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669584",
                    "id": 37088669584,
                    "full_name": "L. Noguer",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668509",
                    "id": 37088668509,
                    "full_name": "T. Knuuttila",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668690",
                    "id": 37088668690,
                    "full_name": "P. Olofsson",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276742100",
                    "id": 37276742100,
                    "full_name": "M. Ismail",
                    "author_order": 19
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.18 /spl mu/m dual-band tri-mode CMOS radio, fully compliant with the IEEE 802.11 a/b/g standards, achieves a system noise figure of 5.2/5.6 dB (high gain), and an EVM of 2.7/3.0% for the 2.4/5 GHz bands, respectively. Die area is 12 mm/sup 2/, and power consumption is 200 mW in RX and 240 mW in TX using a 1.8 V supply.",
        "article_number": 1332609,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332609",
        "html_url": "https://ieeexplore.ieee.org/document/1332609/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 18,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wireless LAN",
                    "Radio frequency",
                    "Baseband",
                    "Phase noise",
                    "Radio transceivers",
                    "Dual band",
                    "Frequency conversion",
                    "Image converters",
                    "Hardware",
                    "Filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 92.0,
        "end_page": "515 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332609/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332610",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A dual-band 802.11a/b/g radio in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 42,
        "authors": {
            "authors": [
                {
                    "affiliation": "NewLogic Technol., Sophia-Antipolis, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275235700",
                    "id": 37275235700,
                    "full_name": "L. Perraud",
                    "author_order": 1
                },
                {
                    "affiliation": "NewLogic Technol., Sophia-Antipolis, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37289578200",
                    "id": 37289578200,
                    "full_name": "C. Pinatel",
                    "author_order": 2
                },
                {
                    "affiliation": "NewLogic Technol., Sophia-Antipolis, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275255300",
                    "id": 37275255300,
                    "full_name": "M. Recouly",
                    "author_order": 3
                },
                {
                    "affiliation": "NewLogic Technol., Sophia-Antipolis, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089106733",
                    "id": 37089106733,
                    "full_name": "J.-L. Bonnot",
                    "author_order": 4
                },
                {
                    "affiliation": "NewLogic Technol., Sophia-Antipolis, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275252200",
                    "id": 37275252200,
                    "full_name": "N. Sornin",
                    "author_order": 5
                },
                {
                    "affiliation": "NewLogic Technol., Sophia-Antipolis, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275247300",
                    "id": 37275247300,
                    "full_name": "F. Benoist",
                    "author_order": 6
                },
                {
                    "affiliation": "NewLogic Technol., Sophia-Antipolis, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275221700",
                    "id": 37275221700,
                    "full_name": "M. Massei",
                    "author_order": 7
                },
                {
                    "affiliation": "NewLogic Technol., Sophia-Antipolis, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364168100",
                    "id": 37364168100,
                    "full_name": "O. Gibrat",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A radio compliant with 802.11a/b/g standards occupies 12 mm/sup 2/ in 0.18 /spl mu/m CMOS. In the 54 Mb/s mode, the receivers have a sensitivity level below -73 dBm while consuming 230 mW. The transmitters, implementing a wide-band Cartesian feedback loop, deliver -2 dBm average power with an EVM of 3% while consuming 300 mW.",
        "article_number": 1332610,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332610",
        "html_url": "https://ieeexplore.ieee.org/document/1332610/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dual band",
                    "Tuning",
                    "Voltage-controlled oscillators",
                    "Synthesizers",
                    "Phase locked loops",
                    "Q factor",
                    "Varactors",
                    "Voltage",
                    "Noise measurement",
                    "Radio transmitters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 94.0,
        "end_page": "515 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332610/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332611",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g WLAN",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 43,
        "authors": {
            "authors": [
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275799800",
                    "id": 37275799800,
                    "full_name": "M. Zargari",
                    "author_order": 1
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38188082400",
                    "id": 38188082400,
                    "full_name": "S. Jen",
                    "author_order": 2
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275807900",
                    "id": 37275807900,
                    "full_name": "B. Kaczynski",
                    "author_order": 3
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279700300",
                    "id": 37279700300,
                    "full_name": "M. Lee",
                    "author_order": 4
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364579400",
                    "id": 37364579400,
                    "full_name": "M. Mack",
                    "author_order": 5
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275792400",
                    "id": 37275792400,
                    "full_name": "S. Mehta",
                    "author_order": 6
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275796700",
                    "id": 37275796700,
                    "full_name": "S. Mendis",
                    "author_order": 7
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275798500",
                    "id": 37275798500,
                    "full_name": "K. Onodera",
                    "author_order": 8
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275783000",
                    "id": 37275783000,
                    "full_name": "H. Samavati",
                    "author_order": 9
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089104368",
                    "id": 37089104368,
                    "full_name": "W. Si",
                    "author_order": 10
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275787200",
                    "id": 37275787200,
                    "full_name": "K. Singh",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275784400",
                    "id": 37275784400,
                    "full_name": "A. Tabatabaei",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276649900",
                    "id": 37276649900,
                    "full_name": "M. Terrovitis",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275788100",
                    "id": 37275788100,
                    "full_name": "D. Weber",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278961700",
                    "id": 37278961700,
                    "full_name": "D. Su",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275768700",
                    "id": 37275768700,
                    "full_name": "B. Wooley",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2.4/5 GHz transceiver implements the RF and analog front-end of an IEEE 802.11a/g/b WLAN system in 0.25 /spl mu/m CMOS technology. The IC transmits 9 dBm/8 dBm EVM-compliant output power at 5 GHz/2.4 GHz for a 64QAM OFDM signal. The overall receiver NF is 5.5/4.5 dB at 5/2.4 GHz.",
        "article_number": 1332611,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332611",
        "html_url": "https://ieeexplore.ieee.org/document/1332611/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 39,
        "citing_patent_count": 15,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dual band",
                    "Transceivers",
                    "Wireless LAN",
                    "Radio frequency",
                    "Filters",
                    "Frequency synthesizers",
                    "Baseband",
                    "Radiofrequency amplifiers",
                    "Circuits",
                    "RF signals"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 96.0,
        "end_page": "515 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332611/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332612",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A 3.2 to 4 GHz, 0.25 /spl mu/m CMOS frequency synthesizer for IEEE 802.11a/b/g WLAN",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 44,
        "authors": {
            "authors": [
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276649900",
                    "id": 37276649900,
                    "full_name": "M. Terrovitis",
                    "author_order": 1
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364579400",
                    "id": 37364579400,
                    "full_name": "M. Mack",
                    "author_order": 2
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275787200",
                    "id": 37275787200,
                    "full_name": "K. Singh",
                    "author_order": 3
                },
                {
                    "affiliation": "Atheros Commun., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275799800",
                    "id": 37275799800,
                    "full_name": "M. Zargari",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated 3.2 to 4 GHz frequency synthesizer, part of an IEEE 802.11a/b/g transceiver, is implemented in a 0.25 /spl mu/m standard CMOS technology. The phase noise is -105 dBc/Hz at 10 kHz offset, and the spurs are below -64 dBc when measured at the 5 GHz transmitter output. The settling time is less than 150 /spl mu/s.",
        "article_number": 1332612,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332612",
        "html_url": "https://ieeexplore.ieee.org/document/1332612/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency synthesizers",
                    "Wireless LAN",
                    "Voltage-controlled oscillators",
                    "Capacitors",
                    "Inductors",
                    "Phase noise",
                    "Voltage control",
                    "Phase frequency detector",
                    "Tuning",
                    "Filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 98.0,
        "end_page": "515 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332612/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332613",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A CMOS dual-band fractional-n synthesizer with reference doubler and compensated charge pump",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 45,
        "authors": {
            "authors": [
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087315136",
                    "id": 37087315136,
                    "full_name": "Hyungki Huh",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088604307",
                    "id": 37088604307,
                    "full_name": "Y. Koo",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087315349",
                    "id": 37087315349,
                    "full_name": "Kang-Yoon Lee",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087315478",
                    "id": 37087315478,
                    "full_name": "Yeonkyeong Ok",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087316559",
                    "id": 37087316559,
                    "full_name": "Sungho Lee",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087315256",
                    "id": 37087315256,
                    "full_name": "Daehyun Kwon",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087316231",
                    "id": 37087316231,
                    "full_name": "Jeongwoo Lee",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087316034",
                    "id": 37087316034,
                    "full_name": "Joonbae Park",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087316701",
                    "id": 37087316701,
                    "full_name": "Kyeongho Lee",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087191342",
                    "id": 37087191342,
                    "full_name": "Deog-Kyoon Jeong",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087144844",
                    "id": 37087144844,
                    "full_name": "Wonchan Kim",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated dual-band frequency synthesizer in 0.35 /spl mu/m CMOS technology achieves a phase noise of -141 dBc/Hz at 1.25 MHz offset in the PCS band with a reference frequency doubler. Fractional spurs are reduced by 8.6 dB at 50 kHz offset with a replica compensated charge pump.",
        "article_number": 1332613,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332613",
        "html_url": "https://ieeexplore.ieee.org/document/1332613/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dual band",
                    "Synthesizers",
                    "Charge pumps",
                    "Frequency",
                    "Phase locked loops",
                    "Quantization",
                    "Phase noise",
                    "1f noise",
                    "Semiconductor device noise",
                    "Sampling methods"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 100.0,
        "end_page": "516 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332613/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332614",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "A 2.5dB NF direct-conversion receiver front-end for HiperLAN2/IEEE802.11a",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 46,
        "authors": {
            "authors": [
                {
                    "affiliation": "Pavia Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38527803300",
                    "id": 38527803300,
                    "full_name": "P. Rossi",
                    "author_order": 1
                },
                {
                    "affiliation": "Pavia Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285161600",
                    "id": 37285161600,
                    "full_name": "A. Liscidini",
                    "author_order": 2
                },
                {
                    "affiliation": "Pavia Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271229600",
                    "id": 37271229600,
                    "full_name": "M. Brandolini",
                    "author_order": 3
                },
                {
                    "affiliation": "Pavia Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285160400",
                    "id": 37285160400,
                    "full_name": "F. Svelto",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A voltage-voltage feedback, frequency-tunable LNA and I&Q variable-gain mixers are realized in a 0.25/spl mu/m SiGe BiCMOS technology. The front-end, suitable for multi-standard applications, shows the following performance in the 4.9 to 5.825GHz band: 31.5dB gain, 2.5dB NF, -9.5dBm IIP3, and 23dBm IIP2 while drawing 16mA from 2.5V.",
        "article_number": 1332614,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332614",
        "html_url": "https://ieeexplore.ieee.org/document/1332614/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise measurement",
                    "Frequency",
                    "Linearity",
                    "Inductors",
                    "Feedback circuits",
                    "Impedance matching",
                    "MOS devices",
                    "Circuit topology",
                    "Circuit noise",
                    "Gain"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 102.0,
        "end_page": "516 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332614/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332615",
        "cat_title": "WLAN TRANSCEIVERS",
        "cat_num": 5,
        "title": "4.3 GHz 44 /spl mu/W CMOS frequency divider",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 47,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278471200",
                    "id": 37278471200,
                    "full_name": "K. Yamamoto",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269469900",
                    "id": 37269469900,
                    "full_name": "M. Fujishima",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A microwatt frequency divider for the 2.5 GHz ISM band is proposed. The outputs are generated by pulse modulation of a ring oscillator. A power of 44 /spl mu/W at 4.3 GHz is achieved with a 0.2 /spl mu/m CMOS process. The core size is 10.8/spl times/10.5 /spl mu/m/sup 2/, and locking range is 2.3 GHz.",
        "article_number": 1332615,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332615",
        "html_url": "https://ieeexplore.ieee.org/document/1332615/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency conversion",
                    "Switches",
                    "Ring oscillators",
                    "Voltage",
                    "Inverters",
                    "Circuits",
                    "Transceivers",
                    "Phase locked loops",
                    "Wireless communication",
                    "Inductors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 104.0,
        "end_page": "516 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332615/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332616",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "Session 6 Overview: Imaging",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 48,
        "authors": {
            "authors": [
                {
                    "affiliation": "ST Microelectronics",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268635900",
                    "id": 37268635900,
                    "full_name": "J. Hurwitz",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088012536",
                    "id": 37088012536,
                    "full_name": "D. McGrath",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332616,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332616",
        "html_url": "https://ieeexplore.ieee.org/document/1332616/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 106.0,
        "end_page": "107",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332617",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "A 3.9 /spl mu/m pixel pitch VGA format 10 b digital image sensor with 1.5-transistor/pixel",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 49,
        "authors": {
            "authors": [
                {
                    "affiliation": "Canon, Ayase, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278586300",
                    "id": 37278586300,
                    "full_name": "H. Takahashi",
                    "author_order": 1
                },
                {
                    "affiliation": "Canon, Ayase, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275286600",
                    "id": 37275286600,
                    "full_name": "M. Kinoshita",
                    "author_order": 2
                },
                {
                    "affiliation": "Canon, Ayase, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275320700",
                    "id": 37275320700,
                    "full_name": "K. Morita",
                    "author_order": 3
                },
                {
                    "affiliation": "Canon, Ayase, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275323600",
                    "id": 37275323600,
                    "full_name": "T. Shirai",
                    "author_order": 4
                },
                {
                    "affiliation": "Canon, Ayase, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38065696700",
                    "id": 38065696700,
                    "full_name": "T. Sato",
                    "author_order": 5
                },
                {
                    "affiliation": "Canon, Ayase, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279396300",
                    "id": 37279396300,
                    "full_name": "T. Kimura",
                    "author_order": 6
                },
                {
                    "affiliation": "Canon, Ayase, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275328800",
                    "id": 37275328800,
                    "full_name": "H. Yuzurihara",
                    "author_order": 7
                },
                {
                    "affiliation": "Canon, Ayase, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275331200",
                    "id": 37275331200,
                    "full_name": "S. Inoue",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS image sensor with a shared 1.5 transistor/pixel architecture and buried photodiode with complete charge transfer capability is described. The sensor achieves a 330 /spl mu/V noise floor and 50 pA/cm/sup 2/ dark current at 45/spl deg/C. The chip is fabricated in a thin planarized 0.35 /spl mu/m 1P2M CMOS process.",
        "article_number": 1332617,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332617",
        "html_url": "https://ieeexplore.ieee.org/document/1332617/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 33,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pixel",
                    "Digital images",
                    "Image sensors",
                    "Photodiodes",
                    "CMOS image sensors",
                    "Clocks",
                    "Charge transfer",
                    "Turning",
                    "Sensor phenomena and characterization",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 108.0,
        "end_page": "516 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332617/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332618",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "A 1/4in 2M pixel CMOS image sensor with 1.75 transistor/pixel",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 50,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr. Ind., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275299900",
                    "id": 37275299900,
                    "full_name": "M. Mori",
                    "author_order": 1
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275282100",
                    "id": 37275282100,
                    "full_name": "M. Katsuno",
                    "author_order": 2
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275281100",
                    "id": 37275281100,
                    "full_name": "S. Kasuga",
                    "author_order": 3
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275293200",
                    "id": 37275293200,
                    "full_name": "T. Murata",
                    "author_order": 4
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275854000",
                    "id": 37275854000,
                    "full_name": "T. Yamaguchi",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2.5V CMOS image sensor using a pixel configuration of four photodiodes in one unit sharing seven transistors is presented. This image achieves a 2.25/spl mu/m pixel pitch with 25% aperture ratio in a 0.25/spl mu/m IP2M CMOS process.",
        "article_number": 1332618,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332618",
        "html_url": "https://ieeexplore.ieee.org/document/1332618/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 8,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pixel",
                    "CMOS image sensors",
                    "Photodiodes",
                    "Voltage",
                    "Shift registers",
                    "Noise cancellation",
                    "Robot vision systems",
                    "Digital cameras",
                    "Pulse amplifiers",
                    "Manufacturing industries"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 110.0,
        "end_page": "111 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332618/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332619",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "CMOS image sensor using a floating diffusion driving buried photodiode",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 51,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sony Corp., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275529200",
                    "id": 37275529200,
                    "full_name": "K. Mabuchi",
                    "author_order": 1
                },
                {
                    "affiliation": "Sony Corp., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089105601",
                    "id": 37089105601,
                    "full_name": "N. Nakamura",
                    "author_order": 2
                },
                {
                    "affiliation": "Sony Corp., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275545800",
                    "id": 37275545800,
                    "full_name": "E. Funatsu",
                    "author_order": 3
                },
                {
                    "affiliation": "Sony Corp., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278344400",
                    "id": 37278344400,
                    "full_name": "T. Abe",
                    "author_order": 4
                },
                {
                    "affiliation": "Sony Corp., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275547000",
                    "id": 37275547000,
                    "full_name": "T. Umeda",
                    "author_order": 5
                },
                {
                    "affiliation": "Sony Corp., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276113700",
                    "id": 37276113700,
                    "full_name": "T. Hoshino",
                    "author_order": 6
                },
                {
                    "affiliation": "Sony Corp., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279992000",
                    "id": 37279992000,
                    "full_name": "R. Suzuki",
                    "author_order": 7
                },
                {
                    "affiliation": "Sony Corp., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275548900",
                    "id": 37275548900,
                    "full_name": "H. Sumi",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Two 2.5V VGA CMOS image sensors with 3.45/spl mu/m and 3.1/spl mu/m buried photodiode-pixels on a 0.25/spl mu/m 2P3M CMOS technology are described. The test chips utilize a floating diffusion driving technique to achieve 3-transistors/pixel and 2-transistors/pixel respectively, and operate at 60 frames/s with 49mW dissipation.",
        "article_number": 1332619,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332619",
        "html_url": "https://ieeexplore.ieee.org/document/1332619/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 19,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Photodiodes",
                    "Computational Intelligence Society",
                    "Voltage",
                    "Electrons",
                    "Wiring",
                    "Manufacturing",
                    "Pixel",
                    "Image quality",
                    "Diodes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 112.0,
        "end_page": "516 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332619/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332620",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "A CMOS image sensor with reset level control using dynamic reset current source for noise suppression",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 52,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng. & Comput. Sci., KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087416971",
                    "id": 37087416971,
                    "full_name": "Kwang-Hyun Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Dept. of Electr. Eng. & Comput. Sci., KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087168561",
                    "id": 37087168561,
                    "full_name": "Euisik Yoon",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 512 /spl times/ 384 CMOS image sensor in 0.18/spl mu/m 1P4M technology with 5.9/spl mu/m pixel pitch and a dynamic reset current source to compensate for kTC reset noise and fixed pattern noise is presented. A total of 390/spl mu/V(rms) readout noise, and a factor of two improvement over conventional reset is achieved. The chip operates at 1.8V and consumes 40mW excluding I/O and off-chip DAC for a single-slope ADC at 24frames/s.",
        "article_number": 1332620,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332620",
        "html_url": "https://ieeexplore.ieee.org/document/1332620/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 5,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Level control",
                    "Noise level",
                    "Threshold voltage",
                    "Noise reduction",
                    "Voltage control",
                    "Partial discharges",
                    "Charge transfer",
                    "Fault location",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 114.0,
        "end_page": "516 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332620/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332621",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "Combined linear-logarithmic CMOS image sensor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 53,
        "authors": {
            "authors": [
                {
                    "affiliation": "Edinburgh Univ., UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38053737100",
                    "id": 38053737100,
                    "full_name": "G.G. Storm",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268635900",
                    "id": 37268635900,
                    "full_name": "J.E.D. Hurwitz",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273758100",
                    "id": 37273758100,
                    "full_name": "D. Renshaw",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37569907600",
                    "id": 37569907600,
                    "full_name": "K.M. Findlater",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294086900",
                    "id": 37294086900,
                    "full_name": "R.K. Henderson",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38034833400",
                    "id": 38034833400,
                    "full_name": "M.D. Purcell",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 352/spl times/288 pixel array achieves >120 dB dynamic range through merging sequential linear and logarithmic images. Calibration is used to match offset and gain. A 7-transistor pixel is built in a 0.18 /spl mu/m 1P4M CMOS process.",
        "article_number": 1332621,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332621",
        "html_url": "https://ieeexplore.ieee.org/document/1332621/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 14,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Calibration",
                    "Voltage",
                    "Dynamic range",
                    "Image sensors",
                    "Storms",
                    "Pixel",
                    "Delay",
                    "Testing",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 116.0,
        "end_page": "517 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332621/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332622",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "A 375 x 365 3D 1k frame/s range-finding image sensor with 394.5 kHz access rate and 0.2 subpixel accuracy",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 54,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267320700",
                    "id": 37267320700,
                    "full_name": "Y. Oike",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273902900",
                    "id": 37273902900,
                    "full_name": "M. Ikeda",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273906700",
                    "id": 37273906700,
                    "full_name": "K. Asada",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Row-parallel search architecture and focal plane processing using light sections acquires range images at 1052frames/s with accuracy of 1.1mm at 600mm distance. The 24-transistor, 11.25/spl mu/m pitch pixel with 28% fill factor is built in a 0.18/spl mu/m 1P5M CMOS process.",
        "article_number": 1332622,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332622",
        "html_url": "https://ieeexplore.ieee.org/document/1332622/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Image sensors",
                    "Circuits",
                    "High-resolution imaging",
                    "Application software",
                    "Image edge detection",
                    "Sensor systems and applications",
                    "Image recognition",
                    "Computer security",
                    "Computer vision",
                    "Motion pictures"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 118.0,
        "end_page": "517 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332622/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332623",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "A CMOS single photon avalanche diode array for 3D imaging",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 55,
        "authors": {
            "authors": [
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271348400",
                    "id": 37271348400,
                    "full_name": "C.L. Niclass",
                    "author_order": 1
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271350200",
                    "id": 37271350200,
                    "full_name": "A. Rochas",
                    "author_order": 2
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271351700",
                    "id": 37271351700,
                    "full_name": "P.A. Besse",
                    "author_order": 3
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Lausanne, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271353200",
                    "id": 37271353200,
                    "full_name": "E. Charbon",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8x4 avalanche diode array in a 0.8/spl mu/m CMOS process uses single photon counting for time-of-flight range finding with 100ps 40mW decollimated laser pulses. An accuracy of 618/spl mu/m is achieved from 15cm to 1 m with 10/sup 4/ pulses.",
        "article_number": 1332623,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332623",
        "html_url": "https://ieeexplore.ieee.org/document/1332623/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 27,
        "citing_patent_count": 11,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Diodes",
                    "CMOS technology",
                    "Optical imaging",
                    "Optical pulses",
                    "CMOS image sensors",
                    "Layout",
                    "Circuits",
                    "Pulse width modulation inverters",
                    "Optical arrays",
                    "Pulse measurements"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 120.0,
        "end_page": "517 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332623/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332624",
        "cat_title": "IMAGING",
        "cat_num": 6,
        "title": "A zero-sink-current Schmitt trigger and window-flexible counting circuit for fingerprint sensor/identifier",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 56,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265815200",
                    "id": 37265815200,
                    "full_name": "H. Morimura",
                    "author_order": 1
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087196296",
                    "id": 37087196296,
                    "full_name": "T. Shimannura",
                    "author_order": 2
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269417400",
                    "id": 37269417400,
                    "full_name": "K. Fujii",
                    "author_order": 3
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265813400",
                    "id": 37265813400,
                    "full_name": "S. Shigematsu",
                    "author_order": 4
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342155700",
                    "id": 37342155700,
                    "full_name": "Y. Okazaki",
                    "author_order": 5
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087194145",
                    "id": 37087194145,
                    "full_name": "M. Katsuyuki",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Pixel-parallel architecture with 1b ADC per pixel achieves 6.4/spl mu/W dissipation. Pixel memory element and event counting sensing circuitry control fingerprint acquisition. A 224 x 256 pixel array is built in a 0.25/spl mu/m CMOS process.",
        "article_number": 1332624,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332624",
        "html_url": "https://ieeexplore.ieee.org/document/1332624/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Trigger circuits",
                    "Counting circuits",
                    "Fingerprint recognition",
                    "Threshold voltage",
                    "Strontium",
                    "Latches",
                    "Large scale integration",
                    "Power measurement",
                    "Semiconductor device measurement",
                    "Size measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 122.0,
        "end_page": "517 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332624/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332625",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "E1 To UWB or Not To Be",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 57,
        "authors": {
            "authors": [
                {
                    "affiliation": "Atheros Communications",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278961700",
                    "id": 37278961700,
                    "full_name": "D. Su",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277269000",
                    "id": 37277269000,
                    "full_name": "T.H. Lee",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332625,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332625",
        "html_url": "https://ieeexplore.ieee.org/document/1332625/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 124.0,
        "end_page": "125",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332625/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332626",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "E2 Is the Golden Age of Analog Circuit Design Over?",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 58,
        "authors": {
            "authors": [
                {
                    "affiliation": "Vitesse Semiconductor",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086730474",
                    "id": 37086730474,
                    "full_name": "J. Khoury",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294277800",
                    "id": 37294277800,
                    "full_name": "L. Devito",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332626,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332626",
        "html_url": "https://ieeexplore.ieee.org/document/1332626/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 126.0,
        "end_page": "127",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332626/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332627",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE4 Circuits and Applications for Organic Electronics",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 59,
        "authors": {
            "authors": [
                {
                    "affiliation": "UCLA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087971932",
                    "id": 37087971932,
                    "full_name": "C.K.K. Yang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275369700",
                    "id": 37275369700,
                    "full_name": "W. Weber",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332627,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332627",
        "html_url": "https://ieeexplore.ieee.org/document/1332627/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 128.0,
        "end_page": "129",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332628",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "Session 7 Overview: TD: Scaling Trends",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 60,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287284100",
                    "id": 37287284100,
                    "full_name": "H. Mizuno",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269686200",
                    "id": 37269686200,
                    "full_name": "C. Enz",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332628,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332628",
        "html_url": "https://ieeexplore.ieee.org/document/1332628/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 130.0,
        "end_page": "131",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332629",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "How scaling will change processor architecture",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 61,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270364000",
                    "id": 37270364000,
                    "full_name": "M. Horowitz",
                    "author_order": 1
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282485100",
                    "id": 37282485100,
                    "full_name": "W. Dally",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "For the past 30 years processors have hidden scaling from the programmer, presenting the same sequential computational interface. Power and wire scaling issues are causing this interface to change, exposing more parallelism. For efficiency, future machines must be distributed and heterogeneous and will add at least a \"stream\" programming interface.",
        "article_number": 1332629,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332629",
        "html_url": "https://ieeexplore.ieee.org/document/1332629/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 60,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wires",
                    "Costs",
                    "Delay",
                    "Global communication",
                    "Registers",
                    "Clocks",
                    "Capacitance",
                    "Voltage",
                    "Circuits",
                    "Parallel processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 132.0,
        "end_page": "133 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332629/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332630",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Designing outside rail constraints",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 62,
        "authors": {
            "authors": [
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272913300",
                    "id": 37272913300,
                    "full_name": "A.J. Annema",
                    "author_order": 1
                },
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088154077",
                    "id": 37088154077,
                    "full_name": "B. Nautal",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272913500",
                    "id": 37272913500,
                    "full_name": "R. van Langevelde",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272925000",
                    "id": 37272925000,
                    "full_name": "H. Tuinhout",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "CMOS evolution introduces several problems in analog design. Gate-leakage mismatch exceeds matching tolerances requiring active cancellation techniques. One strategy to deal with the use of lower supply voltages is to operate critical parts at higher supply voltages, by exploiting combinations of thin and thick-oxide transistors.",
        "article_number": 1332630,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332630",
        "html_url": "https://ieeexplore.ieee.org/document/1332630/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 14,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Rails",
                    "Voltage",
                    "Energy consumption",
                    "CMOS technology",
                    "Circuits",
                    "Impedance",
                    "Power harmonic filters",
                    "Capacitance",
                    "CMOS process",
                    "Power generation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 134.0,
        "end_page": "135 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332630/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332631",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "Circuit design and noise considerations for future Blu-ray disc optical storage technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 63,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268567500",
                    "id": 37268567500,
                    "full_name": "A. Stek",
                    "author_order": 1
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38181946000",
                    "id": 38181946000,
                    "full_name": "G.W. de Jong",
                    "author_order": 2
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339847700",
                    "id": 37339847700,
                    "full_name": "T.P.H.G. Jansen",
                    "author_order": 3
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268566100",
                    "id": 37268566100,
                    "full_name": "J.R.M. Bergervoet",
                    "author_order": 4
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37321487200",
                    "id": 37321487200,
                    "full_name": "P.H. Woerlee",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The Blu-ray optical disc format for 25GB capacity is described. Low SNR is an issue for high-speed read-out and dual-layer discs. A non-linear equalizer circuit reduces low frequency media noise. Low-noise CMOS preamplifiers and the impact of CMOS scaling on SNR are presented.",
        "article_number": 1332631,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332631",
        "html_url": "https://ieeexplore.ieee.org/document/1332631/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Optical noise",
                    "Circuit synthesis",
                    "Circuit noise",
                    "Low-frequency noise",
                    "High speed optical techniques",
                    "Nonlinear optics",
                    "Signal to noise ratio",
                    "CMOS technology",
                    "Equalizers",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 136.0,
        "end_page": "137 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332631/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332632",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "3D interconnection and packaging: impending reality or still a dream?",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 64,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275277600",
                    "id": 37275277600,
                    "full_name": "E. Beyne",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Traditional interconnect schemes are basically two-dimensional. It has long been a dream for system designers to be able to combine multiple integrated circuits by connecting them in the third dimension. Three approaches to the 3D interconnect problem are described: system in a package (3D-SiP), system on a chip (3D-SoC) and 3D integrated circuits (3D-IC).",
        "article_number": 1332632,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332632",
        "html_url": "https://ieeexplore.ieee.org/document/1332632/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 43,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Integrated circuit interconnections",
                    "Integrated circuit technology",
                    "Isolation technology",
                    "Power system interconnection",
                    "Three-dimensional integrated circuits",
                    "Wafer bonding",
                    "Stacking",
                    "Integrated circuit packaging",
                    "Routing",
                    "Energy consumption"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 138.0,
        "end_page": "139 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332632/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332633",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "A 160Gb/s interface design configuration for multichip LSI",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 65,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sony, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38235907400",
                    "id": 38235907400,
                    "full_name": "T. Ezaki",
                    "author_order": 1
                },
                {
                    "affiliation": "Sony, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37826547300",
                    "id": 37826547300,
                    "full_name": "K. Kondo",
                    "author_order": 2
                },
                {
                    "affiliation": "Sony, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37694045600",
                    "id": 37694045600,
                    "full_name": "H. Ozaki",
                    "author_order": 3
                },
                {
                    "affiliation": "Sony, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088015484",
                    "id": 37088015484,
                    "full_name": "N. Sasaki",
                    "author_order": 4
                },
                {
                    "affiliation": "Sony, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088014995",
                    "id": 37088014995,
                    "full_name": "H. Yonernura",
                    "author_order": 5
                },
                {
                    "affiliation": "Sony, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088013685",
                    "id": 37088013685,
                    "full_name": "M. Kitano",
                    "author_order": 6
                },
                {
                    "affiliation": "Sony, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089059532",
                    "id": 37089059532,
                    "full_name": "S. Tanaka",
                    "author_order": 7
                },
                {
                    "affiliation": "Sony, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088012278",
                    "id": 37088012278,
                    "full_name": "T. Hirayarna",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The Multichip LSI (MCL) comprised of both an embedded 123MHz CPU and a 64Mb memory in one package is introduced. 1300 signal lines are directly connected by microbumps between the two chips and achieve 160Gb/s signal interface performance. Both the CPU and memory are fabricated in a 0.15/spl mu/m CMOS technology.",
        "article_number": 1332633,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332633",
        "html_url": "https://ieeexplore.ieee.org/document/1332633/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 53,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Large scale integration",
                    "Circuit testing",
                    "Costs",
                    "Central Processing Unit",
                    "Timing",
                    "Clocks",
                    "Bonding",
                    "Flip chip",
                    "Wiring",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 140.0,
        "end_page": "141 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332633/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332634",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "A 1.2Gb/s/pin wireless superconnect based on inductive inter-chip signaling (IIS)",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 66,
        "authors": {
            "authors": [
                {
                    "affiliation": "Keio Univ., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282480000",
                    "id": 37282480000,
                    "full_name": "D. Mizoguchi",
                    "author_order": 1
                },
                {
                    "affiliation": "Keio Univ., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282780200",
                    "id": 37282780200,
                    "full_name": "Y.B. Yusof",
                    "author_order": 2
                },
                {
                    "affiliation": "Keio Univ., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272270200",
                    "id": 37272270200,
                    "full_name": "N. Miura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087704871",
                    "id": 37087704871,
                    "full_name": "T. Sakura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274599600",
                    "id": 37274599600,
                    "full_name": "T. Kuroda",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A wireless bus for stacked chips is designed with the interface using inductive coupling with metal spiral inductors. Transceiver circuits non-return-to-zero signaling are developed. Test chips stacked at a distance of 300/spl mu/m communicate at data rates of up to 1.2Gb/s/pin. Fabricated in 0.35/spl mu/m CMOS technology, TX and RX dissipation are 43 and 2.5mW, respectively.",
        "article_number": 1332634,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332634",
        "html_url": "https://ieeexplore.ieee.org/document/1332634/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 60,
        "citing_patent_count": 29,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Inductors",
                    "Coupling circuits",
                    "Transmitters",
                    "Voltage",
                    "Three-dimensional integrated circuits",
                    "Packaging",
                    "Integrated circuit interconnections",
                    "Protection",
                    "Magnetic analysis",
                    "Low pass filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 142.0,
        "end_page": "517 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332634/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332635",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "Electronic alignment for proximity communication",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 67,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun MicroSysterms Inc., Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272195700",
                    "id": 37272195700,
                    "full_name": "R. Drost",
                    "author_order": 1
                },
                {
                    "affiliation": "Sun MicroSysterms Inc., Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272156800",
                    "id": 37272156800,
                    "full_name": "R. Ho",
                    "author_order": 2
                },
                {
                    "affiliation": "Sun MicroSysterms Inc., Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301582900",
                    "id": 37301582900,
                    "full_name": "D. Hopkins",
                    "author_order": 3
                },
                {
                    "affiliation": "Sun MicroSysterms Inc., Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282715900",
                    "id": 37282715900,
                    "full_name": "I. Sutherland",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This work presents an electronic alignment mechanism for capacitively-coupled proximity communication. On an experimental chip, position offsets of up to +/-100/spl mu/m are electrically corrected to within 6.25/spl mu/m. A 0.35/spl mu/m experimental CMOS chip communicates at 1.35Gb/s with a BER /spl les/10/sup -10/.",
        "article_number": 1332635,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332635",
        "html_url": "https://ieeexplore.ieee.org/document/1332635/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 31,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Multiplexing",
                    "Coupling circuits",
                    "Capacitors",
                    "Switching circuits",
                    "Sun",
                    "Wires",
                    "Capacitance",
                    "Glass",
                    "Assembly",
                    "Thermal expansion"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 144.0,
        "end_page": "518 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332635/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332636",
        "cat_title": "TD: SCALING TRENDS",
        "cat_num": 7,
        "title": "A high-voltage output driver in a standard 2.5 V 0.25 /spl mu/m CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 68,
        "authors": {
            "authors": [
                {
                    "affiliation": "Katholieke Univ., Leuven, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425974100",
                    "id": 37425974100,
                    "full_name": "B. Serneels",
                    "author_order": 1
                },
                {
                    "affiliation": "Katholieke Univ., Leuven, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326078700",
                    "id": 37326078700,
                    "full_name": "T. Piessens",
                    "author_order": 2
                },
                {
                    "affiliation": "Katholieke Univ., Leuven, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087195137",
                    "id": 37087195137,
                    "full_name": "M. Stepert",
                    "author_order": 3
                },
                {
                    "affiliation": "Katholieke Univ., Leuven, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271994200",
                    "id": 37271994200,
                    "full_name": "W. Dehaene",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A robust 7.5 V output driver is realized in standard 2.5 V 0.25 /spl mu/m CMOS. The chip delivers an output swing of 6.46 V to a 50 /spl Omega/ load with a 10 MHz input square wave. A dual-tone PWM signal at 70 kHz and 250 kHz results in an IM3 of -65 dBm. The on-resistance is 5.9 /spl Omega/.",
        "article_number": 1332636,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332636",
        "html_url": "https://ieeexplore.ieee.org/document/1332636/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 14,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Driver circuits",
                    "Switches",
                    "Steady-state",
                    "Very large scale integration",
                    "Breakdown voltage",
                    "Standards development",
                    "Signal processing",
                    "Low voltage",
                    "Analog circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 146.0,
        "end_page": "518 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332636/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332637",
        "cat_title": "CIRCUITS FOR DIGITAL SYSTEMS",
        "cat_num": 8,
        "title": "Session 8 Overview: Circuits for Digital Systems",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 69,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Research Division",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088156332",
                    "id": 37088156332,
                    "full_name": "Jim Warnock",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160867",
                    "id": 37087160867,
                    "full_name": "Hoi-Jun Yoo",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332637,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332637",
        "html_url": "https://ieeexplore.ieee.org/document/1332637/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 148.0,
        "end_page": "149",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332638",
        "cat_title": "CIRCUITS FOR DIGITAL SYSTEMS",
        "cat_num": 8,
        "title": "100MPackets/s fully self-timed priority queue: FQ",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 70,
        "authors": {
            "authors": [
                {
                    "affiliation": "Kochi Univ. of Technol., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088154106",
                    "id": 37088154106,
                    "full_name": "M. Iwatal",
                    "author_order": 1
                },
                {
                    "affiliation": "Kochi Univ. of Technol., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088153436",
                    "id": 37088153436,
                    "full_name": "M. Ogura",
                    "author_order": 2
                },
                {
                    "affiliation": "Kochi Univ. of Technol., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088154800",
                    "id": 37088154800,
                    "full_name": "Y. Ohishi",
                    "author_order": 3
                },
                {
                    "affiliation": "Kochi Univ. of Technol., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088155553",
                    "id": 37088155553,
                    "full_name": "H. Hayashi",
                    "author_order": 4
                },
                {
                    "affiliation": "Kochi Univ. of Technol., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088154848",
                    "id": 37088154848,
                    "full_name": "H. Terada",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This priority queuing module is integrated as part of QoS functions in a data-driven network processor chip. Since the whole FQ circuit is realized by a fully self-timed folded pipeline, each prioritized 128b packet arriving at 100Mpackets/s is queued and scheduled autonomously in a self-timed manner.",
        "article_number": 1332638,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332638",
        "html_url": "https://ieeexplore.ieee.org/document/1332638/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pipelines",
                    "Clocks",
                    "Delay",
                    "Wiring",
                    "Signal generators",
                    "Signal processing",
                    "Merging",
                    "Signal detection",
                    "Latches",
                    "Large scale integration"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 150.0,
        "end_page": "518 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332638/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332639",
        "cat_title": "CIRCUITS FOR DIGITAL SYSTEMS",
        "cat_num": 8,
        "title": "A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 71,
        "authors": {
            "authors": [
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087161256",
                    "id": 37087161256,
                    "full_name": "Kangmin Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087162322",
                    "id": 37087162322,
                    "full_name": "Se-Joong Lee",
                    "author_order": 2
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257740",
                    "id": 37087257740,
                    "full_name": "Sung-Eun Kim",
                    "author_order": 3
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087381464",
                    "id": 37087381464,
                    "full_name": "Hye-Mi Choi",
                    "author_order": 4
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142434",
                    "id": 37087142434,
                    "full_name": "Donghyun Kim",
                    "author_order": 5
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173494",
                    "id": 37087173494,
                    "full_name": "Sunyoung Kim",
                    "author_order": 6
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087279809",
                    "id": 37087279809,
                    "full_name": "Min-Wuk Lee",
                    "author_order": 7
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160867",
                    "id": 37087160867,
                    "full_name": "Hoi-Jun Yoo",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.6GHz on-chip network integrating two processors, memories, and an FPGA provides 11.2GB/s bandwidth in 0.18/spl mu/m 6M CMOS technology. The 2-level hierarchical star-connected network using serialized low-energy transmission coding, crossbar partial activation and lowswing signaling dissipates 51 mW at 1.6V supporting globally asynchronous, locally synchronous mode and programmable clocking.",
        "article_number": 1332639,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332639",
        "html_url": "https://ieeexplore.ieee.org/document/1332639/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 28,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Network-on-a-chip",
                    "Switches",
                    "Delay",
                    "Clocks",
                    "Fabrics",
                    "Tiles",
                    "Wires",
                    "Energy consumption",
                    "Quality of service",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 152.0,
        "end_page": "518 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332639/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332640",
        "cat_title": "CIRCUITS FOR DIGITAL SYSTEMS",
        "cat_num": 8,
        "title": "Low-voltage-swing logic circuits for a 7GHz x86 integer core",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 72,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272516900",
                    "id": 37272516900,
                    "full_name": "D.J. Deleganes",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272520700",
                    "id": 37272520700,
                    "full_name": "M. Barany",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272525400",
                    "id": 37272525400,
                    "full_name": "G. Geannopoulos",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272526800",
                    "id": 37272526800,
                    "full_name": "K. Kreitzer",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276142300",
                    "id": 37276142300,
                    "full_name": "A.P. Singh",
                    "author_order": 5
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272809000",
                    "id": 37272809000,
                    "full_name": "S. Wijeratne",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Pentium/spl reg/4 processor architecture uses a 2x core clock to implement low latency integer operations. Low-voltage-swing logic circuits in 90nm technology meet the frequency demands of a 3rd generation integer core, with operation demonstrated for frequencies in excess of 7GHz.",
        "article_number": 1332640,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332640",
        "html_url": "https://ieeexplore.ieee.org/document/1332640/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Logic circuits",
                    "Rails",
                    "Circuit noise",
                    "Clocks",
                    "Frequency",
                    "Delay",
                    "Circuit topology",
                    "Inverters",
                    "Logic gates",
                    "Timing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 154.0,
        "end_page": "518 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332640/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332641",
        "cat_title": "CIRCUITS FOR DIGITAL SYSTEMS",
        "cat_num": 8,
        "title": "Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 73,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267131900",
                    "id": 37267131900,
                    "full_name": "S. Narendra",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285026600",
                    "id": 37285026600,
                    "full_name": "J. Tschanz",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088606306",
                    "id": 37088606306,
                    "full_name": "J. Hofsheier",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272598900",
                    "id": 37272598900,
                    "full_name": "B. Bloechel",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285024400",
                    "id": 37285024400,
                    "full_name": "S. Vangal",
                    "author_order": 5
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285024900",
                    "id": 37285024900,
                    "full_name": "Y. Hoskote",
                    "author_order": 6
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360680000",
                    "id": 37360680000,
                    "full_name": "S. Tang",
                    "author_order": 7
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285025700",
                    "id": 37285025700,
                    "full_name": "D. Somasekhar",
                    "author_order": 8
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284125600",
                    "id": 37284125600,
                    "full_name": "A. Keshavarzi",
                    "author_order": 9
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284995300",
                    "id": 37284995300,
                    "full_name": "V. Erraguntla",
                    "author_order": 10
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284994000",
                    "id": 37284994000,
                    "full_name": "G. Dermer",
                    "author_order": 11
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284993500",
                    "id": 37284993500,
                    "full_name": "N. Borkar",
                    "author_order": 12
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274099200",
                    "id": 37274099200,
                    "full_name": "S. Borkar",
                    "author_order": 13
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268283400",
                    "id": 37268283400,
                    "full_name": "V. De",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A low-voltage swapped-body biasing technique where PMOS bodies are connected to ground and NMOS bodies to Vcc is evaluated. Available measurements show more than 2.6x frequency improvement at 0.5V Vcc and the ability to reduce Vcc by 0.2V for the same frequency compared to no body bias in 180 to 90nm CMOS technologies.",
        "article_number": 1332641,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332641",
        "html_url": "https://ieeexplore.ieee.org/document/1332641/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 37,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Power measurement",
                    "MOS devices",
                    "Frequency measurement",
                    "Semiconductor device measurement",
                    "Circuit testing",
                    "Logic testing",
                    "Energy efficiency",
                    "Delay",
                    "Logic devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 156.0,
        "end_page": "518 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332641/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332642",
        "cat_title": "CIRCUITS FOR DIGITAL SYSTEMS",
        "cat_num": 8,
        "title": "Mixed body-bias techniques with fixed V/sub t/ and I/sub ds/ generation circuits",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 74,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272678400",
                    "id": 37272678400,
                    "full_name": "M. Sumita",
                    "author_order": 1
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272682200",
                    "id": 37272682200,
                    "full_name": "S. Sakiyama",
                    "author_order": 2
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275286800",
                    "id": 37275286800,
                    "full_name": "M. Kinoshita",
                    "author_order": 3
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272685000",
                    "id": 37272685000,
                    "full_name": "Y. Araki",
                    "author_order": 4
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089114959",
                    "id": 37089114959,
                    "full_name": "Y. Ikeda",
                    "author_order": 5
                },
                {
                    "affiliation": "Matsushita Electr. Ind., Nagaokakyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272918500",
                    "id": 37272918500,
                    "full_name": "K. Fukuoka",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In sub-1V CMOS VLSIs, body-bias generation circuits are proposed in which I/sub ds/,, and V/sub t/, of PMOS/NMOS are always fixed. The mixed body bias techniques result in positive temperature dependence of the delay, an 85% reduction of the delay variation, and a 75% improvement in the power consumption of an SRAM on a mobile processor.",
        "article_number": 1332642,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332642",
        "html_url": "https://ieeexplore.ieee.org/document/1332642/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Intrusion detection",
                    "Voltage",
                    "Temperature",
                    "Circuit testing",
                    "Random access memory",
                    "Semiconductor device measurement",
                    "CMOS process",
                    "CMOS technology",
                    "MOS devices",
                    "Radio frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 158.0,
        "end_page": "519 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332642/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332643",
        "cat_title": "CIRCUITS FOR DIGITAL SYSTEMS",
        "cat_num": 8,
        "title": "An on-chip active decoupling circuit to suppress crosstalk in deep sub-micron CMOS mixed-signal SoCs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 75,
        "authors": {
            "authors": [
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273648100",
                    "id": 37273648100,
                    "full_name": "T. Tsukada",
                    "author_order": 1
                },
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278904100",
                    "id": 37278904100,
                    "full_name": "Y. Hashimoto",
                    "author_order": 2
                },
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273915700",
                    "id": 37273915700,
                    "full_name": "K. Sakata",
                    "author_order": 3
                },
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273516200",
                    "id": 37273516200,
                    "full_name": "H. Okada",
                    "author_order": 4
                },
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273508500",
                    "id": 37273508500,
                    "full_name": "K. Ishibashi",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A decoupling circuit using an op-amp is proposed to suppress noise coupling in mixed-signal SoCs. It solves the parasitic inductance problem of on-chip capacitor decoupling. A 0.13/spl mu/m CMOS test chip shows that substrate noise at 40MHz to 1GHz is suppressed by each circuit operating at 3.3mA and 1V. These circuits reduce noise down to 68% at 200MHz.",
        "article_number": 1332643,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332643",
        "html_url": "https://ieeexplore.ieee.org/document/1332643/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Crosstalk",
                    "Capacitors",
                    "Circuit noise",
                    "Frequency",
                    "Operational amplifiers",
                    "Inductance",
                    "Voltage",
                    "Active noise reduction",
                    "Feedback loop",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 160.0,
        "end_page": "519 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332643/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332644",
        "cat_title": "CIRCUITS FOR DIGITAL SYSTEMS",
        "cat_num": 8,
        "title": "A 4GHz 300mW 64b integer execution ALU with dual supply voltages in 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 76,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272627100",
                    "id": 37272627100,
                    "full_name": "S. Mathew",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272629100",
                    "id": 37272629100,
                    "full_name": "M. Anders",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272598900",
                    "id": 37272598900,
                    "full_name": "B. Bloechel",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38559951700",
                    "id": 38559951700,
                    "full_name": "T. Nguyen",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272602000",
                    "id": 37272602000,
                    "full_name": "R. Krishnamurthy",
                    "author_order": 5
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274099200",
                    "id": 37274099200,
                    "full_name": "S. Borkar",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 64b integer execution ALU is described for 4GHz single-cycle operation with a 32b mode ALU latency of 7GHz. The 0.073mm/sup 2/ chip is fabricated in a 90nm dual-V, CMOS technology and dissipates 300mW. Sparse-tree adder architecture, single-rail dynamic circuits, and a semidynamic implementation enable a 20% performance improvement and a 56% energy reduction compared to a Kogge-Stone implementation.",
        "article_number": 1332644,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332644",
        "html_url": "https://ieeexplore.ieee.org/document/1332644/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Adders",
                    "Delay",
                    "Active noise reduction",
                    "Multiplexing",
                    "CMOS technology",
                    "Circuit noise",
                    "Phase noise",
                    "Power measurement",
                    "Stress measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 162.0,
        "end_page": "519 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332644/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332645",
        "cat_title": "GBIT-TRANSCEIVERS",
        "cat_num": 9,
        "title": "Session 9 Overview: GBit-Transceivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 77,
        "authors": {
            "authors": [
                {
                    "affiliation": "PMC-Sierra",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353239200",
                    "id": 37353239200,
                    "full_name": "Y. Greshishchev",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276400100",
                    "id": 37276400100,
                    "full_name": "V. Gutnik",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332645,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332645",
        "html_url": "https://ieeexplore.ieee.org/document/1332645/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 164.0,
        "end_page": "165",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332646",
        "cat_title": "GBIT-TRANSCEIVERS",
        "cat_num": 9,
        "title": "A low-jitter 16:1 MUX and a high-sensitivity 1:16 DEMUX with integrated 39.8 to 43GHz VCO for OC-768 communication systems",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 78,
        "authors": {
            "authors": [
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350984400",
                    "id": 37350984400,
                    "full_name": "K. Watanabe",
                    "author_order": 1
                },
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086652902",
                    "id": 37086652902,
                    "full_name": "A. Koyama",
                    "author_order": 2
                },
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274148800",
                    "id": 37274148800,
                    "full_name": "T. Harada",
                    "author_order": 3
                },
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38202754300",
                    "id": 38202754300,
                    "full_name": "T. Aida",
                    "author_order": 4
                },
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089089395",
                    "id": 37089089395,
                    "full_name": "A. Ito",
                    "author_order": 5
                },
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669459",
                    "id": 37088669459,
                    "full_name": "T. Murata",
                    "author_order": 6
                },
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089133385",
                    "id": 37089133385,
                    "full_name": "H. Yoshioka",
                    "author_order": 7
                },
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37555952500",
                    "id": 37555952500,
                    "full_name": "M. Sonehara",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330602300",
                    "id": 37330602300,
                    "full_name": "H. Yamashita",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089099832",
                    "id": 37089099832,
                    "full_name": "K. Ishikawa",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38198923600",
                    "id": 38198923600,
                    "full_name": "M. Ito",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301340600",
                    "id": 37301340600,
                    "full_name": "N. Shiramizu",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37291535600",
                    "id": 37291535600,
                    "full_name": "T. Nakamura",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283937200",
                    "id": 37283937200,
                    "full_name": "K. Ohhata",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446833800",
                    "id": 37446833800,
                    "full_name": "F. Arakawa",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089136860",
                    "id": 37089136860,
                    "full_name": "T. Kusunoki",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338531200",
                    "id": 37338531200,
                    "full_name": "H. Chiba",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669761",
                    "id": 37088669761,
                    "full_name": "T. Kurihara",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666885",
                    "id": 37088666885,
                    "full_name": "M. Kuraishi",
                    "author_order": 19
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated 39.8 to 43Gb/s OC-768 16:1 MUX/DEMUX chipset is implemented in a 0.18/spl mu/m BiCMOS process. Full-rate operation is realized with an on-chip VCO, and the chipset dissipates 11.6W. The measured output jitter of the packaged MUX is 630fs, and the sensitivity of DEMUX is 31 mV/sub PP/ single-ended with a BER <10/sup -12/.",
        "article_number": 1332646,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332646",
        "html_url": "https://ieeexplore.ieee.org/document/1332646/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 13,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "Jitter",
                    "BiCMOS integrated circuits",
                    "Phase locked loops",
                    "Clocks",
                    "Filters",
                    "Power dissipation",
                    "Frequency",
                    "Indium tin oxide",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 166.0,
        "end_page": "520 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332646/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332647",
        "cat_title": "GBIT-TRANSCEIVERS",
        "cat_num": 9,
        "title": "An 800 mW 10 Gb Ethernet transceiver in 0.13 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 79,
        "authors": {
            "authors": [
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331554300",
                    "id": 37331554300,
                    "full_name": "S. Sidiropoulos",
                    "author_order": 1
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086726192",
                    "id": 37086726192,
                    "full_name": "N. Acharya",
                    "author_order": 2
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087537841",
                    "id": 37087537841,
                    "full_name": "Pak Chau",
                    "author_order": 3
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38220588000",
                    "id": 38220588000,
                    "full_name": "J. Dao",
                    "author_order": 4
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37368705900",
                    "id": 37368705900,
                    "full_name": "A. Feldman",
                    "author_order": 5
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087610301",
                    "id": 37087610301,
                    "full_name": "Haw-Jyh Liaw",
                    "author_order": 6
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346992000",
                    "id": 37346992000,
                    "full_name": "M. Loinaz",
                    "author_order": 7
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37733101600",
                    "id": 37733101600,
                    "full_name": "R.S. Narayanaswami",
                    "author_order": 8
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351780900",
                    "id": 37351780900,
                    "full_name": "C. Portmann",
                    "author_order": 9
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374161900",
                    "id": 37374161900,
                    "full_name": "S. Rabii",
                    "author_order": 10
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086723580",
                    "id": 37086723580,
                    "full_name": "A. Salleh",
                    "author_order": 11
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086725450",
                    "id": 37086725450,
                    "full_name": "S. Sheth",
                    "author_order": 12
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087907351",
                    "id": 37087907351,
                    "full_name": "L. Thon",
                    "author_order": 13
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697820300",
                    "id": 37697820300,
                    "full_name": "K. Vleugels",
                    "author_order": 14
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38182703000",
                    "id": 38182703000,
                    "full_name": "P. Yue",
                    "author_order": 15
                },
                {
                    "affiliation": "Aeluros, Mountain View, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38350049400",
                    "id": 38350049400,
                    "full_name": "D. Stark",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated 10 Gb Ethernet transceiver IC using a standard 0.13 /spl mu/m CMOS process integrates 10.3 Gb/s and 4/spl times/3.12 Gb/s analog front-ends, with Layer-1 coding and management functionality. The 2.5/spl times/5 mm/sup 2/ IC exceeds both 10GE and SONET specifications, and dissipates 800 mW from its 1.2/2.5 V supplies.",
        "article_number": 1332647,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332647",
        "html_url": "https://ieeexplore.ieee.org/document/1332647/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ethernet networks",
                    "Transceivers",
                    "Clocks",
                    "Phase locked loops",
                    "CMOS process",
                    "Optical filters",
                    "Frequency",
                    "Resonance",
                    "Application specific integrated circuits",
                    "CMOS integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 168.0,
        "end_page": "520 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332647/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332648",
        "cat_title": "GBIT-TRANSCEIVERS",
        "cat_num": 9,
        "title": "A fully integrated 0.13 /spl mu/m CMOS 10 Gb Ethernet transceiver with XAUI interface",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 80,
        "authors": {
            "authors": [
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087185935",
                    "id": 37087185935,
                    "full_name": "Hyung-Rok Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184138",
                    "id": 37087184138,
                    "full_name": "Moon-Sang Hwang",
                    "author_order": 2
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184774",
                    "id": 37087184774,
                    "full_name": "Bong-Joon Lee",
                    "author_order": 3
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087204906",
                    "id": 37087204906,
                    "full_name": "Young-Deok Kim",
                    "author_order": 4
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088063070",
                    "id": 37088063070,
                    "full_name": "Dohwan Oh",
                    "author_order": 5
                },
                {
                    "affiliation": "Seoul Nat. Univ., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184077",
                    "id": 37087184077,
                    "full_name": "Jaeha Kim",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184890",
                    "id": 37087184890,
                    "full_name": "Sang-Hyun Lee",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087191342",
                    "id": 37087191342,
                    "full_name": "Deog-Kyoon Jeong",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087144844",
                    "id": 37087144844,
                    "full_name": "Wonchan Kim",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10 Gb Ethernet transceiver chip integrated with 10 Gb/s serial and quad 3.125 Gb/s XAUI interfaces is implemented in 0.13 /spl mu/m CMOS and dissipates 898 mW from 1.2 V. A digital coarse control algorithm for VCOs reduced the VCO gains for noise immunity. A blind oversampling technique enabled synthesis of the XAUI interface.",
        "article_number": 1332648,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332648",
        "html_url": "https://ieeexplore.ieee.org/document/1332648/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ethernet networks",
                    "Transceivers",
                    "Voltage-controlled oscillators",
                    "Clocks",
                    "Voltage control",
                    "Frequency locked loops",
                    "Tuning",
                    "Phase locked loops",
                    "Phase frequency detector",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 170.0,
        "end_page": "520 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332648/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332649",
        "cat_title": "GBIT-TRANSCEIVERS",
        "cat_num": 9,
        "title": "A 10 Gb/s SONET-compliant CMOS transceiver with low cross-talk and intrinsic jitter",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 81,
        "authors": {
            "authors": [
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275576900",
                    "id": 37275576900,
                    "full_name": "H. Werker",
                    "author_order": 1
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275575000",
                    "id": 37275575000,
                    "full_name": "S. Mechnig",
                    "author_order": 2
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275572600",
                    "id": 37275572600,
                    "full_name": "C. Holuigue",
                    "author_order": 3
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275587500",
                    "id": 37275587500,
                    "full_name": "C. Ebner",
                    "author_order": 4
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275583900",
                    "id": 37275583900,
                    "full_name": "G. Mitteregger",
                    "author_order": 5
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275582700",
                    "id": 37275582700,
                    "full_name": "E. Romani",
                    "author_order": 6
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089105018",
                    "id": 37089105018,
                    "full_name": "F. Roger",
                    "author_order": 7
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37079131900",
                    "id": 37079131900,
                    "full_name": "T. Blon",
                    "author_order": 8
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275604200",
                    "id": 37275604200,
                    "full_name": "M. Moyal",
                    "author_order": 9
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275597600",
                    "id": 37275597600,
                    "full_name": "M. Vena",
                    "author_order": 10
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275595100",
                    "id": 37275595100,
                    "full_name": "A. Melodia",
                    "author_order": 11
                },
                {
                    "affiliation": "Xignal Technol. AG., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275592700",
                    "id": 37275592700,
                    "full_name": "J. Fisher",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087195710",
                    "id": 37087195710,
                    "full_name": "G. de Mercey",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275620700",
                    "id": 37275620700,
                    "full_name": "H. Geib",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip full-rate transceiver in 0.13 /spl mu/m standard CMOS consumes less than 1 W. By using a special power-supply concept and a notched high-Q inductor in the VCO, the IC achieves a 0.2 ps rms jitter. A limiting amplifier with a sensitivity of 20 mV at 7 GHz BW enables the CDR to recover data with a BER of <10/sup -12/.",
        "article_number": 1332649,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332649",
        "html_url": "https://ieeexplore.ieee.org/document/1332649/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Jitter",
                    "Voltage-controlled oscillators",
                    "Inductors",
                    "CMOS technology",
                    "Bandwidth",
                    "Phase noise",
                    "SONET",
                    "Impedance",
                    "Phase locked loops"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 172.0,
        "end_page": "520 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332649/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332650",
        "cat_title": "GBIT-TRANSCEIVERS",
        "cat_num": 9,
        "title": "A 12.5Gb/s CMOS BER test using a jitter-tolerant parallel CDR",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 82,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT Microsystern Integration Labs., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269835400",
                    "id": 37269835400,
                    "full_name": "Y. Ohtomo",
                    "author_order": 1
                },
                {
                    "affiliation": "NTT Microsystern Integration Labs., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37306677500",
                    "id": 37306677500,
                    "full_name": "T. Kawamura",
                    "author_order": 2
                },
                {
                    "affiliation": "NTT Microsystern Integration Labs., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281287000",
                    "id": 37281287000,
                    "full_name": "K. Nishimura",
                    "author_order": 3
                },
                {
                    "affiliation": "NTT Microsystern Integration Labs., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271128600",
                    "id": 37271128600,
                    "full_name": "M. Nogawa",
                    "author_order": 4
                },
                {
                    "affiliation": "NTT Microsystern Integration Labs., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364539700",
                    "id": 37364539700,
                    "full_name": "H. Koizumi",
                    "author_order": 5
                },
                {
                    "affiliation": "NTT Microsystern Integration Labs., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342231500",
                    "id": 37342231500,
                    "full_name": "M. Togashi",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Implemented in a 0.13 /spl mu/m CMOS process, pulse pattern generation and BER test functions are integrated in a chip. A parallel CDR (clock data recovery) circuit provides 12.5 Gb/s operation and wide tolerance of over 0.5 UIpp for 4 to 80 MHz sinusoidal jitter.",
        "article_number": 1332650,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332650",
        "html_url": "https://ieeexplore.ieee.org/document/1332650/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bit error rate",
                    "Clocks",
                    "Jitter",
                    "Circuits",
                    "Phase detection",
                    "Detectors",
                    "System testing",
                    "Capacitance",
                    "Large scale integration",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 174.0,
        "end_page": "520 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332650/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332651",
        "cat_title": "GBIT-TRANSCEIVERS",
        "cat_num": 9,
        "title": "A quad-channel 3.125Gb/s/ch serial-link transceiver with mixed-mode adaptive equalizer in 0.18 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 83,
        "authors": {
            "authors": [
                {
                    "affiliation": "Berkana Wireless, Campbell, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087520842",
                    "id": 37087520842,
                    "full_name": "Jeongsik Yang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087394659",
                    "id": 37087394659,
                    "full_name": "Jinwook Kim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173082",
                    "id": 37087173082,
                    "full_name": "Sangjin Byun",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37380761500",
                    "id": 37380761500,
                    "full_name": "C. Conroy",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087162233",
                    "id": 37087162233,
                    "full_name": "Beomsup Kim",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a quad-channel serial-link transceiver which provides 12.5 Gb/s full duplex raw data rate for a single 10 Gb XAUI interface. A mixed-mode LMS adaptive equalizer is adopted, which achieves 3 dB SNR improvement over pre-emphasis techniques. A delay-immune CDR circuit recovers the receive clock with 64 ps-pp jitter. The IC consumes 718 mW at 3.125 Gb/s/ch with full duplex data rate.",
        "article_number": 1332651,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332651",
        "html_url": "https://ieeexplore.ieee.org/document/1332651/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Adaptive equalizers",
                    "Transmitters",
                    "Circuits",
                    "Jitter",
                    "Delay",
                    "Multiplexing",
                    "Clocks",
                    "Least squares approximation",
                    "Signal generators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 176.0,
        "end_page": "520 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332651/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332652",
        "cat_title": "GBIT-TRANSCEIVERS",
        "cat_num": 9,
        "title": "A 20GHz VCO with 5GHz tuning range in 0.25 /spl mu/m SiGe BiCMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 84,
        "authors": {
            "authors": [
                {
                    "affiliation": "Minnesota Univ., Minneapolis, MN, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089105079",
                    "id": 37089105079,
                    "full_name": "B. Jung",
                    "author_order": 1
                },
                {
                    "affiliation": "Minnesota Univ., Minneapolis, MN, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275606500",
                    "id": 37275606500,
                    "full_name": "R. Harjani",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a 20 GHz VCO with 5 GHz tuning range in 0.25 /spl mu/m SiGe BiCMOS. A differential capacitive emitter degenerated structure is used as a negative resistance cell that has extremely low parasitic capacitance. The VCO core consumes 9 mW, and the measured phase noise at 1 MHz offset is -101.2 dBc/Hz.",
        "article_number": 1332652,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332652",
        "html_url": "https://ieeexplore.ieee.org/document/1332652/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 15,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Parasitic capacitance",
                    "Phase noise",
                    "Energy consumption",
                    "MOS devices",
                    "Circuit optimization",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 178.0,
        "end_page": "521 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332652/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332653",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "Session 10 Overview: Cellular Systems and Building Blocks",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 85,
        "authors": {
            "authors": [
                {
                    "affiliation": "Berkana Wireless",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374806100",
                    "id": 37374806100,
                    "full_name": "J.C. Rudell",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087803269",
                    "id": 37087803269,
                    "full_name": "C. Chien",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332653,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332653",
        "html_url": "https://ieeexplore.ieee.org/document/1332653/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 180.0,
        "end_page": "181",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332654",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "Digital-IF WCDMA handset transmitter IC in 0.25 /spl mu/m SiGe BiCMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 86,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of California San Diego, La Jolla, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279114200",
                    "id": 37279114200,
                    "full_name": "V. Leung",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of California San Diego, La Jolla, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275815700",
                    "id": 37275815700,
                    "full_name": "L. Larson",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of California San Diego, La Jolla, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275817800",
                    "id": 37275817800,
                    "full_name": "P. Gudem",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes a 1.8/spl times/2.2 mm/sup 2/ WCDMA handset transmitter IC which reduces power consumption by employing a high-order-hold DAC, an adaptively-biased mixer, and an RF VGA. Implemented in a 0.25 /spl mu/m SiGe BiCMOS process, the IC consumes 58 mA at maximum output power of 3.5 dBm, and 41 mA at reduced output from a 3 V supply.",
        "article_number": 1332654,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332654",
        "html_url": "https://ieeexplore.ieee.org/document/1332654/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "BiCMOS integrated circuits",
                    "Multiaccess communication",
                    "Telephone sets",
                    "Transmitters",
                    "Digital integrated circuits",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Radiofrequency integrated circuits",
                    "Energy consumption",
                    "Radio frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 182.0,
        "end_page": "521 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332654/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332655",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "An analog GFSK modulator in 0.35 /spl mu/m CMOS [Bluetooth transmitter applications]",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 87,
        "authors": {
            "authors": [
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275521400",
                    "id": 37275521400,
                    "full_name": "H. Darabi",
                    "author_order": 1
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275525900",
                    "id": 37275525900,
                    "full_name": "B. Ibrahim",
                    "author_order": 2
                },
                {
                    "affiliation": "Broadcom, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275528900",
                    "id": 37275528900,
                    "full_name": "A. Rofougaran",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes an analog GFSK modulator, designed in 0.35 /spl mu/m CMOS, which consumes 600 /spl mu/A from a 3 V supply and realizes an analog implementation of the FM differential equation. The modulator operates at base-band and is integrated in a direct-conversion Bluetooth transmitter The circuit achieves a frequency deviation of 160 kHz with better than /spl plusmn/3% accuracy.",
        "article_number": 1332655,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332655",
        "html_url": "https://ieeexplore.ieee.org/document/1332655/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MOSFETs",
                    "Integral equations",
                    "Frequency modulation",
                    "Filters",
                    "Clocks",
                    "Detectors",
                    "Analog computers",
                    "Circuits",
                    "Capacitors",
                    "Operational amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 184.0,
        "end_page": "521 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332655/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332656",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "Quad-band GSM/GPRS/EDGE polar loop transmitter",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 88,
        "authors": {
            "authors": [
                {
                    "affiliation": "Skyworks, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275574900",
                    "id": 37275574900,
                    "full_name": "T. Sowlati",
                    "author_order": 1
                },
                {
                    "affiliation": "Skyworks, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275571800",
                    "id": 37275571800,
                    "full_name": "D. Rozenblit",
                    "author_order": 2
                },
                {
                    "affiliation": "Skyworks, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088165797",
                    "id": 37088165797,
                    "full_name": "E. MacCarthy",
                    "author_order": 3
                },
                {
                    "affiliation": "Skyworks, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275582300",
                    "id": 37275582300,
                    "full_name": "M. Damgaard",
                    "author_order": 4
                },
                {
                    "affiliation": "Skyworks, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275583600",
                    "id": 37275583600,
                    "full_name": "R. Pullela",
                    "author_order": 5
                },
                {
                    "affiliation": "Skyworks, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275581400",
                    "id": 37275581400,
                    "full_name": "D. Koh",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275604100",
                    "id": 37275604100,
                    "full_name": "D. Ripley",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An EDGE transmitter, using a non-linear GSM type PA, is presented. A dual feedback loop ensures robust performance even under VSWR variations. No isolator or external PA filtering is required. The EDGE spectral mask is met with an RMS EVM of <3% at 29 dBm at the antenna, corresponding to 2 dB above nominal maximum output power.",
        "article_number": 1332656,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332656",
        "html_url": "https://ieeexplore.ieee.org/document/1332656/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Ground penetrating radar",
                    "Transmitters",
                    "Amplitude modulation",
                    "Feedback loop",
                    "Phase frequency detector",
                    "Output feedback",
                    "Phase modulation",
                    "Voltage-controlled oscillators",
                    "Radio frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 186.0,
        "end_page": "521 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332656/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332657",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "A 1.5V 28mA fully-integrated fast-locking quad-band GSM-GPRS transmitter with digital auto-calibration in 130nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 89,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Washington, Seattle, WA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281154300",
                    "id": 37281154300,
                    "full_name": "S.T. Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Washington, Seattle, WA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275540600",
                    "id": 37275540600,
                    "full_name": "S.J. Fang",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of Washington, Seattle, WA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275544000",
                    "id": 37275544000,
                    "full_name": "D.J. Allstot",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38289505100",
                    "id": 38289505100,
                    "full_name": "A. Bellaouar",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275549900",
                    "id": 37275549900,
                    "full_name": "A. Fridi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275552500",
                    "id": 37275552500,
                    "full_name": "P. Fontaine",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.5 V 28 mA quad-band GSM-GPRS transmitter, with digital auto-calibration, is implemented in 2.1 mm/sup 2/, using a 0.13 /spl mu/m CMOS process. It achieves a lock time of 43 /spl mu/s, GSM receive band phase noise of -158 dBc/Hz and -165 dBc/Hz for the high- and low-bands, respectively, and reference feed through less than -95 dBc.",
        "article_number": 1332657,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332657",
        "html_url": "https://ieeexplore.ieee.org/document/1332657/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 10,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transmitters",
                    "Filters",
                    "Phase noise",
                    "Voltage-controlled oscillators",
                    "Circuit optimization",
                    "Frequency",
                    "Phase detection",
                    "Transfer functions",
                    "Phase locked loops",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 188.0,
        "end_page": "521 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332657/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332658",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "A polar modulator transmitter for EDGE",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 90,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Greensboro, NC, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275712400",
                    "id": 37275712400,
                    "full_name": "M. Elliott",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275714500",
                    "id": 37275714500,
                    "full_name": "T. Montalvo",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275710100",
                    "id": 37275710100,
                    "full_name": "F. Murden",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275707400",
                    "id": 37275707400,
                    "full_name": "B. Jeffries",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275703400",
                    "id": 37275703400,
                    "full_name": "J. Strange",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428625400",
                    "id": 37428625400,
                    "full_name": "S. Atkinson",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275705300",
                    "id": 37275705300,
                    "full_name": "A. Hill",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275703100",
                    "id": 37275703100,
                    "full_name": "S. Nandipaku",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275698900",
                    "id": 37275698900,
                    "full_name": "J. Harrebek",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 0.5 /spl mu/m SiGe BiCMOS polar modulator IC adds EDGE transmit capability to a GSM transceiver IC without any RF filters. The modulator achieves phase noise of -152 dBc/Hz and -164 dBc/Hz at 10 MHz and 20 MHz, respectively, with a measured EVM of 3%. The IC consumes 55 mA and 75 mA at 2.7 V for GSM and EDGE, respectively.",
        "article_number": 1332658,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332658",
        "html_url": "https://ieeexplore.ieee.org/document/1332658/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 22,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transmitters",
                    "BiCMOS integrated circuits",
                    "Radiofrequency integrated circuits",
                    "GSM",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Transceivers",
                    "Radio frequency",
                    "Filters",
                    "Phase modulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 190.0,
        "end_page": "522 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332658/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332659",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "A 10/spl mu/s fast switching PLL synthesizer for a GSM/EDGE base-station",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 91,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Limerick, Ireland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352670500",
                    "id": 37352670500,
                    "full_name": "M. Keaveney",
                    "author_order": 1
                },
                {
                    "affiliation": "Analog Devices, Limerick, Ireland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38080350900",
                    "id": 38080350900,
                    "full_name": "P. Walsh",
                    "author_order": 2
                },
                {
                    "affiliation": "Analog Devices, Limerick, Ireland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37375044700",
                    "id": 37375044700,
                    "full_name": "M. Tuthill",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088044771",
                    "id": 37088044771,
                    "full_name": "C. Lyclen",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37566060400",
                    "id": 37566060400,
                    "full_name": "B. Hunt",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fractional-N PLL synthesizer with 10 /spl mu/s lock time, 0.25/spl deg/ rms phase error, and -100 dBc/Hz in-band phase noise, suitable for GSM/EDGE base-stations, is implemented in 2.29/spl times/2.32mm/sup 2/ using a 0.35 /spl mu/m BiCMOS process. Up/down mismatch from the PFD (phase frequency detector) to the differential charge pump's outputs is eliminated via a chopping scheme that permits full use of bandwidth switching.",
        "article_number": 1332659,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332659",
        "html_url": "https://ieeexplore.ieee.org/document/1332659/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "GSM",
                    "Charge pumps",
                    "Phase frequency detector",
                    "Switches",
                    "Frequency synthesizers",
                    "Filters",
                    "Timing",
                    "Pulse modulation",
                    "Phase noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 192.0,
        "end_page": "522 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332659/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332660",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "VSWR-protected silicon bipolar power amplifier with smooth power control slope",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 92,
        "authors": {
            "authors": [
                {
                    "affiliation": "Facolta di Ingegneria, Catania Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272784200",
                    "id": 37272784200,
                    "full_name": "A. Scuderi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268764200",
                    "id": 37268764200,
                    "full_name": "F. Carrara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272775400",
                    "id": 37272775400,
                    "full_name": "G. Palmisano",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8 GHz silicon bipolar PA is presented. A protection circuit enables the amplifier to sustain a 10:1 load VSWR at 5 V supply despite a low BV/sub ceo/ of 6.5 V. A temperature-compensated bias network allows a moderate power-control slope of less than 80 dB/V. A 50% PAE is attained at a 33.8 dBm output power level. The 1.2/spl times/1.5 mm/sup 2/ die is implemented in 0.8 /spl mu/m BiPMOS.",
        "article_number": 1332660,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332660",
        "html_url": "https://ieeexplore.ieee.org/document/1332660/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon",
                    "Power amplifiers",
                    "Power control",
                    "Circuits",
                    "Protection",
                    "Bonding",
                    "Semiconductor optical amplifiers",
                    "III-V semiconductor materials",
                    "Breakdown voltage",
                    "Impedance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 194.0,
        "end_page": "522 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332660/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332661",
        "cat_title": "CELLULAR SYSTEMS AND BUILDING BLOCKS",
        "cat_num": 10,
        "title": "A small GSM power amplifier module using Si-LDMOS driver MMIC",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 93,
        "authors": {
            "authors": [
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293257600",
                    "id": 37293257600,
                    "full_name": "T. Shimizu",
                    "author_order": 1
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352429200",
                    "id": 37352429200,
                    "full_name": "Y. Nunogawa",
                    "author_order": 2
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37687918100",
                    "id": 37687918100,
                    "full_name": "T. Furuya",
                    "author_order": 3
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087701698",
                    "id": 37087701698,
                    "full_name": "S. Yamada",
                    "author_order": 4
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325270600",
                    "id": 37325270600,
                    "full_name": "I. Yoshida",
                    "author_order": 5
                },
                {
                    "affiliation": "Renesas Technol., Gunma, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087702044",
                    "id": 37087702044,
                    "full_name": "H. Masao",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A small quad-band Si-MOS high power amplifier module with a package size of 8x8 mm/sup 2/ includes a driver MMIC in an LDMOS process and provides a built-in power control loop employing a current sense method. The IC achieves 53% power efficiency at 35dBm output power over the 824 to 915MHz GSM band using a 3.6V supply.",
        "article_number": 1332661,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332661",
        "html_url": "https://ieeexplore.ieee.org/document/1332661/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "GSM",
                    "Power amplifiers",
                    "Driver circuits",
                    "MMICs",
                    "MOSFETs",
                    "Costs",
                    "Power generation",
                    "Voltage control",
                    "Power system reliability",
                    "Temperature"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 196.0,
        "end_page": "522 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332661/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332662",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "Session 11 Overview: DRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 94,
        "authors": {
            "authors": [
                {
                    "affiliation": "Elpida Memory",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088163997",
                    "id": 37088163997,
                    "full_name": "K. Sato",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38196420600",
                    "id": 38196420600,
                    "full_name": "M. Brox",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332662,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332662",
        "html_url": "https://ieeexplore.ieee.org/document/1332662/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 198.0,
        "end_page": "199",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332663",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "A 0.6V 205MHz 19.5ns tRC 16Mb embedded DRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 95,
        "authors": {
            "authors": [
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38256084400",
                    "id": 38256084400,
                    "full_name": "K. Hardee",
                    "author_order": 1
                },
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087538753",
                    "id": 37087538753,
                    "full_name": "F. Jones",
                    "author_order": 2
                },
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38258765800",
                    "id": 38258765800,
                    "full_name": "D. Butler",
                    "author_order": 3
                },
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37611902100",
                    "id": 37611902100,
                    "full_name": "M. Parris",
                    "author_order": 4
                },
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37343838400",
                    "id": 37343838400,
                    "full_name": "M. Mound",
                    "author_order": 5
                },
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087541156",
                    "id": 37087541156,
                    "full_name": "H. Calendar",
                    "author_order": 6
                },
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38255441600",
                    "id": 38255441600,
                    "full_name": "G. Jones",
                    "author_order": 7
                },
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38257280400",
                    "id": 38257280400,
                    "full_name": "L. Aldrich",
                    "author_order": 8
                },
                {
                    "affiliation": "United Memories, Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087539750",
                    "id": 37087539750,
                    "full_name": "C. Gruenschlaeger",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087537792",
                    "id": 37087537792,
                    "full_name": "M. Miyabayashil",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270851200",
                    "id": 37270851200,
                    "full_name": "K. Taniguchi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087539213",
                    "id": 37087539213,
                    "full_name": "I. Arakawa",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.6V 16Mb embedded DRAM macro is presented as a solution for mobile personal consumer applications. The macro has 128 separate I/Os and employs positive and negative on-chip body bias, boosted and staggered power gating, and Vcc/2 sensing to achieve 205MHz operation with 19.5ns tRC and 39mW operating power.",
        "article_number": 1332663,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332663",
        "html_url": "https://ieeexplore.ieee.org/document/1332663/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 13,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Regulators",
                    "Low voltage",
                    "Latches",
                    "Variable structure systems",
                    "Power amplifiers",
                    "Batteries",
                    "Logic circuits",
                    "Monitoring",
                    "MOS devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 200.0,
        "end_page": "522 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332663/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332664",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "A 312MHz 16Mb random-cycle embedded DRAM macro with 73/spl mu/W power-down mode for mobile applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 96,
        "authors": {
            "authors": [
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269135900",
                    "id": 37269135900,
                    "full_name": "F. Morishita",
                    "author_order": 1
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270819900",
                    "id": 37270819900,
                    "full_name": "I. Hayashi",
                    "author_order": 2
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269166700",
                    "id": 37269166700,
                    "full_name": "H. Matsuoka",
                    "author_order": 3
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335101500",
                    "id": 37335101500,
                    "full_name": "K. Takahashi",
                    "author_order": 4
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087729981",
                    "id": 37087729981,
                    "full_name": "K. Shigeta",
                    "author_order": 5
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269166100",
                    "id": 37269166100,
                    "full_name": "T. Gyohten",
                    "author_order": 6
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269164800",
                    "id": 37269164800,
                    "full_name": "M. Niiro",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280823300",
                    "id": 37280823300,
                    "full_name": "M. Okamoto",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269161700",
                    "id": 37269161700,
                    "full_name": "A. Hachisuka",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269160400",
                    "id": 37269160400,
                    "full_name": "A. Amo",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269172100",
                    "id": 37269172100,
                    "full_name": "H. Shinkawata",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269171300",
                    "id": 37269171300,
                    "full_name": "T. Kasaoka",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269136200",
                    "id": 37269136200,
                    "full_name": "K. Dosaka",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269139000",
                    "id": 37269139000,
                    "full_name": "K. Arimoto",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An embedded DRAM macro with self-adjustable timing control and a power-down data retention scheme is described. A 16Mb test chip is fabricated in a 0.13/spl mu/m low-power process and it achieves 312MHz random cycle operation. Data retention power is 73/spl mu/W, which is 5% compared to a conventional one.",
        "article_number": 1332664,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332664",
        "html_url": "https://ieeexplore.ieee.org/document/1332664/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Timing",
                    "Delay effects",
                    "Signal generators",
                    "Voltage control",
                    "Circuits",
                    "Phased arrays",
                    "Cellular phones",
                    "Personal digital assistants",
                    "Gate leakage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 202.0,
        "end_page": "522 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332664/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332665",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "A 500MHz multi-banked compilable DRAM macro with direct write and programmable pipelining",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 97,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Microelectron., Burlington, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270385100",
                    "id": 37270385100,
                    "full_name": "J. Barth",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM Microelectron., Burlington, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270387200",
                    "id": 37270387200,
                    "full_name": "D. Anand",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM Microelectron., Burlington, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270390200",
                    "id": 37270390200,
                    "full_name": "J. Dreibelbis",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM Microelectron., Burlington, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270391000",
                    "id": 37270391000,
                    "full_name": "J. Fifield",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM Microelectron., Burlington, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270393100",
                    "id": 37270393100,
                    "full_name": "K. Gorman",
                    "author_order": 5
                },
                {
                    "affiliation": "IBM Microelectron., Burlington, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270392900",
                    "id": 37270392900,
                    "full_name": "M. Nelms",
                    "author_order": 6
                },
                {
                    "affiliation": "IBM Microelectron., Burlington, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270395600",
                    "id": 37270395600,
                    "full_name": "G. Pomichter",
                    "author_order": 7
                },
                {
                    "affiliation": "IBM Microelectron., Burlington, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270396700",
                    "id": 37270396700,
                    "full_name": "D. Pontius",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 500MHz compiled DRAM macro fabricated in 90nm logic-based process is presented. The random bank cycle is reduced by 50% over the previous generation through segmentation and a direct write scheme. 500MHz operation is achieved with a configurable 4-stage pipeline.",
        "article_number": 1332665,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332665",
        "html_url": "https://ieeexplore.ieee.org/document/1332665/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Pipeline processing",
                    "Kernel",
                    "Writing",
                    "Application specific integrated circuits",
                    "Logic arrays",
                    "Microelectronics",
                    "Foundries",
                    "Interleaved codes",
                    "Availability"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 204.0,
        "end_page": "523 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332665/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332666",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "An 800MHz embedded DRAM with a concurrent refresh mode",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 98,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294084400",
                    "id": 37294084400,
                    "full_name": "T. Kirihata",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294081900",
                    "id": 37294081900,
                    "full_name": "P. Parries",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428866600",
                    "id": 37428866600,
                    "full_name": "D. Hanson",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37422976000",
                    "id": 37422976000,
                    "full_name": "H. Kim",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425711300",
                    "id": 37425711300,
                    "full_name": "J. Golz",
                    "author_order": 5
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331583300",
                    "id": 37331583300,
                    "full_name": "G. Fredeman",
                    "author_order": 6
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428029500",
                    "id": 37428029500,
                    "full_name": "R. Rajeevakumar",
                    "author_order": 7
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428025900",
                    "id": 37428025900,
                    "full_name": "J. Griesemer",
                    "author_order": 8
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428026100",
                    "id": 37428026100,
                    "full_name": "N. Robson",
                    "author_order": 9
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37393250200",
                    "id": 37393250200,
                    "full_name": "A. Cestero",
                    "author_order": 10
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329535300",
                    "id": 37329535300,
                    "full_name": "M. Wordeman",
                    "author_order": 11
                },
                {
                    "affiliation": "IBM Microelectron., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37306990800",
                    "id": 37306990800,
                    "full_name": "S. Iyer",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The embedded DRAM employs a transfer gate formed from a 22A Gox, 1.5V logic IO device resulting in 3.2ns cycle and latency. A concurrent refresh mode and a refresh scheduler prove /spl ges/:99% memory availability for a 64/spl mu/s cell retention time. In-macro circuitry supports redundancy allocation during 800MHz multi-banking operation.",
        "article_number": 1332666,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332666",
        "html_url": "https://ieeexplore.ieee.org/document/1332666/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Logic arrays",
                    "Logic devices",
                    "Clocks",
                    "Signal design",
                    "Counting circuits",
                    "Microelectronics",
                    "Capacitors",
                    "Analytical models",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 206.0,
        "end_page": "523 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332666/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332667",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "A 143MHz 1.1W 4.5Mb dynamic TCAM with hierarchical searching and shift redundancy architecture",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 99,
        "authors": {
            "authors": [
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269148300",
                    "id": 37269148300,
                    "full_name": "H. Noda",
                    "author_order": 1
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293596800",
                    "id": 37293596800,
                    "full_name": "K. Inoue",
                    "author_order": 2
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671755",
                    "id": 37088671755,
                    "full_name": "M. Kuroiwa",
                    "author_order": 3
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269160400",
                    "id": 37269160400,
                    "full_name": "A. Amo",
                    "author_order": 4
                },
                {
                    "affiliation": "Renesas Technol., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269161700",
                    "id": 37269161700,
                    "full_name": "A. Hachisuka",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269154600",
                    "id": 37269154600,
                    "full_name": "H.J. Mattausch",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269157900",
                    "id": 37269157900,
                    "full_name": "T. Koide",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269134200",
                    "id": 37269134200,
                    "full_name": "S. Soeda",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269136200",
                    "id": 37269136200,
                    "full_name": "K. Dosaka",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671931",
                    "id": 37088671931,
                    "full_name": "K. Arinnoto",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4.5 Mb dynamic ternary CAM (DTCAM) is designed in 0.13 /spl mu/m embedded DRAM technology. A performance of 143 M searches/sec is achieved at a power dissipation of 1.1 W and on a small silicon area of 32 mm/sup 2/. A 3.6-times yield improvement is estimated by employing pipelined hierarchical searching and row/column-shift redundancy.",
        "article_number": 1332667,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332667",
        "html_url": "https://ieeexplore.ieee.org/document/1332667/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 11,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Redundancy",
                    "Power dissipation",
                    "Voltage",
                    "Capacitors",
                    "CMOS technology",
                    "Circuits",
                    "Cams",
                    "Filtering",
                    "Random access memory",
                    "Maintenance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 208.0,
        "end_page": "523 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332667/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332668",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "A 1.6Gb/s/pin double-data-rate SDRAM with wave-pipelined CAS latency control",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 100,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086998130",
                    "id": 37086998130,
                    "full_name": "Sang-Bo Lee",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087464914",
                    "id": 37087464914,
                    "full_name": "Seong-Jin Jang",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087703194",
                    "id": 37087703194,
                    "full_name": "Jin-Seok Kwak",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087701212",
                    "id": 37087701212,
                    "full_name": "Sang-Jun Hwang",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087704013",
                    "id": 37087704013,
                    "full_name": "Seong-Ho Cho",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087390757",
                    "id": 37087390757,
                    "full_name": "Min-Sang Park",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087703623",
                    "id": 37087703623,
                    "full_name": "Ho-kyoung Lee",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087420741",
                    "id": 37087420741,
                    "full_name": "Woo-Jin Lee",
                    "author_order": 8
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087702198",
                    "id": 37087702198,
                    "full_name": "Yu-Rim Lee",
                    "author_order": 9
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087647902",
                    "id": 37087647902,
                    "full_name": "Young-Cheol Cho",
                    "author_order": 10
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087701308",
                    "id": 37087701308,
                    "full_name": "Hyoung-Jo Heo",
                    "author_order": 11
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087704506",
                    "id": 37087704506,
                    "full_name": "Won-Hwa Shin",
                    "author_order": 12
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087210375",
                    "id": 37087210375,
                    "full_name": "Jong-Soo Lee",
                    "author_order": 13
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087704606",
                    "id": 37087704606,
                    "full_name": "Yun-Sik Park",
                    "author_order": 14
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087701847",
                    "id": 37087701847,
                    "full_name": "Seok-Jung Kim",
                    "author_order": 15
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087704168",
                    "id": 37087704168,
                    "full_name": "Young-Uk Jang",
                    "author_order": 16
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087701162",
                    "id": 37087701162,
                    "full_name": "Seok-Won Hwang",
                    "author_order": 17
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087167381",
                    "id": 37087167381,
                    "full_name": "Young-Hyun Jun",
                    "author_order": 18
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo-In Cho",
                    "author_order": 19
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8M/spl times/32 graphic DOR (GDDR) SDRAM operating at 800MHz is introduced. It needs a large number of CAS latencies(CLs) to support the frequency range of 300 to 800MHz. A wave-pipelined CL control circuit is proposed to provide stable operation for the wide number of CLs. The gapless write-to-read scheme is applied to improve the efficiency of the data bus at high-speed operation with large number of CLs.",
        "article_number": 1332668,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332668",
        "html_url": "https://ieeexplore.ieee.org/document/1332668/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SDRAM",
                    "Content addressable storage",
                    "Delay",
                    "Frequency",
                    "Counting circuits",
                    "Timing",
                    "Clocks",
                    "Flip-flops",
                    "Registers",
                    "Energy consumption"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 210.0,
        "end_page": "523 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332668/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332669",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "A 1.4 Gb/s DLL using 2nd order charge-pump scheme with low phase/duty error for high-speed DRAM application",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 101,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087481329",
                    "id": 37087481329,
                    "full_name": "Kyu-hyoun Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087254197",
                    "id": 37087254197,
                    "full_name": "Jung-Bae Lee",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087420741",
                    "id": 37087420741,
                    "full_name": "Woo-Jin Lee",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087631021",
                    "id": 37087631021,
                    "full_name": "Byung-Hoon Jeong",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086758183",
                    "id": 37086758183,
                    "full_name": "Geun-Hee Cho",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087210375",
                    "id": 37087210375,
                    "full_name": "Jong-Soo Lee",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087801537",
                    "id": 37087801537,
                    "full_name": "Gyung-Su Byun",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087172530",
                    "id": 37087172530,
                    "full_name": "Changhyun Kim",
                    "author_order": 8
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087167381",
                    "id": 37087167381,
                    "full_name": "Young-Hyun Jun",
                    "author_order": 9
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo-In Cho",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A technique for reducing the phase error of DLL/PLLs, due to non-ideal characteristics of the charge pump, is proposed. It makes the output of the charge pump virtually grounded, to eliminate the current mismatch and to seamlessly convert the locking information into digital form. A DLL is designed and fabricated to exhibit duty-cycle corrector performance with a speed of 1.4 Gb/s.",
        "article_number": 1332669,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332669",
        "html_url": "https://ieeexplore.ieee.org/document/1332669/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Charge pumps",
                    "Random access memory",
                    "Voltage",
                    "Timing",
                    "Phase detection",
                    "Capacitors",
                    "Energy consumption",
                    "Frequency",
                    "Counting circuits",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 212.0,
        "end_page": "523 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332669/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332670",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "A 2Gb/s point-to-point heterogeneous voltage capable DRAM interface for capacity-scalable memory subsystems",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 102,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276103300",
                    "id": 37276103300,
                    "full_name": "J. Kennedy",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270584100",
                    "id": 37270584100,
                    "full_name": "R. Ellis",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273622200",
                    "id": 37273622200,
                    "full_name": "J. Jaussi",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273624100",
                    "id": 37273624100,
                    "full_name": "R. Mooney",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274099200",
                    "id": 37274099200,
                    "full_name": "S. Borkar",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087465090",
                    "id": 37087465090,
                    "full_name": "Jung-Hwan Choi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087482233",
                    "id": 37087482233,
                    "full_name": "Jae-Kwan Kim",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087716027",
                    "id": 37087716027,
                    "full_name": "Chan-Kyong Kim",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087252784",
                    "id": 37087252784,
                    "full_name": "Woo-Seop Kim",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086966429",
                    "id": 37086966429,
                    "full_name": "Chang-Hyun Kim",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo-In Cho",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269128900",
                    "id": 37269128900,
                    "full_name": "S. Loeffler",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269133200",
                    "id": 37269133200,
                    "full_name": "J. Hoffmann",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269132900",
                    "id": 37269132900,
                    "full_name": "W. Hokenmaier",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269131600",
                    "id": 37269131600,
                    "full_name": "R. Houghton",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37394738300",
                    "id": 37394738300,
                    "full_name": "T. Vogelsang",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "We describe a DRAM interface operating at 2Gb/s/pin. It utilizes simultaneous bidirectional signaling in a daisy-chained, point-to-point configuration to enable scalable memory subsystems, and also provides direct attach capability for logic devices. We present results from a system using both logic and DRAM test-chips.",
        "article_number": 1332670,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332670",
        "html_url": "https://ieeexplore.ieee.org/document/1332670/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 94,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Random access memory",
                    "Clocks",
                    "Bandwidth",
                    "Delay",
                    "Jitter",
                    "Transmitters",
                    "Network topology",
                    "Signal processing",
                    "Differential amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 214.0,
        "end_page": "523 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332670/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332671",
        "cat_title": "BIOMICROSYSTEMS",
        "cat_num": 12,
        "title": "Session 12 Overview: Biomicrosystems",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 103,
        "authors": {
            "authors": [
                {
                    "affiliation": "University of Minnesota",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326821200",
                    "id": 37326821200,
                    "full_name": "D. Polla",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38271387300",
                    "id": 38271387300,
                    "full_name": "R. Etienne-Cummings",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332671,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332671",
        "html_url": "https://ieeexplore.ieee.org/document/1332671/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 216.0,
        "end_page": "217",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332672",
        "cat_title": "BIOMICROSYSTEMS",
        "cat_num": 12,
        "title": "Retinal prosthesis",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 104,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Santa Cruz, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086973268",
                    "id": 37086973268,
                    "full_name": "Wentai Liu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087376108",
                    "id": 37087376108,
                    "full_name": "M.S. Hurnayun",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A prosthesis device is designed to replace the functionality of defective photoreceptors in patients suffering from Retinitis Pigmentosa and age-related Macula Degeneration. The circuit designs include a telemetry link used for power transmission and a bidirectional data communication bus. The 28.9mm/sup 2/ IC dissipates 50mW and is fabricated in 1.2/spl mu/m technology. Experimental results on human subjects are included.",
        "article_number": 1332672,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332672",
        "html_url": "https://ieeexplore.ieee.org/document/1332672/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 14,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Retina",
                    "Prosthetics",
                    "Implants",
                    "Coils",
                    "Electrodes",
                    "Telemetry",
                    "Pulse width modulation",
                    "Photoreceptors",
                    "Pigmentation",
                    "Envelope detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 218.0,
        "end_page": "219 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332672/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332673",
        "cat_title": "BIOMICROSYSTEMS",
        "cat_num": 12,
        "title": "A fully electronic DNA sensor with 128 positions and in-pixel A/D conversion",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 105,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275163000",
                    "id": 37275163000,
                    "full_name": "M. Schienle",
                    "author_order": 1
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275128300",
                    "id": 37275128300,
                    "full_name": "A. Frey",
                    "author_order": 2
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275373600",
                    "id": 37275373600,
                    "full_name": "F. Hofmann",
                    "author_order": 3
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275123700",
                    "id": 37275123700,
                    "full_name": "B. Holzapfl",
                    "author_order": 4
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275159800",
                    "id": 37275159800,
                    "full_name": "C. Paulus",
                    "author_order": 5
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38271792300",
                    "id": 38271792300,
                    "full_name": "P. Schindler-Bauer",
                    "author_order": 6
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275567900",
                    "id": 37275567900,
                    "full_name": "R. Thewes",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 16x8 CMOS sensor array for fully electronic DNA detection is presented. Each position contains a complete A/D converter with a dynamic range of five decades. The 3/spl sigma/-homogeneity of the electrical response of the sensor array is better than 6% (10/sup -21/A to 10/sup -7/A). The 28.8mm/sup 2/ IC is fabricated in a 0.5/spl mu/m 2M CMOS process extended to form Au sensors.",
        "article_number": 1332673,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332673",
        "html_url": "https://ieeexplore.ieee.org/document/1332673/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 19,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DNA",
                    "Sensor arrays",
                    "Electrodes",
                    "Circuit testing",
                    "Current measurement",
                    "Gold",
                    "Optical sensors",
                    "Voltage control",
                    "Capacitors",
                    "Counting circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 220.0,
        "end_page": "524 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332673/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332674",
        "cat_title": "BIOMICROSYSTEMS",
        "cat_num": 12,
        "title": "A 0.18/spl mu/m CMOS 10/sup -6/ lux bioluminescence detection system-on-chip",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 106,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425978600",
                    "id": 37425978600,
                    "full_name": "H. Eltoukhy",
                    "author_order": 1
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37543500500",
                    "id": 37543500500,
                    "full_name": "K. Salama",
                    "author_order": 2
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274961200",
                    "id": 37274961200,
                    "full_name": "A. El Gamal",
                    "author_order": 3
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37573255400",
                    "id": 37573255400,
                    "full_name": "M. Ronaghi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37306400800",
                    "id": 37306400800,
                    "full_name": "R. Davis",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A chip comprising a 8x16 pseudo-differential pixel array, 128-channel 13b ADC and column-level DSP is fabricated in a 0.18/spl mu/m CMOS process. Detection of 10/sup -6/lux at 30s integration time is achieved via on-chip background subtraction, correlated multiple sampling and averaged 128 13b digitizations/readout. The IC is 25mm/sup 2/ and contains 492k transistors.",
        "article_number": 1332674,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332674",
        "html_url": "https://ieeexplore.ieee.org/document/1332674/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 117,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bioluminescence",
                    "System-on-a-chip",
                    "Shift registers",
                    "Circuit noise",
                    "Photodiodes",
                    "Chemical technology",
                    "Pathogens",
                    "Proteins",
                    "Luminescence",
                    "Linearity"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 222.0,
        "end_page": "524 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332674/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332675",
        "cat_title": "BIOMICROSYSTEMS",
        "cat_num": 12,
        "title": "Capacitive sensor array for localization of bioparticles in CMOS lab-on-a-chip",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 107,
        "authors": {
            "authors": [
                {
                    "affiliation": "Bologna Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428804400",
                    "id": 37428804400,
                    "full_name": "A. Romani",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327642900",
                    "id": 37327642900,
                    "full_name": "N. Manaresi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087375509",
                    "id": 37087375509,
                    "full_name": "L. Marzocchi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327641500",
                    "id": 37327641500,
                    "full_name": "G. Medoro",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324234100",
                    "id": 37324234100,
                    "full_name": "A. Leonardi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327646800",
                    "id": 37327646800,
                    "full_name": "L. Altomare",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275653900",
                    "id": 37275653900,
                    "full_name": "M. Tartagni",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282504400",
                    "id": 37282504400,
                    "full_name": "R. Guerrieri",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Fully-electronic detection of cells and microbeads is achieved on a 320x320 array of capacitive sensors in 0.35/spl mu/m 2P3M CMOS technology that also integrates particle actuation by dielectrophoresis. Particle-associated equivalent input capacitance variations larger than 0.42fF are measured with 39dB SNR. Output noise is /spl les/1.6mV, the resolution of the 12b ADC.",
        "article_number": 1332675,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332675",
        "html_url": "https://ieeexplore.ieee.org/document/1332675/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 43,
        "citing_patent_count": 16,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Sensor arrays",
                    "Capacitive sensors",
                    "Lab-on-a-chip",
                    "Voltage",
                    "Capacitance",
                    "Electrodes",
                    "Biosensors",
                    "Actuators",
                    "Circuits",
                    "Pulse amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 224.0,
        "end_page": "225 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332675/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332676",
        "cat_title": "BIOMICROSYSTEMS",
        "cat_num": 12,
        "title": "A modular 32-site wireless neural stimulation microsystem",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 108,
        "authors": {
            "authors": [
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275363200",
                    "id": 37275363200,
                    "full_name": "M. Ghovanloo",
                    "author_order": 1
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275359500",
                    "id": 37275359500,
                    "full_name": "K. Najafi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A modular 32-site wireless neural stimulation microsystem is described. Up to 64 modules (2 per chip) can operate in parallel, while receiving inductive power and data at 2.5Mb/s from a 5/10MHz FSK carrier. The 4.6x4.6mm/sup 2/ chip, fabricated in a 5V, 1.5/spl mu/m 2M2P CMOS process, generates up to 65.8kpulses/s. Each module dissipates 8.25mW.",
        "article_number": 1332676,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332676",
        "html_url": "https://ieeexplore.ieee.org/document/1332676/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 21,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency shift keying",
                    "Voltage",
                    "Implants",
                    "Circuits",
                    "Silicon",
                    "Probes",
                    "Rectifiers",
                    "Regulators",
                    "Demodulation",
                    "Streaming media"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 226.0,
        "end_page": "524 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332676/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332677",
        "cat_title": "BIOMICROSYSTEMS",
        "cat_num": 12,
        "title": "A power-efficient voltage-based neural tissue stimulator with energy recovery",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 109,
        "authors": {
            "authors": [
                {
                    "affiliation": "MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37345164400",
                    "id": 37345164400,
                    "full_name": "S.K. Kelly",
                    "author_order": 1
                },
                {
                    "affiliation": "MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38184701900",
                    "id": 38184701900,
                    "full_name": "J. Wyatt",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A voltage-based neural stimulator for an implant is fabricated in 1.5/spl mu/m CMOS. Wireless power transmission and synchronous rectification allow the use of a set of intermediate voltage supplies. This system achieves power consumption 53% lower than traditional current-source stimulators delivering the same charge to electrodes.",
        "article_number": 1332677,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332677",
        "html_url": "https://ieeexplore.ieee.org/document/1332677/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 24,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Electrodes",
                    "Rectifiers",
                    "Coils",
                    "Energy consumption",
                    "Capacitance",
                    "Switched capacitor circuits",
                    "Switches",
                    "Implants",
                    "Electrical resistance measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 228.0,
        "end_page": "524 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332677/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332678",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "Session 13 Overview: High-Speed Digital and Multi-Gb/s I/O",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 110,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301311200",
                    "id": 37301311200,
                    "full_name": "M. Soyuer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284138500",
                    "id": 37284138500,
                    "full_name": "H. Knapp",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332678,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332678",
        "html_url": "https://ieeexplore.ieee.org/document/1332678/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 230.0,
        "end_page": "231",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332679",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "110Gb/s multiplexing and demultiplexing ICs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 111,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275438200",
                    "id": 37275438200,
                    "full_name": "Y. Suzuki",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088087147",
                    "id": 37088087147,
                    "full_name": "Y. Arnamiya",
                    "author_order": 2
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275442900",
                    "id": 37275442900,
                    "full_name": "Z. Yamazaki",
                    "author_order": 3
                },
                {
                    "affiliation": "NEC Corp., Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275436600",
                    "id": 37275436600,
                    "full_name": "S. Wada",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275428400",
                    "id": 37275428400,
                    "full_name": "H. Uchida",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275430900",
                    "id": 37275430900,
                    "full_name": "C. Kurioka",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280485700",
                    "id": 37280485700,
                    "full_name": "S. Tanaka",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275270800",
                    "id": 37275270800,
                    "full_name": "H. Hida",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 120Gb/s multiplexer and a 110Gb/s demultiplexer are implemented in an InP HBT process. They feature a direct drive series-gating configuration selector, an asymmetrical latch flip-flop, and broadband impedance matching with inverted micro-strip lines. Their input sensitivity is less than 100mVpp, and the output swing is more than 400mVpp.",
        "article_number": 1332679,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332679",
        "html_url": "https://ieeexplore.ieee.org/document/1332679/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Demultiplexing",
                    "Indium phosphide",
                    "Integrated circuit interconnections",
                    "Latches",
                    "Impedance matching",
                    "Heterojunction bipolar transistors",
                    "HEMTs",
                    "Clocks",
                    "Frequency",
                    "National electric code"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 232.0,
        "end_page": "524 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332679/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332680",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "Under 0.5W 50Gb/s full-rate 4:1MUX and 1:4 DEMUX in 0.13/spl mu/m InP HEMT technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 112,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276138000",
                    "id": 37276138000,
                    "full_name": "T. Suzuki",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277758900",
                    "id": 37277758900,
                    "full_name": "T. Takahashi",
                    "author_order": 2
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087269435",
                    "id": 37087269435,
                    "full_name": "K. Makiyarna",
                    "author_order": 3
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335048100",
                    "id": 37335048100,
                    "full_name": "K. Sawada",
                    "author_order": 4
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283934700",
                    "id": 37283934700,
                    "full_name": "Y. Nakasha",
                    "author_order": 5
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267175800",
                    "id": 37267175800,
                    "full_name": "T. Hirose",
                    "author_order": 6
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284894200",
                    "id": 37284894200,
                    "full_name": "M. Takikawa",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "50Gb/s full-rate 4:1 MUX and 1:4 DEMUX ICs are fabricated in an InP HEMT technology. The MUX has an rms jitter of 283fs and a peak-to-peak jitter of 1.78ps. The DEMUX has a phase margin of 250/spl deg/ and a sensitivity of 80mV at 40Gb/s. The MUX and DEMUX consume 450mW and 490mW from a -1.5V supply, respectively.",
        "article_number": 1332680,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332680",
        "html_url": "https://ieeexplore.ieee.org/document/1332680/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Indium phosphide",
                    "HEMTs",
                    "Clocks",
                    "Energy consumption",
                    "Circuits",
                    "Timing",
                    "Voltage",
                    "Latches",
                    "Jitter",
                    "Wavelength division multiplexing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 234.0,
        "end_page": "525 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332680/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332681",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "A 108Gb/s 4:1 multiplexer in 0.13/spl mu/m SiGe-bipolar technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 113,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275578800",
                    "id": 37275578800,
                    "full_name": "M. Meghelli",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 4:1 multiplexer implemented in a 210GHz f/sub t/, 0.13/spl mu/m SiGe-bipolar technology and operating beyond 100Gb/s is reported. Control of on-chip clock distribution is critical to achieve such data rate. The chip consumes 1.45W from a -3.3V supply and exhibits less than 340fs rms jitter on the output data.",
        "article_number": 1332681,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332681",
        "html_url": "https://ieeexplore.ieee.org/document/1332681/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Multiplexing",
                    "Clocks",
                    "Frequency",
                    "Bandwidth",
                    "Power transmission lines",
                    "Resistors",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Integrated circuit technology",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 236.0,
        "end_page": "237 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332681/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332682",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "A 43Gb/s 2:1 selector IC in 90nm CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 114,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37310779900",
                    "id": 37310779900,
                    "full_name": "T. Yamamoto",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37938304200",
                    "id": 37938304200,
                    "full_name": "M. Horinaka",
                    "author_order": 2
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282967800",
                    "id": 37282967800,
                    "full_name": "D. Yamazaki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269261400",
                    "id": 37269261400,
                    "full_name": "H. Nomura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086746949",
                    "id": 37086746949,
                    "full_name": "K. Hashimoto",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285918300",
                    "id": 37285918300,
                    "full_name": "H. Onodera",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 2:1 selector IC consists of three stages of input buffers, a 2:1 selector stage, and two stages of output buffers. By using multiple inductive peaking and selector architecture to suppress interference, the proposed circuit operates at a data rate of 43Gb/s and it is implemented in 90nm CMOS technology with 48nm transistors.",
        "article_number": 1332682,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332682",
        "html_url": "https://ieeexplore.ieee.org/document/1332682/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "CMOS integrated circuits",
                    "Inductors",
                    "Transconductors",
                    "Bandwidth",
                    "Voltage",
                    "Cutoff frequency",
                    "Multiplexing",
                    "Parasitic capacitance",
                    "Tail"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 238.0,
        "end_page": "239 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332682/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332683",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "A 25GHz clock buffer and a 50Gb/s 2:1 selector in 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 115,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282967800",
                    "id": 37282967800,
                    "full_name": "D. Yamazaki",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37310779900",
                    "id": 37310779900,
                    "full_name": "T. Yamamoto",
                    "author_order": 2
                },
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087334626",
                    "id": 37087334626,
                    "full_name": "M. Horinakal",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269261400",
                    "id": 37269261400,
                    "full_name": "H. Nomura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086746949",
                    "id": 37086746949,
                    "full_name": "K. Hashimoto",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285918300",
                    "id": 37285918300,
                    "full_name": "H. Onodera",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes a 25 GHz clock buffer and 50 Gb/s 2-to-1 selector, which are implemented in 90 nm CMOS using 48 nm transistors, and operate off a 1 V supply. An inductor-peaked CMOS inverter is employed for the clock buffer. The selector is equipped with a tail transistor whose gate is switched by the rail-to-rail clock signal produced by the buffer.",
        "article_number": 1332683,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332683",
        "html_url": "https://ieeexplore.ieee.org/document/1332683/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Inductors",
                    "Inverters",
                    "CMOS technology",
                    "Bandwidth",
                    "Frequency",
                    "CMOS logic circuits",
                    "MOS devices",
                    "Parasitic capacitance",
                    "Circuit testing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 240.0,
        "end_page": "525 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332683/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332684",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "An 8Gb/s capacitive-coupled receiver with high common-mode rejection for un-coded data",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 116,
        "authors": {
            "authors": [
                {
                    "affiliation": "Vrije Univ., Brussels, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272238200",
                    "id": 37272238200,
                    "full_name": "X. Maillard",
                    "author_order": 1
                },
                {
                    "affiliation": "Vrije Univ., Brussels, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272267400",
                    "id": 37272267400,
                    "full_name": "M. Kuijk",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8Gb/s differential receiver is demonstrated in 0.35/spl mu/m SiGe with on-chip 60fF capacitors for AC-coupling that allows uncoded data transmission for a common-mode input range of /spl plusmn/690V, with input sensitivity of 0.5 to 1.1Vpp. It especially resists to strong common-mode edges of 4V/ns for enhanced EMI rejection.",
        "article_number": 1332684,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332684",
        "html_url": "https://ieeexplore.ieee.org/document/1332684/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Feedback",
                    "Voltage",
                    "Capacitors",
                    "Insulation",
                    "Electric breakdown",
                    "Mirrors",
                    "Resistors",
                    "Data communication",
                    "Jitter"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 242.0,
        "end_page": "525 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332684/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332685",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "A 2Gb/s 2-tap DFE receiver for mult-drop single-ended signaling systems with reduced noise",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 117,
        "authors": {
            "authors": [
                {
                    "affiliation": "Pohang Inst. of Sci. & Technol., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087423607",
                    "id": 37087423607,
                    "full_name": "Seung-Jun Bae",
                    "author_order": 1
                },
                {
                    "affiliation": "Pohang Inst. of Sci. & Technol., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087614068",
                    "id": 37087614068,
                    "full_name": "Hyung-Joon Chi",
                    "author_order": 2
                },
                {
                    "affiliation": "Pohang Inst. of Sci. & Technol., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087423433",
                    "id": 37087423433,
                    "full_name": "Young-Soo Sohn",
                    "author_order": 3
                },
                {
                    "affiliation": "Pohang Inst. of Sci. & Technol., South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087147912",
                    "id": 37087147912,
                    "full_name": "Hong-June Park",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2Gb/s integrating 2-tap decision feedback equalizer receiver is implemented in a 0.25/spl mu/m CMOS process to reduce high- and low-frequency noise for multi-drop single-ended signaling system. Voltage margin is enhanced by 110%(90%) for a stubless channel at 2Gb/s (an SSTL channel at 1.2Gb/s).",
        "article_number": 1332685,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332685",
        "html_url": "https://ieeexplore.ieee.org/document/1332685/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 13,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Communication system signaling",
                    "Noise reduction",
                    "Decision feedback equalizers",
                    "Crosstalk",
                    "Low-frequency noise",
                    "Intersymbol interference",
                    "Capacitance",
                    "Voltage",
                    "Circuits",
                    "Noise generators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 244.0,
        "end_page": "525 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332685/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332686",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 118,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273622200",
                    "id": 37273622200,
                    "full_name": "J.E. Jaussi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273622100",
                    "id": 37273622100,
                    "full_name": "G. Balamurugan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38183168900",
                    "id": 38183168900,
                    "full_name": "D.R. Johnson",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273619900",
                    "id": 37273619900,
                    "full_name": "B.K. Casper",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278712100",
                    "id": 37278712100,
                    "full_name": "A. Martin",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276103300",
                    "id": 37276103300,
                    "full_name": "J.T. Kennedy",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273973400",
                    "id": 37273973400,
                    "full_name": "N. Shanbhag",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273624100",
                    "id": 37273624100,
                    "full_name": "R. Mooney",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8Gb/s binary source-synchronous I/O link with adaptive receiver-equalization, offset cancellation and clock deskew is implemented in 0.13/spl mu/m CMOS. The analog equalizer is implemented as an 8-way interleaved, 4-tap discrete-time linear filter. On-die adaptation logic determines optimal receiver settings.",
        "article_number": 1332686,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332686",
        "html_url": "https://ieeexplore.ieee.org/document/1332686/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 11,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Adaptive equalizers",
                    "Clocks",
                    "Finite impulse response filter",
                    "Latches",
                    "Power dissipation",
                    "Sampling methods",
                    "Mirrors",
                    "Microprocessors",
                    "Data communication",
                    "Intersymbol interference"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 246.0,
        "end_page": "525 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332686/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332687",
        "cat_title": "HIGH-SPEED DIGITAL AND MULTI Gb/s I/O",
        "cat_num": 13,
        "title": "A 4Gb/s/pin 4-level simultaneous bidirectional I/O using a 500MHz clock for high-speed memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 119,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Hwaseong, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087726340",
                    "id": 37087726340,
                    "full_name": "Jin-Hyun Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung Electron., Hwaseong, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088132085",
                    "id": 37088132085,
                    "full_name": "Su-A Kim",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung Electron., Hwaseong, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087252784",
                    "id": 37087252784,
                    "full_name": "Woo-Seop Kim",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung Electron., Hwaseong, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087465090",
                    "id": 37087465090,
                    "full_name": "Jung-Hwan Choi",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung Electron., Hwaseong, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087561901",
                    "id": 37087561901,
                    "full_name": "Hong-Sun Hwang",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung Electron., Hwaseong, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087172530",
                    "id": 37087172530,
                    "full_name": "Changhyun Kim",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung Electron., Hwaseong, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo-In Cho",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171182",
                    "id": 37087171182,
                    "full_name": "Suki Kim",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A simultaneous 4-level bidirectional I/O interface for high-speed DRAM is presented. It performs at a data rate of 4Gb/s/pin with the use of a 500MHz clock generator and a full CMOS power rail swing. This I/O interface is fabricated on a 0.10/spl mu/m DRAM CMOS process in 330x66/spl mu/m/sup 2/. The transceiver performs 200mVx690ps passing eye-windows on the channel over 1.8V supply.",
        "article_number": 1332687,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332687",
        "html_url": "https://ieeexplore.ieee.org/document/1332687/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Impedance",
                    "Driver circuits",
                    "Random access memory",
                    "Voltage",
                    "Transmitters",
                    "Sampling methods",
                    "Differential amplifiers",
                    "Frequency",
                    "Power generation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 248.0,
        "end_page": "525 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332687/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332688",
        "cat_title": "HIGH-SPEED A/D CONVERTERS",
        "cat_num": 14,
        "title": "Session 14 Overview: High-Speed A/D Converters",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 120,
        "authors": {
            "authors": [
                {
                    "affiliation": "Agilent Labs",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37063915200",
                    "id": 37063915200,
                    "full_name": "R. Neff",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300042700",
                    "id": 37300042700,
                    "full_name": "K. Nagaraj",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332688,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332688",
        "html_url": "https://ieeexplore.ieee.org/document/1332688/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 250.0,
        "end_page": "251",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332689",
        "cat_title": "HIGH-SPEED A/D CONVERTERS",
        "cat_num": 14,
        "title": "A 1.8V 1.6GS/s 8b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 121,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Semicond. GmbH, Furstenfeldbruck, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38183053600",
                    "id": 38183053600,
                    "full_name": "R. Taft",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Semicond. GmbH, Furstenfeldbruck, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275198400",
                    "id": 37275198400,
                    "full_name": "C. Menkus",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Semicond. GmbH, Furstenfeldbruck, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275201000",
                    "id": 37275201000,
                    "full_name": "M.R. Tursi",
                    "author_order": 3
                },
                {
                    "affiliation": "Nat. Semicond. GmbH, Furstenfeldbruck, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275175000",
                    "id": 37275175000,
                    "full_name": "O. Hidri",
                    "author_order": 4
                },
                {
                    "affiliation": "Nat. Semicond. GmbH, Furstenfeldbruck, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275177200",
                    "id": 37275177200,
                    "full_name": "V. Pons",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8V folding-interpolating ADC in 0.18/spl mu/m CMOS uses small device sizes to achieve a conversion rate exceeding 1.6GS/s. The inherent mismatch offsets are calibrated transparently, and at 1.6GS/s the ADC achieves 0.15LSB DNL, 0.35LSB INL, 7.5 ENOB at 100MHz input, and 7.26 ENOB at Nyquist.",
        "article_number": 1332689,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332689",
        "html_url": "https://ieeexplore.ieee.org/document/1332689/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 15,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency",
                    "Calibration",
                    "Voltage",
                    "Switches",
                    "CMOS technology",
                    "Interpolation",
                    "Resistors",
                    "MOSFET circuits",
                    "Capacitance",
                    "Interleaved codes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 252.0,
        "end_page": "526 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332689/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332690",
        "cat_title": "HIGH-SPEED A/D CONVERTERS",
        "cat_num": 14,
        "title": "An 8b 600MS/s 200mW CMOS folding A/D converter using an amplifier preset technique",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 122,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Semicond., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388894700",
                    "id": 37388894700,
                    "full_name": "G. Geelen",
                    "author_order": 1
                },
                {
                    "affiliation": "Philips Semicond., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38095435700",
                    "id": 38095435700,
                    "full_name": "E. Paulus",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8b CMOS folding ADC with resistive averaging and interpolation exhibits 7.5 ENOB and a maximum sample frequency of 600MS/s while dissipating only 200mW. The ADC utilizes preset switches at the outputs of the pre-amplifiers. Chip area is 0.2mm/sup 2/, and supply voltage is 3.3/1.8V in 0.35/0.18/spl mu/m CMOS.",
        "article_number": 1332690,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332690",
        "html_url": "https://ieeexplore.ieee.org/document/1332690/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Voltage",
                    "Differential amplifiers",
                    "Analog-digital conversion",
                    "Signal resolution",
                    "Bandwidth",
                    "Frequency",
                    "Interpolation",
                    "Clocks",
                    "Semiconductor optical amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 254.0,
        "end_page": "526 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332690/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332691",
        "cat_title": "HIGH-SPEED A/D CONVERTERS",
        "cat_num": 14,
        "title": "A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13/spl mu/m digital CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 123,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nordic VLSI ASA, Trondheim, Norway",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37414365900",
                    "id": 37414365900,
                    "full_name": "B. Hernes",
                    "author_order": 1
                },
                {
                    "affiliation": "Nordic VLSI ASA, Trondheim, Norway",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268771500",
                    "id": 37268771500,
                    "full_name": "A. Briskemyr",
                    "author_order": 2
                },
                {
                    "affiliation": "Nordic VLSI ASA, Trondheim, Norway",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268772800",
                    "id": 37268772800,
                    "full_name": "T.N. Andersen",
                    "author_order": 3
                },
                {
                    "affiliation": "Nordic VLSI ASA, Trondheim, Norway",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088147404",
                    "id": 37088147404,
                    "full_name": "F. Telste",
                    "author_order": 4
                },
                {
                    "affiliation": "Nordic VLSI ASA, Trondheim, Norway",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426995400",
                    "id": 37426995400,
                    "full_name": "T.E. Bonnerud",
                    "author_order": 5
                },
                {
                    "affiliation": "Nordic VLSI ASA, Trondheim, Norway",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268778300",
                    "id": 37268778300,
                    "full_name": "O. Moldsvor",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10b pipeline ADC fabricated in a 0.13/spl mu/m pure digital CMOS process is presented. The supply voltage is 1.2V and the conversion rate is 120MS/s. The ADC maintains its performance down to 0.9V supply voltage and up to 220MS/s at a signal swing near full scale. Power consumption at 220MS/s is 135mW.",
        "article_number": 1332691,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332691",
        "html_url": "https://ieeexplore.ieee.org/document/1332691/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 19,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pipelines",
                    "Switches",
                    "CMOS technology",
                    "MOSFETs",
                    "Digital circuits",
                    "Decoding",
                    "Low voltage",
                    "Very large scale integration",
                    "Electronics industry",
                    "Geometry"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 256.0,
        "end_page": "526 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332691/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332692",
        "cat_title": "HIGH-SPEED A/D CONVERTERS",
        "cat_num": 14,
        "title": "A 150MS/s 8b 71mW time-interleaved ADC in 0.18/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 124,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328842900",
                    "id": 37328842900,
                    "full_name": "S. Limotyrakis",
                    "author_order": 1
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37424610800",
                    "id": 37424610800,
                    "full_name": "S.D. Kulchycki",
                    "author_order": 2
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278961700",
                    "id": 37278961700,
                    "full_name": "D. Su",
                    "author_order": 3
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275768700",
                    "id": 37275768700,
                    "full_name": "B.A. Wooley",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a 150 MS/s 8 bit time-interleaved ADC which has been built in 0.18 /spl mu/m CMOS. Segmentation of the track-and-hold into separate circuits, driving the 1st stage comparators and two interleaved residue paths, together with signal scaling, results in a 45.4 dB SNDR for an 80 MHz input frequency, while dissipating 71 mW from a 1.8 V supply.",
        "article_number": 1332692,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332692",
        "html_url": "https://ieeexplore.ieee.org/document/1332692/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pipelines",
                    "Circuits",
                    "Sampling methods",
                    "Quantization",
                    "Bandwidth",
                    "Energy consumption",
                    "CMOS technology",
                    "Signal generators",
                    "Error correction",
                    "Timing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 258.0,
        "end_page": "526 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332692/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332693",
        "cat_title": "HIGH-SPEED A/D CONVERTERS",
        "cat_num": 14,
        "title": "A 21mW 8b 125MS/s ADC occupying 0.09mm/sup 2/ in 0.13/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 125,
        "authors": {
            "authors": [
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086620395",
                    "id": 37086620395,
                    "full_name": "J. Mulder",
                    "author_order": 1
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275781600",
                    "id": 37275781600,
                    "full_name": "C.M. Ward",
                    "author_order": 2
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087374357",
                    "id": 37087374357,
                    "full_name": "Chi-Hung Lin",
                    "author_order": 3
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089104784",
                    "id": 37089104784,
                    "full_name": "D. Kruse",
                    "author_order": 4
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275708100",
                    "id": 37275708100,
                    "full_name": "J.R. Westra",
                    "author_order": 5
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275710500",
                    "id": 37275710500,
                    "full_name": "M.L. Lugthart",
                    "author_order": 6
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275703700",
                    "id": 37275703700,
                    "full_name": "E. Arslan",
                    "author_order": 7
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275705700",
                    "id": 37275705700,
                    "full_name": "R. van de Plassche",
                    "author_order": 8
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275701300",
                    "id": 37275701300,
                    "full_name": "K. Bult",
                    "author_order": 9
                },
                {
                    "affiliation": "Broadcorn Netherlands, Bunnik, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275702800",
                    "id": 37275702800,
                    "full_name": "F.M.L. van der Goes",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 8b subranging ADC uses interpolation, averaging, offset compensation and pipelining techniques to accomplish 7.6b ENOB at 125MS/s. The 0.13/spl mu/m CMOS ADC occupies 0.09mm/sup 2/ and consumes 21 mW.",
        "article_number": 1332693,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332693",
        "html_url": "https://ieeexplore.ieee.org/document/1332693/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Voltage",
                    "Capacitors",
                    "Differential amplifiers",
                    "Clocks",
                    "Interpolation",
                    "Quantization",
                    "Pipeline processing",
                    "Solid state circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 260.0,
        "end_page": "526 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332693/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332694",
        "cat_title": "HIGH-SPEED A/D CONVERTERS",
        "cat_num": 14,
        "title": "A 3b 40GS/s ADC-DAC in 0.12/spl mu/m SiGe",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 126,
        "authors": {
            "authors": [
                {
                    "affiliation": "TelASIC Commun., Inc., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087375679",
                    "id": 37087375679,
                    "full_name": "W. Cheng",
                    "author_order": 1
                },
                {
                    "affiliation": "TelASIC Commun., Inc., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087376231",
                    "id": 37087376231,
                    "full_name": "W. Ali",
                    "author_order": 2
                },
                {
                    "affiliation": "TelASIC Commun., Inc., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087376304",
                    "id": 37087376304,
                    "full_name": "Moon-Jung Choi",
                    "author_order": 3
                },
                {
                    "affiliation": "TelASIC Commun., Inc., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087375951",
                    "id": 37087375951,
                    "full_name": "K. Liu",
                    "author_order": 4
                },
                {
                    "affiliation": "TelASIC Commun., Inc., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087376167",
                    "id": 37087376167,
                    "full_name": "T. Tat",
                    "author_order": 5
                },
                {
                    "affiliation": "TelASIC Commun., Inc., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087376424",
                    "id": 37087376424,
                    "full_name": "D. Devendorf",
                    "author_order": 6
                },
                {
                    "affiliation": "TelASIC Commun., Inc., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37568652600",
                    "id": 37568652600,
                    "full_name": "L. Linder",
                    "author_order": 7
                },
                {
                    "affiliation": "TelASIC Commun., Inc., El Segundo, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087376112",
                    "id": 37087376112,
                    "full_name": "R. Stevens",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3b SiGe ADC-DAC produces a conversion rate of 40GS/s with >200 dynamic range over 12GHz bandwidth for receiver exciter applications. The 40GHz design and test methodology, as well as a new wideband quantizer front end, are described.",
        "article_number": 1332694,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332694",
        "html_url": "https://ieeexplore.ieee.org/document/1332694/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 25,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Clocks",
                    "Resistors",
                    "Bandwidth",
                    "Integrated circuit interconnections",
                    "RLC circuits",
                    "Space technology",
                    "Switches",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 262.0,
        "end_page": "263 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332694/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332695",
        "cat_title": "HIGH-SPEED A/D CONVERTERS",
        "cat_num": 14,
        "title": "A 6b 600MHz 10mW ADC array in digital 90nm CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 127,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Design Centers, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268711300",
                    "id": 37268711300,
                    "full_name": "D. Draxelmayr",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 6b converter array operates at a 600MHz clock frequency with input signals up to 600MHz and only 10mW power consumption. The array consists of 8 interleaved successive approximation converters implemented in a 90nm digital CMOS technology.",
        "article_number": 1332695,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332695",
        "html_url": "https://ieeexplore.ieee.org/document/1332695/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 71,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Clocks",
                    "Sampling methods",
                    "Low voltage",
                    "Read-write memory",
                    "Operational amplifiers",
                    "Capacitors",
                    "Throughput",
                    "Energy consumption",
                    "Data acquisition"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 264.0,
        "end_page": "527 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332695/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332696",
        "cat_title": "WIRELESS CONSUMER ICs",
        "cat_num": 15,
        "title": "Session 15 Overview: Wireless Consumer ICs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 128,
        "authors": {
            "authors": [
                {
                    "affiliation": "Delft University of Technology",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088155492",
                    "id": 37088155492,
                    "full_name": "J. Long",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442265100",
                    "id": 37442265100,
                    "full_name": "B. Taddiken",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332696,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332696",
        "html_url": "https://ieeexplore.ieee.org/document/1332696/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 266.0,
        "end_page": "267",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332697",
        "cat_title": "WIRELESS CONSUMER ICs",
        "cat_num": 15,
        "title": "A discrete-time Bluetooth receiver in a 0.13/spl mu/m digital CMOS process",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 129,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275679000",
                    "id": 37275679000,
                    "full_name": "K. Muhammad",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275675400",
                    "id": 37275675400,
                    "full_name": "D. Leipold",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282427300",
                    "id": 37282427300,
                    "full_name": "B. Staszewski",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089104886",
                    "id": 37089104886,
                    "full_name": "Y.-C. Ho",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275672100",
                    "id": 37275672100,
                    "full_name": "C.M. Hung",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275662100",
                    "id": 37275662100,
                    "full_name": "K. Maggio",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275663300",
                    "id": 37275663300,
                    "full_name": "C. Fernando",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275660100",
                    "id": 37275660100,
                    "full_name": "T. Jung",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275665300",
                    "id": 37275665300,
                    "full_name": "J. Wallberg",
                    "author_order": 9
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088817044",
                    "id": 37088817044,
                    "full_name": "J.-S. Koh",
                    "author_order": 10
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275657900",
                    "id": 37275657900,
                    "full_name": "S. John",
                    "author_order": 11
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338929400",
                    "id": 37338929400,
                    "full_name": "I. Deng",
                    "author_order": 12
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089038526",
                    "id": 37089038526,
                    "full_name": "O. Moreira",
                    "author_order": 13
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275680800",
                    "id": 37275680800,
                    "full_name": "R. Staszewski",
                    "author_order": 14
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089091459",
                    "id": 37089091459,
                    "full_name": "R. Katz",
                    "author_order": 15
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275568800",
                    "id": 37275568800,
                    "full_name": "O. Friedman",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A discrete-time receiver architecture for a wireless application is presented. Analog signal processing concepts are used to directly sample the RF input at Nyquist rate. Maximum receiver sensitivity is -83dBm and the chip consumes a total of 41mA from a 1.575V internally regulated supply. The receiver is implemented in a 0.13/spl mu/m digital CMOS process.",
        "article_number": 1332697,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332697",
        "html_url": "https://ieeexplore.ieee.org/document/1332697/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 43,
        "citing_patent_count": 26,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bluetooth",
                    "CMOS process",
                    "Capacitors",
                    "Radio frequency",
                    "Filtering",
                    "IIR filters",
                    "Chromium",
                    "Sampling methods",
                    "Signal sampling",
                    "Digital control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 268.0,
        "end_page": "527 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332697/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332698",
        "cat_title": "WIRELESS CONSUMER ICs",
        "cat_num": 15,
        "title": "A dual-mode 802.11b/Bluetooth receiver in 0.25/spl mu/m BiCMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 130,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas A&M Univ., College Station, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283954300",
                    "id": 37283954300,
                    "full_name": "A.A. Emira",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas A&M Univ., College Station, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38336772900",
                    "id": 38336772900,
                    "full_name": "A. Valdes-Garcia",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas A&M Univ., College Station, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38270952300",
                    "id": 38270952300,
                    "full_name": "B. Xia",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas A&M Univ., College Station, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268590500",
                    "id": 37268590500,
                    "full_name": "A.N. Mohieldin",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas A&M Univ., College Station, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38275067400",
                    "id": 38275067400,
                    "full_name": "A. Valero-Lopez",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas A&M Univ., College Station, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288033900",
                    "id": 37288033900,
                    "full_name": "S.T. Moon",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas A&M Univ., College Station, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087153031",
                    "id": 37087153031,
                    "full_name": "Chunyu Xin",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas A&M Univ., College Station, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269843200",
                    "id": 37269843200,
                    "full_name": "E. Sanchez-Sinencio",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A dual-mode direct-conversion 802.11b/Bluetooth receiver is integrated from LNA to ADC in a 0.25/spl mu/m BiCMOS process. The baseband circuits are programmable to accommodate both standards while the RF front-end is shared. Die area is 21 mm/sup 2/, and the IC consumes 45.6/41.3mA (802.11b/Bluetooth). Sensitivity is -86/-91dBm and IIP3 is -13/-13dBm.",
        "article_number": 1332698,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332698",
        "html_url": "https://ieeexplore.ieee.org/document/1332698/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bluetooth",
                    "BiCMOS integrated circuits",
                    "Radio frequency",
                    "Tuning",
                    "Voltage-controlled oscillators",
                    "Filters",
                    "MOSFETs",
                    "Linearity",
                    "Phase measurement",
                    "Resistors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 270.0,
        "end_page": "527 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332698/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332699",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 131,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275680800",
                    "id": 37275680800,
                    "full_name": "R.B. Staszewski",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145029",
                    "id": 37087145029,
                    "full_name": "Chih-Ming Hung",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275662100",
                    "id": 37275662100,
                    "full_name": "K. Maggio",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275665300",
                    "id": 37275665300,
                    "full_name": "J. Wallberg",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instruments, Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275675400",
                    "id": 37275675400,
                    "full_name": "D. Leipold",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275564800",
                    "id": 37275564800,
                    "full_name": "P.T. Balsara",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An all-digital frequency synthesizer for a single-chip Bluetooth radio is fabricated in 0.13/spl mu/m CMOS, and operates in a digitally-synchronous phase domain that naturally incorporates wideband GFSK modulation. The synthesizer includes a pulse-shaping TX filter and near class-E PA with digital amplitude control. Close-in phase noise is -86.2dBc/Hz, integrated rms phase noise is 0.9/spl deg/, and settling time is /spl les/ 50/spl mu/s.",
        "article_number": 1332699,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332699",
        "html_url": "https://ieeexplore.ieee.org/document/1332699/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 27,
        "citing_patent_count": 19,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency synthesizers",
                    "Bluetooth",
                    "Clocks",
                    "Phase detection",
                    "Delay",
                    "Circuits",
                    "Frequency conversion",
                    "Arithmetic",
                    "Detectors",
                    "Phase locked loops"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 272.0,
        "end_page": "527 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332699/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332700",
        "cat_title": "WIRELESS CONSUMER ICs",
        "cat_num": 15,
        "title": "A multi-mode 0.3-128kb/s transceiver for the 433/868/915MHz ISM bands in 0.25/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 132,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Cork, Ireland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37376991000",
                    "id": 37376991000,
                    "full_name": "P. Quinlan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38258821900",
                    "id": 38258821900,
                    "full_name": "P. Crowley",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564760600",
                    "id": 37564760600,
                    "full_name": "M. Chanca",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561537500",
                    "id": 37561537500,
                    "full_name": "S. Hudson",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37566060400",
                    "id": 37566060400,
                    "full_name": "B. Hunt",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564752700",
                    "id": 37564752700,
                    "full_name": "K. Mulvaney",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564751800",
                    "id": 37564751800,
                    "full_name": "G. Retz",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085937396",
                    "id": 37085937396,
                    "full_name": "C. O'Sullivan",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38080350900",
                    "id": 38080350900,
                    "full_name": "P. Walsh",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated ISM-band transceiver in 0.25/spl mu/m CMOS for low data-rate wireless networks consumes 17mA from a 3V supply in FIX mode. At +10dBm output power, the part consumes 24mA. G/FSK and OOK/ASK modulation formats are supported at data rates from 0.3-128kb/s in the 433/868/915MHz ISM bands.",
        "article_number": 1332700,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332700",
        "html_url": "https://ieeexplore.ieee.org/document/1332700/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Power dissipation",
                    "Frequency shift keying",
                    "Switches",
                    "Bandwidth",
                    "Noise figure",
                    "Band pass filters",
                    "Wireless sensor networks",
                    "Filtering",
                    "Calibration"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 274.0,
        "end_page": "528 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332700/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332701",
        "cat_title": "WIRELESS CONSUMER ICs",
        "cat_num": 15,
        "title": "A 12GHz silicon bipolar receiver for digital satellite applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 133,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectronics, Catania, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284287000",
                    "id": 37284287000,
                    "full_name": "G. Girlando",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284286100",
                    "id": 37284286100,
                    "full_name": "T. Copani",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284289200",
                    "id": 37284289200,
                    "full_name": "S.A. Smerzi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271393900",
                    "id": 37271393900,
                    "full_name": "A. Castorina",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272775400",
                    "id": 37272775400,
                    "full_name": "G. Palmisano",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 12GHz monolithic silicon bipolar receiver for DVB-S applications is presented. The conversion gain is 33.6dB, SSB NF is 5.9dB, and out put P/sub -1dB/ is +5.5dBm. The VCO exhibits a phase noise of -102dBc/Hz at 100kHz offset from a 5.3GHz carrier. The VCO tuning range is 1.1 GHz.",
        "article_number": 1332701,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332701",
        "html_url": "https://ieeexplore.ieee.org/document/1332701/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon",
                    "Satellite broadcasting",
                    "Digital video broadcasting",
                    "Radio frequency",
                    "Phase locked loops",
                    "HEMTs",
                    "Noise figure",
                    "Phase noise",
                    "Signal generators",
                    "Polarization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 276.0,
        "end_page": "528 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332701/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332702",
        "cat_title": "WIRELESS CONSUMER ICs",
        "cat_num": 15,
        "title": "A digital terrestrial television (ISDB-T) tuner for mobile applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 134,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37445743300",
                    "id": 37445743300,
                    "full_name": "S. Azuma",
                    "author_order": 1
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265357300",
                    "id": 37265357300,
                    "full_name": "H. Kawamura",
                    "author_order": 2
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300210700",
                    "id": 37300210700,
                    "full_name": "S. Kawama",
                    "author_order": 3
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300211700",
                    "id": 37300211700,
                    "full_name": "S. Toyoyama",
                    "author_order": 4
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37291225900",
                    "id": 37291225900,
                    "full_name": "T. Hasegawa",
                    "author_order": 5
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282393800",
                    "id": 37282393800,
                    "full_name": "K. Kagoshima",
                    "author_order": 6
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300211000",
                    "id": 37300211000,
                    "full_name": "M. Koutani",
                    "author_order": 7
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282393100",
                    "id": 37282393100,
                    "full_name": "H. Kijima",
                    "author_order": 8
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282392700",
                    "id": 37282392700,
                    "full_name": "K. Sakuno",
                    "author_order": 9
                },
                {
                    "affiliation": "Sharp Corp., Tenri, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300209500",
                    "id": 37300209500,
                    "full_name": "K. Iizuka",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 160mW low-IF single-chip tuner for a mobile ISDB-T receiver is realized in SiGe BiCMOS. Its 25mW variable gain LNA shows 2.7dB NF and 62dB variable gain range. The 20mW switched-capacitor channel selection filter exhibits 80dB out-of-band rejection and 11nV//spl radic/Hz input referred noise.",
        "article_number": 1332702,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332702",
        "html_url": "https://ieeexplore.ieee.org/document/1332702/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 32,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "TV",
                    "Digital multimedia broadcasting",
                    "Data communication",
                    "Communication standards",
                    "Multiplexing",
                    "Tuners",
                    "Gain",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 278.0,
        "end_page": "528 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332702/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332703",
        "cat_title": "WIRELESS CONSUMER ICs",
        "cat_num": 15,
        "title": "A 4/spl mu/A-quiescent-current dual-mode buck converter IC for cellular phone applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 135,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087717464",
                    "id": 37087717464,
                    "full_name": "Jinwen Xiao",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275405900",
                    "id": 37275405900,
                    "full_name": "A. Peterchev",
                    "author_order": 2
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087161635",
                    "id": 37087161635,
                    "full_name": "Jianhui Zhang",
                    "author_order": 3
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275408900",
                    "id": 37275408900,
                    "full_name": "S. Sanders",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This digitally-controlled buck converter IC occupies 2 mm2  active area in 0.25mum CMOS, and the quiescent current is 4VA, representing more than a 3-fold improvement over the leading state-of-the-art analog approach. As a result, cellular phone standby time can be extended by up to 3 times",
        "article_number": 1332703,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332703",
        "html_url": "https://ieeexplore.ieee.org/document/1332703/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Buck converters",
                    "Application specific integrated circuits",
                    "Cellular phones",
                    "Pulse width modulation",
                    "Voltage",
                    "Switches",
                    "Space vector pulse width modulation",
                    "Ring oscillators",
                    "Driver circuits",
                    "Digital control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 280.0,
        "end_page": "528 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332703/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332704",
        "cat_title": "WIRELESS CONSUMER ICs",
        "cat_num": 15,
        "title": "Compact realization of active channel-select filters in wireless receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 136,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sykworks Solutions, Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275219200",
                    "id": 37275219200,
                    "full_name": "A. Ismail",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A. Abidi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A coupled distributed oscillator is designed using low-loss MEMS coupled transmission lines to achieve phase noise improvement of 7dB, and an additional 2dB improvement is attributed to the MEMS transmission lines. The oscillators are fabricated in a 0.18/spl mu/m 6M CMOS process, operate with a 1V supply and consume 26mW.",
        "article_number": 1332704,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332704",
        "html_url": "https://ieeexplore.ieee.org/document/1332704/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Active filters",
                    "Passband",
                    "Operational amplifiers",
                    "Transconductors",
                    "Resistors",
                    "Circuits",
                    "Active noise reduction",
                    "Supercapacitors",
                    "Frequency",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 282.0,
        "end_page": "528 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332704/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332705",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "Session 16 Overview: TD: Emerging Technologies and Circuits",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 137,
        "authors": {
            "authors": [
                {
                    "affiliation": "University of Toronto",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274725900",
                    "id": 37274725900,
                    "full_name": "A. Sheikholeslami",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088113057",
                    "id": 37088113057,
                    "full_name": "Loke Tan",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332705,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332705",
        "html_url": "https://ieeexplore.ieee.org/document/1332705/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 284.0,
        "end_page": "285",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332706",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "All-polymer thin film transistor fabricated by high-resolution ink-jet printing",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 138,
        "authors": {
            "authors": [
                {
                    "affiliation": "Seiko Epson Corp., Nagano, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274311000",
                    "id": 37274311000,
                    "full_name": "T. Shimoda",
                    "author_order": 1
                },
                {
                    "affiliation": "Seiko Epson Corp., Nagano, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728804800",
                    "id": 37728804800,
                    "full_name": "T. Kawase",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "All-polymer TFTs are developed using an inkjet printing process. Conductive polymer is deposited onto a substrate having a wettability contrast to realize a channel length of 10/spl mu/m and 500/spl mu/m width. Polymer integrated circuits and active-matrix backplanes are also developed and their operation demonstrated.",
        "article_number": 1332706,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332706",
        "html_url": "https://ieeexplore.ieee.org/document/1332706/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Thin film transistors",
                    "Ink jet printing",
                    "Polymers",
                    "Electrodes",
                    "Inverters",
                    "Fabrication",
                    "Strips",
                    "Etching",
                    "Frequency",
                    "Lithography"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 286.0,
        "end_page": "529 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332706/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332707",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "Cut-and-paste organic FET customized ICs for application to artificial skin",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 139,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270373300",
                    "id": 37270373300,
                    "full_name": "T. Someya",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270375100",
                    "id": 37270375100,
                    "full_name": "H. Kawaguchi",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275966400",
                    "id": 37275966400,
                    "full_name": "T. Sakurai",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A flexible, large-area pressure sensor suitable for artificial-skin applications is fabricated using organic transistors and rubbery sensors. Row decoders, column selectors and a pressure-sensitive array comprise the IC. Design customization is introduced by making the circuit scalable and realizing an arbitrary sensor area. Both sensor and circuit use the same sheet of organic circuits, so cutting and pasting with a connecting plastic tape is feasible.",
        "article_number": 1332707,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332707",
        "html_url": "https://ieeexplore.ieee.org/document/1332707/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 20,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "FETs",
                    "Skin",
                    "Circuits",
                    "OFETs",
                    "Fabrication",
                    "Decoding",
                    "Gold",
                    "Conductive films",
                    "Transmission line matrix methods",
                    "Silicon"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 288.0,
        "end_page": "529 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332707/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332708",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "A nonvolatile programmable solid electrolyte nanometer switch",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 140,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC, Tsukuba, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275852400",
                    "id": 37275852400,
                    "full_name": "T. Sakamoto",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270430000",
                    "id": 37270430000,
                    "full_name": "S. Kaeriyama",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270439300",
                    "id": 37270439300,
                    "full_name": "H. Sunamura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270443000",
                    "id": 37270443000,
                    "full_name": "M. Mizuno",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270444400",
                    "id": 37270444400,
                    "full_name": "H. Kawaura",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278120600",
                    "id": 37278120600,
                    "full_name": "T. Hasegawa",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270437400",
                    "id": 37270437400,
                    "full_name": "K. Terabe",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280074900",
                    "id": 37280074900,
                    "full_name": "T. Nakayama",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270437700",
                    "id": 37270437700,
                    "full_name": "M. Aono",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a nanometer-scale nonvolatile switch composed of a solid electrolyte which is <30 nm and has an on-resistance <100 /spl Omega/. A field programmable logic device and 1 kb nonvolatile memory using the switch are demonstrated. The crossbar switch is fabricated in a 1.8 V 0.18 /spl mu/m CMOS process.",
        "article_number": 1332708,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332708",
        "html_url": "https://ieeexplore.ieee.org/document/1332708/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 14,
        "citing_patent_count": 25,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Solids",
                    "Switches",
                    "Copper",
                    "Electrodes",
                    "Logic",
                    "Threshold voltage",
                    "National electric code",
                    "Bridge circuits",
                    "Application specific integrated circuits",
                    "Switching circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 290.0,
        "end_page": "529 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332708/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332709",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "A 180mV FFT processor using subthreshold circuit techniques",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 141,
        "authors": {
            "authors": [
                {
                    "affiliation": "Massachusetts Inst. of Technol., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276894600",
                    "id": 37276894600,
                    "full_name": "A. Wang",
                    "author_order": 1
                },
                {
                    "affiliation": "Massachusetts Inst. of Technol., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269179400",
                    "id": 37269179400,
                    "full_name": "A. Chandrakasan",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Minimizing energy requires scaling supply voltages below device thresholds. Logic and memory design techniques allowing subthreshold operation are developed and demonstrated. The fabricated 1024-point FFT processor operates down to 180mV using a standard 0.18/spl mu/m CMOS logic process while using 155nJ/FFT at the optimal operating point.",
        "article_number": 1332709,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332709",
        "html_url": "https://ieeexplore.ieee.org/document/1332709/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 137,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Read-write memory",
                    "Inverters",
                    "Threshold voltage",
                    "CMOS logic circuits",
                    "Logic devices",
                    "Energy dissipation",
                    "Frequency",
                    "Logic circuits",
                    "Degradation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 292.0,
        "end_page": "529 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332709/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332710",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "Si nanodevices for random number generating circuits for cryptographic security",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 142,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275893200",
                    "id": 37275893200,
                    "full_name": "S. Fujita",
                    "author_order": 1
                },
                {
                    "affiliation": "Toshiba, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277644800",
                    "id": 37277644800,
                    "full_name": "K. Uchida",
                    "author_order": 2
                },
                {
                    "affiliation": "Toshiba, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37391644500",
                    "id": 37391644500,
                    "full_name": "S. Yasuda",
                    "author_order": 3
                },
                {
                    "affiliation": "Toshiba, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269989400",
                    "id": 37269989400,
                    "full_name": "R. Ohba",
                    "author_order": 4
                },
                {
                    "affiliation": "Toshiba, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37562044900",
                    "id": 37562044900,
                    "full_name": "H. Nozaki",
                    "author_order": 5
                },
                {
                    "affiliation": "Toshiba, Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266237000",
                    "id": 37266237000,
                    "full_name": "T. Tanamoto",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Small random-number-generating circuits for cryptographic security using Si nano-devices are described. The basis of these circuits is that nano-devices hold random electrical properties naturally that were previously regarded as a negative feature. Results of statistical tests indicate that these circuits generate extremely high-quality random numbers with relatively few transistors.",
        "article_number": 1332710,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332710",
        "html_url": "https://ieeexplore.ieee.org/document/1332710/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 13,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random number generation",
                    "Cryptography",
                    "Circuit testing",
                    "Fluctuations",
                    "Electron traps",
                    "Counting circuits",
                    "Frequency",
                    "Security",
                    "Stochastic processes",
                    "Breakdown voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 294.0,
        "end_page": "295 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332710/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332711",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "Superconducting quantum storage and processing",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 143,
        "authors": {
            "authors": [
                {
                    "affiliation": "D-Wave Syst., Vancouver, BC, Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37943243900",
                    "id": 37943243900,
                    "full_name": "M.H.S. Amin",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37320661700",
                    "id": 37320661700,
                    "full_name": "M. Grajcar",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087536832",
                    "id": 37087536832,
                    "full_name": "E. Ll'ichev",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087390891",
                    "id": 37087390891,
                    "full_name": "A. Izmalkov",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087391012",
                    "id": 37087391012,
                    "full_name": "A.M. van den Brink",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38224867800",
                    "id": 38224867800,
                    "full_name": "G. Rose",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37306762200",
                    "id": 37306762200,
                    "full_name": "A.Y. Smirnov",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37829134300",
                    "id": 37829134300,
                    "full_name": "A.M. Zagoskin",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Superposition and entanglement are the two quantum-mechanical effects required to build a quantum computer. Based on these effects, a method for building quantum circuits using superconducting flux quantum bits (qubits) that are inductively coupled to a high quality LC circuit is described.",
        "article_number": 1332711,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332711",
        "html_url": "https://ieeexplore.ieee.org/document/1332711/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Quantum computing",
                    "Superconducting device noise",
                    "Physics computing",
                    "Quantum mechanics",
                    "Coupling circuits",
                    "Low-frequency noise",
                    "Superconducting filters",
                    "Hybrid junctions",
                    "Persistent currents",
                    "Magnetic separation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 296.0,
        "end_page": "529 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332711/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332712",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "SE5 Noise Coupling in Mixed-Signal/RF SoCs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 144,
        "authors": {
            "authors": [
                {
                    "affiliation": "University of Washington",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275544000",
                    "id": 37275544000,
                    "full_name": "D.J. Allstot",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275496800",
                    "id": 37275496800,
                    "full_name": "R. Roovers",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332712,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332712",
        "html_url": "https://ieeexplore.ieee.org/document/1332712/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 302.0,
        "end_page": "303",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332713",
        "cat_title": "PLENARY SESSION \\xad\\xad INVITED PAPERS",
        "cat_num": 1,
        "title": "E3 Processors and Performance: When Do GHz Hurt?",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 145,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hewlett Packard",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38336652100",
                    "id": 38336652100,
                    "full_name": "S. Naffziger",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088135719",
                    "id": 37088135719,
                    "full_name": "S.V. Morton",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332713,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332713",
        "html_url": "https://ieeexplore.ieee.org/document/1332713/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 304.0,
        "end_page": "305",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332713/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332714",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "A single-flux-quantum logic prototype microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 146,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nagoya Univ., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37309851000",
                    "id": 37309851000,
                    "full_name": "M. Tanaka",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087716707",
                    "id": 37087716707,
                    "full_name": "F. Matsuzaki",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37616745400",
                    "id": 37616745400,
                    "full_name": "T. Kondo",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37413032200",
                    "id": 37413032200,
                    "full_name": "N. Nakajima",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37419814500",
                    "id": 37419814500,
                    "full_name": "Y. Yamanashi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282899900",
                    "id": 37282899900,
                    "full_name": "A. Fujimaki",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282898600",
                    "id": 37282898600,
                    "full_name": "H. Hayakawa",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275775800",
                    "id": 37275775800,
                    "full_name": "N. Yoshikawa",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270771200",
                    "id": 37270771200,
                    "full_name": "H. Terai",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282901300",
                    "id": 37282901300,
                    "full_name": "S. Yorozu",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The complete operation of a microprocessor prototype based on the single-flux-quantum (SFQ) logic is described. The 8b SFQ microprocessor, fabricated using niobium Josephson-junction technology, performs computation at a 15.2GHz clock rate with power consumption of 1.6mW. The /spl mu/P contains 5000 Josephson junctions and 1300 cells on a 5mm/sup 2/ IC.",
        "article_number": 1332714,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332714",
        "html_url": "https://ieeexplore.ieee.org/document/1332714/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 37,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Logic",
                    "Prototypes",
                    "Microprocessors",
                    "Circuits",
                    "Josephson junctions",
                    "Clocks",
                    "Timing",
                    "Frequency",
                    "Shape",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 298.0,
        "end_page": "529 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332714/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332715",
        "cat_title": "TD: EMERGING TECHNOLOGIES AND CIRCUITS",
        "cat_num": 16,
        "title": "A 13GHz CMOS distributed oscillator using MEMS coupled transmission lines for low phase noise",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 147,
        "authors": {
            "authors": [
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087167507",
                    "id": 37087167507,
                    "full_name": "Eun-Chul Park",
                    "author_order": 1
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087168561",
                    "id": 37087168561,
                    "full_name": "Euisik Yoon",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A coupled distributed oscillator is designed using low-loss MEMS coupled transmission lines to achieve phase noise improvement of 7dB, and an additional 2dB improvement is attributed to the MEMS transmission lines. The oscillators are fabricated in a 0.18/spl mu/m 6M CMOS process, operate with a 1V supply and consume 26mW.",
        "article_number": 1332715,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332715",
        "html_url": "https://ieeexplore.ieee.org/document/1332715/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Oscillators",
                    "Micromechanical devices",
                    "Transmission lines",
                    "Phase noise",
                    "Coupling circuits",
                    "Distributed parameter circuits",
                    "Power transmission lines",
                    "Frequency",
                    "Millimeter wave technology",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 300.0,
        "end_page": "530 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332715/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332716",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "E4 What is the Next Embedded Non-Volatile Memory Technology?",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 148,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electronics",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087167381",
                    "id": 37087167381,
                    "full_name": "Young-Hyun Jun",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281716900",
                    "id": 37281716900,
                    "full_name": "T. Jew",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332716,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332716",
        "html_url": "https://ieeexplore.ieee.org/document/1332716/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 306.0,
        "end_page": "307",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332716/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332717",
        "cat_title": "MEMS AND SENSORS",
        "cat_num": 17,
        "title": "Session 17 Overview: MEMS and Sensors",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 149,
        "authors": {
            "authors": [
                {
                    "affiliation": "Georgia Institute of Technology",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275433900",
                    "id": 37275433900,
                    "full_name": "F. Ayazi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283723300",
                    "id": 37283723300,
                    "full_name": "A.I. Akinwande",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332717,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332717",
        "html_url": "https://ieeexplore.ieee.org/document/1332717/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 308.0,
        "end_page": "309",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332718",
        "cat_title": "MEMS AND SENSORS",
        "cat_num": 17,
        "title": "Reconfigurable RF circuits based on integrated MEMS switches",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 150,
        "authors": {
            "authors": [
                {
                    "affiliation": "Rockwell Sci. Center, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274654000",
                    "id": 37274654000,
                    "full_name": "J. DeNatale",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "MEMS phase shifters, based on switchable passive components, are used to achieve a variety of circuits with low insertion loss, wide bandwidth and compact die size. Integration of MEMS switches with active GaAs pHEMT MMICs achieves reconfigurable LNA and PA devices. A 4 b true time-delay phase-shifter achieves /spl les/1.2 dB insertion loss on a 7 mm/sup 2/ die.",
        "article_number": 1332718,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332718",
        "html_url": "https://ieeexplore.ieee.org/document/1332718/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Microswitches",
                    "Insertion loss",
                    "Micromechanical devices",
                    "Phase shifters",
                    "Switching circuits",
                    "Bandwidth",
                    "Gallium arsenide",
                    "PHEMTs",
                    "MMICs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 310.0,
        "end_page": "311 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332718/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332719",
        "cat_title": "MEMS AND SENSORS",
        "cat_num": 17,
        "title": "A single-chip CMOS micro-hotplate array for hazardous-gas detection and material characterization",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 151,
        "authors": {
            "authors": [
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274213600",
                    "id": 37274213600,
                    "full_name": "D. Barrettino",
                    "author_order": 1
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274211900",
                    "id": 37274211900,
                    "full_name": "M. Graf",
                    "author_order": 2
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282802100",
                    "id": 37282802100,
                    "full_name": "S. Hafizovic",
                    "author_order": 3
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271471000",
                    "id": 37271471000,
                    "full_name": "S. Taschini",
                    "author_order": 4
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268718600",
                    "id": 37268718600,
                    "full_name": "C. Hagleitner",
                    "author_order": 5
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275570600",
                    "id": 37275570600,
                    "full_name": "A. Hierlemann",
                    "author_order": 6
                },
                {
                    "affiliation": "Swiss Fed. Inst. of Technol., Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274215600",
                    "id": 37274215600,
                    "full_name": "H. Baltes",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip microsystem for the detection and discrimination of hazardous gases and solid-state material characterization is presented. The circuit features three micro-hotplates, and each requires mixed-signal circuitry. The microsystem is fabricated in industrial 0.8/spl mu/m CMOS technology with post-CMOS micromachining. The power efficiency of the micro-hotplate is 10/spl deg/C/mW and represents a 60% improvement.",
        "article_number": 1332719,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332719",
        "html_url": "https://ieeexplore.ieee.org/document/1332719/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 21,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Hazardous materials",
                    "Temperature sensors",
                    "Temperature control",
                    "Resistors",
                    "Sensor arrays",
                    "Electrodes",
                    "Temperature measurement",
                    "Voltage",
                    "Monolithic integrated circuits",
                    "Gas detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 312.0,
        "end_page": "313 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332719/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332720",
        "cat_title": "MEMS AND SENSORS",
        "cat_num": 17,
        "title": "A 2.5V 14-bit /spl Sigma//spl Delta/ CMOS-SOI capacitive accelerometer",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 152,
        "authors": {
            "authors": [
                {
                    "affiliation": "Georgia Inst. of Technol., Atlanta, GA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275443000",
                    "id": 37275443000,
                    "full_name": "B.V. Amini",
                    "author_order": 1
                },
                {
                    "affiliation": "Georgia Inst. of Technol., Atlanta, GA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267392500",
                    "id": 37267392500,
                    "full_name": "S. Pourkamali",
                    "author_order": 2
                },
                {
                    "affiliation": "Georgia Inst. of Technol., Atlanta, GA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275433900",
                    "id": 37275433900,
                    "full_name": "F. Ayazi",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a 2.5V 14b fully-differential /spl Sigma//spl Delta/ interface IC in 0.25/spl mu/m CMOS based on a programmable front-backend architecture for a high-resolution SOI capacitive accelerometer. Capacitive resolution is 22aF at 75Hz (RBW = 1 Hz), equivalent to 110/spl mu/g with a dynamic range of 85dB and sensitivity of 0.5V/g. The chip occupies 2mm/sup 2/ and consumes 6mW.",
        "article_number": 1332720,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332720",
        "html_url": "https://ieeexplore.ieee.org/document/1332720/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 6,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Accelerometers",
                    "1f noise",
                    "Integrated circuit noise",
                    "Clocks",
                    "Differential amplifiers",
                    "Operational amplifiers",
                    "Voltage-controlled oscillators",
                    "Noise reduction",
                    "Micromechanical devices",
                    "Sampling methods"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 314.0,
        "end_page": "530 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332720/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332721",
        "cat_title": "MEMS AND SENSORS",
        "cat_num": 17,
        "title": "An ultra-low energy microcontroller for Smart Dust wireless sensor networks",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 153,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327603700",
                    "id": 37327603700,
                    "full_name": "B.A. Warneke",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283742700",
                    "id": 37283742700,
                    "full_name": "K.S.J. Pister",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 12pJ/instruction microcontroller with embedded SPAM designed specifically for use in mm/sup 3/ wireless sensor nodes is described. It features highly independent subsystems for sensor sampling, transmission, and receiving that maximize the datapath sleep time as well as 100nW integrated oscillators with rapid power-cycling. Designed in 0.25/spl mu/m technology, the 0.38mm/sup 2/ core consumes 5.9/spl mu/W from a 1V supply when running at 500kHz.",
        "article_number": 1332721,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332721",
        "html_url": "https://ieeexplore.ieee.org/document/1332721/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 76,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microcontrollers",
                    "Wireless sensor networks",
                    "Oscillators",
                    "Optical receivers",
                    "Intelligent sensors",
                    "Clocks",
                    "Decoding",
                    "Sensor arrays",
                    "Energy consumption",
                    "Costs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 316.0,
        "end_page": "317 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332721/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332722",
        "cat_title": "MEMS AND SENSORS",
        "cat_num": 17,
        "title": "A very low power CMOS mixed-signal IC for implantable pacemaker applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 154,
        "authors": {
            "authors": [
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275257100",
                    "id": 37275257100,
                    "full_name": "L.S.Y. Wong",
                    "author_order": 1
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275262000",
                    "id": 37275262000,
                    "full_name": "S. Hossain",
                    "author_order": 2
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275263100",
                    "id": 37275263100,
                    "full_name": "A. Ta",
                    "author_order": 3
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666253",
                    "id": 37088666253,
                    "full_name": "L. Weaver",
                    "author_order": 4
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666499",
                    "id": 37088666499,
                    "full_name": "G. Shaquer",
                    "author_order": 5
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38182639200",
                    "id": 38182639200,
                    "full_name": "A. Walker",
                    "author_order": 6
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275261900",
                    "id": 37275261900,
                    "full_name": "J. Edvinsson",
                    "author_order": 7
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275295400",
                    "id": 37275295400,
                    "full_name": "D. Rivas",
                    "author_order": 8
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275293700",
                    "id": 37275293700,
                    "full_name": "H. Naas",
                    "author_order": 9
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669052",
                    "id": 37088669052,
                    "full_name": "A. Fawzi",
                    "author_order": 10
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669857",
                    "id": 37088669857,
                    "full_name": "A. Uhrenius",
                    "author_order": 11
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668192",
                    "id": 37088668192,
                    "full_name": "J. Lindberg",
                    "author_order": 12
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089115448",
                    "id": 37089115448,
                    "full_name": "J. Johansson",
                    "author_order": 13
                },
                {
                    "affiliation": "St. Jude Med., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668251",
                    "id": 37088668251,
                    "full_name": "P. Arvidsson",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip, very-low-power interface IC used in implantable pacemaker systems is presented. It contains LNAs, filters, ADCs, a battery management system, voltage multipliers, high voltage pulse generators, programmable logic and timing control. The 200k transistor IC occupies 49mm/sup 2/, is fabricated in a 0.5/spl mu/m 2P3M multi-V, CMOS process and consumes 8/spl mu/W from a 2.8V supply.",
        "article_number": 1332722,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332722",
        "html_url": "https://ieeexplore.ieee.org/document/1332722/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Application specific integrated circuits",
                    "CMOS integrated circuits",
                    "Pacemakers",
                    "Filters",
                    "Battery management systems",
                    "Pulse generation",
                    "CMOS logic circuits",
                    "Programmable logic arrays",
                    "Programmable logic devices",
                    "Programmable control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 318.0,
        "end_page": "530 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332722/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332723",
        "cat_title": "MEMS AND SENSORS",
        "cat_num": 17,
        "title": "A fourth-order /spl Sigma//spl Delta/ interface for micromachined inertial sensors",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 155,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37972167100",
                    "id": 37972167100,
                    "full_name": "V.P. Petkov",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282431400",
                    "id": 37282431400,
                    "full_name": "B.E. Boser",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A high-order electromechanical /spl Sigma//spl Delta/ modulator uses additional electronic filtering in the loop to eliminate excessive in-band quantization noise inherently present in second-order implementations. The interface is fabricated in a 0.5/spl mu/m CMOS process and tested with a gyroscope and accelerometer achieving 1/spl deg//s/4Hz and 150/spl mu/g/Hz of resolution, respectively. Active chip area is 0.9mm/sup 2/ and the IC consumes a total of 18mW.",
        "article_number": 1332723,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332723",
        "html_url": "https://ieeexplore.ieee.org/document/1332723/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Quantization",
                    "Noise shaping",
                    "Noise level",
                    "Circuit noise",
                    "Gyroscopes",
                    "Filters",
                    "Filtering",
                    "Signal resolution",
                    "Signal to noise ratio",
                    "Sampling methods"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 320.0,
        "end_page": "530 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332723/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332724",
        "cat_title": "MEMS AND SENSORS",
        "cat_num": 17,
        "title": "60-MHz wine-glass micromechanical-disk reference oscillator",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 156,
        "authors": {
            "authors": [
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087259632",
                    "id": 37087259632,
                    "full_name": "Yu-Wei Lin",
                    "author_order": 1
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087272086",
                    "id": 37087272086,
                    "full_name": "Seungbae Lee",
                    "author_order": 2
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087258355",
                    "id": 37087258355,
                    "full_name": "Sheng-Shian Li",
                    "author_order": 3
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087074299",
                    "id": 37087074299,
                    "full_name": "Yuan Xie",
                    "author_order": 4
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087215979",
                    "id": 37087215979,
                    "full_name": "Zeying Ren",
                    "author_order": 5
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275484500",
                    "id": 37275484500,
                    "full_name": "C.T.-C. Nguyen",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A reference oscillator utilizing a 60MHz, MEMS-based, wine glass disk vibrating micromechanical resonator with a Q of 48,000 and sufficient power handling capability to achieve a far-from-carrier phase noise of -130dBc/Hz is demonstrated. When divided down to 10MHz, this corresponds to an effective level of -145dBc/Hz.",
        "article_number": 1332724,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332724",
        "html_url": "https://ieeexplore.ieee.org/document/1332724/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 28,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Oscillators",
                    "Glass",
                    "Micromechanical devices",
                    "Phase noise",
                    "Stability",
                    "Impedance",
                    "Voltage",
                    "Resonant frequency",
                    "Wireless communication",
                    "Transceivers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 322.0,
        "end_page": "530 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332724/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332725",
        "cat_title": "CONSUMER SIGNAL PROCESSING",
        "cat_num": 18,
        "title": "Session 18 Overview: Consumer Signal Processing",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 157,
        "authors": {
            "authors": [
                {
                    "affiliation": "Engim",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088135084",
                    "id": 37088135084,
                    "full_name": "J. Goodman",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293257500",
                    "id": 37293257500,
                    "full_name": "T. Shimizu",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332725,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332725",
        "html_url": "https://ieeexplore.ieee.org/document/1332725/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 324.0,
        "end_page": "325",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332726",
        "cat_title": "CONSUMER SIGNAL PROCESSING",
        "cat_num": 18,
        "title": "A 1440/spl times/1080 pixels 30frames/s motion-JPEG2000 codec for HD movie transmission",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 158,
        "authors": {
            "authors": [
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275497800",
                    "id": 37275497800,
                    "full_name": "H. Yamauchi",
                    "author_order": 1
                },
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340670300",
                    "id": 37340670300,
                    "full_name": "K. Mochizuki",
                    "author_order": 2
                },
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270378700",
                    "id": 37270378700,
                    "full_name": "K. Taketa",
                    "author_order": 3
                },
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280650200",
                    "id": 37280650200,
                    "full_name": "T. Watanabe",
                    "author_order": 4
                },
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278022300",
                    "id": 37278022300,
                    "full_name": "T. Mori",
                    "author_order": 5
                },
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273841000",
                    "id": 37273841000,
                    "full_name": "Y. Matsuda",
                    "author_order": 6
                },
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089073482",
                    "id": 37089073482,
                    "full_name": "Y. Matsushita",
                    "author_order": 7
                },
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333816200",
                    "id": 37333816200,
                    "full_name": "A. Kobayashi",
                    "author_order": 8
                },
                {
                    "affiliation": "SANYO Electr., Gifu, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269999400",
                    "id": 37269999400,
                    "full_name": "S. Okada",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The Motion-JPEG 2000 codec processor uses 0.18/spl mu/m technology. It integrates 18.6M transistors on a 92mm/spl times/9.2mm die and performs both decoding and compressing of 1440/spl times/1080 pixels with 30frames/s at 54MHz. A tile size obtained is 4096/spl times/2048 pixels and is sufficient for transmitting an HD movie. The IC runs up to 104MHz and dissipates 400mW at 1.8V and 54MHz.",
        "article_number": 1332726,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332726",
        "html_url": "https://ieeexplore.ieee.org/document/1332726/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Codecs",
                    "High definition video",
                    "Motion pictures",
                    "Decoding",
                    "Image coding",
                    "Central Processing Unit",
                    "Filters",
                    "Discrete wavelet transforms",
                    "SDRAM",
                    "Transform coding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 326.0,
        "end_page": "530 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332726/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332727",
        "cat_title": "CONSUMER SIGNAL PROCESSING",
        "cat_num": 18,
        "title": "81MS/s JPEG2000 single-chip encoder with rate-distortion optimization",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 159,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087073326",
                    "id": 37087073326,
                    "full_name": "Hung-Chi Fang",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087207894",
                    "id": 37087207894,
                    "full_name": "Chao-Tsung Huang",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087204247",
                    "id": 37087204247,
                    "full_name": "Yu-Wei Chang",
                    "author_order": 3
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087073325",
                    "id": 37087073325,
                    "full_name": "Tu-Chih Wang",
                    "author_order": 4
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087185076",
                    "id": 37087185076,
                    "full_name": "Po-Chih Tseng",
                    "author_order": 5
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38277990600",
                    "id": 38277990600,
                    "full_name": "Chung-Jr Lian",
                    "author_order": 6
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142734",
                    "id": 37087142734,
                    "full_name": "Liang-Gee Chen",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An 81MS/s JPEG 2000 single-chip encoder is implemented on a 5.5mm/sup 2/ die using 0.25/spl mu/m CMOS technology. This IC can encode HDTV 720p resolution at 30 frames/s in real time. The rate-distortion optimized chip encodes tile size of 128/spl times/128, code block size of 64/spl times/64, and image size up to 32K/spl times/32K.",
        "article_number": 1332727,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332727",
        "html_url": "https://ieeexplore.ieee.org/document/1332727/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Rate-distortion",
                    "Discrete wavelet transforms",
                    "Throughput",
                    "Bandwidth",
                    "Streaming media",
                    "Frequency",
                    "CMOS technology",
                    "Random access memory",
                    "Computer buffers",
                    "Chaos"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 328.0,
        "end_page": "531 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332727/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332728",
        "cat_title": "CONSUMER SIGNAL PROCESSING",
        "cat_num": 18,
        "title": "An SoC with two multimedia DSPs and a RISC core for video compression applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 160,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hannover Univ., Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323979800",
                    "id": 37323979800,
                    "full_name": "H.-J. Stolberg",
                    "author_order": 1
                },
                {
                    "affiliation": "Hannover Univ., Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37424778600",
                    "id": 37424778600,
                    "full_name": "S. Moch",
                    "author_order": 2
                },
                {
                    "affiliation": "Hannover Univ., Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323133400",
                    "id": 37323133400,
                    "full_name": "L. Friebe",
                    "author_order": 3
                },
                {
                    "affiliation": "Hannover Univ., Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37424778800",
                    "id": 37424778800,
                    "full_name": "A. Dehnhardt",
                    "author_order": 4
                },
                {
                    "affiliation": "Hannover Univ., Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346967300",
                    "id": 37346967300,
                    "full_name": "M.B. Kulaczewski",
                    "author_order": 5
                },
                {
                    "affiliation": "Hannover Univ., Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323981200",
                    "id": 37323981200,
                    "full_name": "M. Berekovic",
                    "author_order": 6
                },
                {
                    "affiliation": "Hannover Univ., Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271384700",
                    "id": 37271384700,
                    "full_name": "P. Pirsch",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An SoC is comprised of a 16-way SIMD DSP core with a 2D matrix memory, a 64b VLIW DSP core with subword parallelism, and a 32b RISC core. The 81mm/sup 2/ chip is implemented in a 0.18/spl mu/m 6M standard-cell technology and runs at 145MHz. The device can perform MPEG-4 Advanced Simple Profile decoding at D1 resolution, MPEG-4 encoding, and object segmentation in real-time.",
        "article_number": 1332728,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332728",
        "html_url": "https://ieeexplore.ieee.org/document/1332728/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital signal processing",
                    "Reduced instruction set computing",
                    "Video compression",
                    "VLIW",
                    "Signal processing algorithms",
                    "Registers",
                    "Pipelines",
                    "Clocks",
                    "Arithmetic",
                    "MPEG 4 Standard"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 330.0,
        "end_page": "531 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332728/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332729",
        "cat_title": "CONSUMER SIGNAL PROCESSING",
        "cat_num": 18,
        "title": "A 109.5mW 1.2V 600M texels/s 3-D graphics engine",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 161,
        "authors": {
            "authors": [
                {
                    "affiliation": "Res. Center, Sony Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089110653",
                    "id": 37089110653,
                    "full_name": "M. Imai",
                    "author_order": 1
                },
                {
                    "affiliation": "Res. Center, Sony Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672039",
                    "id": 37088672039,
                    "full_name": "T. Nagasaki",
                    "author_order": 2
                },
                {
                    "affiliation": "Res. Center, Sony Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672059",
                    "id": 37088672059,
                    "full_name": "J. Sakamoto",
                    "author_order": 3
                },
                {
                    "affiliation": "Res. Center, Sony Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670680",
                    "id": 37088670680,
                    "full_name": "H. Takeuchi",
                    "author_order": 4
                },
                {
                    "affiliation": "Res. Center, Sony Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38084995900",
                    "id": 38084995900,
                    "full_name": "H. Nagano",
                    "author_order": 5
                },
                {
                    "affiliation": "Res. Center, Sony Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670929",
                    "id": 37088670929,
                    "full_name": "S. Iwasaki",
                    "author_order": 6
                },
                {
                    "affiliation": "Res. Center, Sony Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671653",
                    "id": 37088671653,
                    "full_name": "M. Hatakenaka",
                    "author_order": 7
                },
                {
                    "affiliation": "Res. Center, Sony Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089042652",
                    "id": 37089042652,
                    "full_name": "J. Fujita",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672061",
                    "id": 37088672061,
                    "full_name": "K. Keino",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671413",
                    "id": 37088671413,
                    "full_name": "T. Motomura",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671022",
                    "id": 37088671022,
                    "full_name": "T. Ueda",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671808",
                    "id": 37088671808,
                    "full_name": "T. Niki",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671886",
                    "id": 37088671886,
                    "full_name": "H. Tomikawa",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3D graphics engine consists of a programmable floating-point geometry engine and a rasterization engine to adapt to various memory-based set associative cache mechanism. The IC achieves 4.7M vertex/s and 600M texel /s systems, the rasterization engine has a coordinate I and dissipates 109.5mW. A 0.18 /spl mu/m 5M CMOS process is used to implement the 25.4mm/sup 2/ IC operating at 1.2V.",
        "article_number": 1332729,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332729",
        "html_url": "https://ieeexplore.ieee.org/document/1332729/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 23,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Engines",
                    "Clocks",
                    "Character generation",
                    "Energy consumption",
                    "Computer graphics",
                    "Testing",
                    "Registers",
                    "Coprocessors",
                    "Arithmetic",
                    "Mobile handsets"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 332.0,
        "end_page": "531 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332729/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332730",
        "cat_title": "CONSUMER SIGNAL PROCESSING",
        "cat_num": 18,
        "title": "An embedded processor core for consumer appliances with 2.8GFLOPS and 36M polygons/s FPU",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 162,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282007700",
                    "id": 37282007700,
                    "full_name": "F. Arakawa",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089121237",
                    "id": 37089121237,
                    "full_name": "T. Yoshinaga",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086393008",
                    "id": 37086393008,
                    "full_name": "T. Hayashi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086728038",
                    "id": 37086728038,
                    "full_name": "Y. Kiyoshige",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088204057",
                    "id": 37088204057,
                    "full_name": "T. Okada",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666827",
                    "id": 37088666827,
                    "full_name": "M. Nishibori",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667409",
                    "id": 37088667409,
                    "full_name": "T. Hiraoka",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087334752",
                    "id": 37087334752,
                    "full_name": "M. Ozawa",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270696100",
                    "id": 37270696100,
                    "full_name": "T. Kodama",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300049600",
                    "id": 37300049600,
                    "full_name": "T. Irita",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425295800",
                    "id": 37425295800,
                    "full_name": "T. Kamei",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37068229400",
                    "id": 37068229400,
                    "full_name": "M. Ishikawa",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37358728400",
                    "id": 37358728400,
                    "full_name": "Y. Nitta",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388771400",
                    "id": 37388771400,
                    "full_name": "O. Nishii",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360902400",
                    "id": 37360902400,
                    "full_name": "T. Hattori",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An embedded-processor core implemented in a 130nm CMOS process runs at 400MHz and achieves 720MIPS with a power of 250mW and 2.8GFLOPS. The processor employs a dual-issue seven-stage pipeline architecture while maintaining 1.8MIPS/MHz instruction efficiency of the previous five-stage processor. The processor is suitable for digital consumer appliances.",
        "article_number": 1332730,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332730",
        "html_url": "https://ieeexplore.ieee.org/document/1332730/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 29,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Home appliances",
                    "Delay",
                    "Graphics",
                    "Cellular phones",
                    "Digital signal processing",
                    "Acceleration",
                    "Pipelines",
                    "Navigation",
                    "Costs",
                    "Registers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 334.0,
        "end_page": "531 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332730/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332731",
        "cat_title": "CONSUMER SIGNAL PROCESSING",
        "cat_num": 18,
        "title": "A resume-standby application processor for 3G cellular phones",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 163,
        "authors": {
            "authors": [
                {
                    "affiliation": "Renesas Technol., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425295800",
                    "id": 37425295800,
                    "full_name": "T. Kamei",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37068229400",
                    "id": 37068229400,
                    "full_name": "M. Ishikawa",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667409",
                    "id": 37088667409,
                    "full_name": "T. Hiraoka",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300049600",
                    "id": 37300049600,
                    "full_name": "T. Irita",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666365",
                    "id": 37088666365,
                    "full_name": "M. Abe",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278502500",
                    "id": 37278502500,
                    "full_name": "Y. Saito",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37663468100",
                    "id": 37663468100,
                    "full_name": "Y. Tawara",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667211",
                    "id": 37088667211,
                    "full_name": "H. Ide",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37727866700",
                    "id": 37727866700,
                    "full_name": "M. Furuyama",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38466819700",
                    "id": 38466819700,
                    "full_name": "S. Tamaki",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37291101800",
                    "id": 37291101800,
                    "full_name": "Y. Yasu",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270401900",
                    "id": 37270401900,
                    "full_name": "Y. Shimazaki",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275972800",
                    "id": 37275972800,
                    "full_name": "M. Yamaoka",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287284100",
                    "id": 37287284100,
                    "full_name": "H. Mizuno",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37369730800",
                    "id": 37369730800,
                    "full_name": "N. Irie",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388771400",
                    "id": 37388771400,
                    "full_name": "O. Nishii",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282007700",
                    "id": 37282007700,
                    "full_name": "F. Arakawa",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288885600",
                    "id": 37288885600,
                    "full_name": "K. Hirose",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344395600",
                    "id": 37344395600,
                    "full_name": "S. Yoshioka",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360902400",
                    "id": 37360902400,
                    "full_name": "T. Hattori",
                    "author_order": 20
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 389MIPS application processor for 3G cellular phones is implemented in a 0.13/spl mu/m dual-V, process. This dual-issue superscalar CPU with DSP runs at 216MHz at 1.2V and provides a resume-standby mode with a quick recovery feature using data retention of memory. The leakage current is estimated to be 98/spl mu/A when the power supply is internally cut off.",
        "article_number": 1332731,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332731",
        "html_url": "https://ieeexplore.ieee.org/document/1332731/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 31,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Cellular phones",
                    "Pipelines",
                    "Energy consumption",
                    "Delay",
                    "Power supplies",
                    "Leakage current",
                    "Degradation",
                    "Central Processing Unit",
                    "Electronic mail",
                    "Java"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 336.0,
        "end_page": "531 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332731/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332732",
        "cat_title": "CONSUMER SIGNAL PROCESSING",
        "cat_num": 18,
        "title": "A DSL customer-premise equipment modem SoC with extended reach/rate for broadband bridging and routing",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 164,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37943037100",
                    "id": 37943037100,
                    "full_name": "A. Saha",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268328200",
                    "id": 37268328200,
                    "full_name": "S. Oswal",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37343409700",
                    "id": 37343409700,
                    "full_name": "S. Prasad",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089103251",
                    "id": 37089103251,
                    "full_name": "J. Kennedy",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38064432500",
                    "id": 38064432500,
                    "full_name": "S. Kumar",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666852",
                    "id": 37088666852,
                    "full_name": "B. Datta",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086201750",
                    "id": 37086201750,
                    "full_name": "A. Sharma",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085374442",
                    "id": 37085374442,
                    "full_name": "R. Singhal",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667775",
                    "id": 37088667775,
                    "full_name": "P. Srikanth",
                    "author_order": 9
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666855",
                    "id": 37088666855,
                    "full_name": "S. Raghu",
                    "author_order": 10
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667581",
                    "id": 37088667581,
                    "full_name": "M. Rajesh",
                    "author_order": 11
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668919",
                    "id": 37088668919,
                    "full_name": "M. Jagadeesha",
                    "author_order": 12
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37863530400",
                    "id": 37863530400,
                    "full_name": "R. Mohan",
                    "author_order": 13
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433109500",
                    "id": 37433109500,
                    "full_name": "F. Mujica",
                    "author_order": 14
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087713519",
                    "id": 37087713519,
                    "full_name": "D. Beaudoin",
                    "author_order": 15
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086329310",
                    "id": 37086329310,
                    "full_name": "B. Karguth",
                    "author_order": 16
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667330",
                    "id": 37088667330,
                    "full_name": "B. Egr",
                    "author_order": 17
                },
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330564700",
                    "id": 37330564700,
                    "full_name": "A. Redfern",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A highly-integrated DSL modem for residential gateway applications is described. The chip integrates a C62x based DSL PHY, AFE, line driver and receiver, power management, and broadband controller subsystem. A 0.13/spl mu/m 5M CMOS process is used to implement the 2.3W chip. Supplies are 1.5V for digital and 3.3V for analog subsystems.",
        "article_number": 1332732,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332732",
        "html_url": "https://ieeexplore.ieee.org/document/1332732/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DSL",
                    "Modems",
                    "Routing",
                    "Digital filters",
                    "Physical layer",
                    "Energy management",
                    "Instruments",
                    "Driver circuits",
                    "CMOS technology",
                    "Digital signal processing chips"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 338.0,
        "end_page": "339 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332732/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332733",
        "cat_title": "CLOCK GENERATION AND DISTRIBUTION",
        "cat_num": 19,
        "title": "Session 19 Overview: Clock Generation and Distribution",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 165,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086911467",
                    "id": 37086911467,
                    "full_name": "M. Mizuno",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37545320900",
                    "id": 37545320900,
                    "full_name": "N. Kurd",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332733,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332733",
        "html_url": "https://ieeexplore.ieee.org/document/1332733/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 340.0,
        "end_page": "341",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332734",
        "cat_title": "CLOCK GENERATION AND DISTRIBUTION",
        "cat_num": 19,
        "title": "A 4.6GHz resonant global clock distribution network",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 166,
        "authors": {
            "authors": [
                {
                    "affiliation": "Columbia Univ., New York, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281293100",
                    "id": 37281293100,
                    "full_name": "S.C. Chan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273513200",
                    "id": 37273513200,
                    "full_name": "P.J. Restle",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273513800",
                    "id": 37273513800,
                    "full_name": "K.L. Shepard",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449739800",
                    "id": 37449739800,
                    "full_name": "N.K. James",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329272400",
                    "id": 37329272400,
                    "full_name": "R.L. Franch",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A resonant global clock-distribution network operating at 4.6GHz is designed in a 90nm 1.0V CMOS technology. Unique to this approach is the set of on-chip spiral inductors that resonate with the clock capacitance, resulting in 20% recycling of global clock power.",
        "article_number": 1332734,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332734",
        "html_url": "https://ieeexplore.ieee.org/document/1332734/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 47,
        "citing_patent_count": 19,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Resonance",
                    "Clocks",
                    "Capacitance",
                    "Spirals",
                    "Inductors",
                    "Frequency",
                    "Semiconductor device measurement",
                    "Circuit testing",
                    "Jitter",
                    "Hardware"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 342.0,
        "end_page": "343 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332734/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332735",
        "cat_title": "CLOCK GENERATION AND DISTRIBUTION",
        "cat_num": 19,
        "title": "Parallel clocking: a multi-phase clock-network for 10GHz SoC",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 167,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282496800",
                    "id": 37282496800,
                    "full_name": "K. Nose",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270443000",
                    "id": 37270443000,
                    "full_name": "M. Mizuno",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The realization of SoCs operating at 10GHz and multiple frequency IP-cores is possible using parallel clocking. With 2.5GHz 4-phase parallel clocking, the skew reduction circuits and multi-phase flip-flops successfully operate at 10GHz.",
        "article_number": 1332735,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332735",
        "html_url": "https://ieeexplore.ieee.org/document/1332735/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Frequency",
                    "Degradation",
                    "Parallel processing",
                    "Flip-flops",
                    "Reflection",
                    "Jitter",
                    "Signal processing",
                    "Throughput",
                    "Wiring"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 344.0,
        "end_page": "531 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332735/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332736",
        "cat_title": "CLOCK GENERATION AND DISTRIBUTION",
        "cat_num": 19,
        "title": "Notice of Violation of IEEE Publication Principles: A 160-2550MHz CMOS active clock deskewing PLL using analog phase interpolation",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 168,
        "authors": {
            "authors": [
                {
                    "affiliation": "Maxim, Crystal Semicond., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272658400",
                    "id": 37272658400,
                    "full_name": "A. Maxim",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An active clock-deskewing PLL uses analog-phase interpolation to generate the local shifted clocks. It provides a uniform and process independent phase-step over the entire deskew range, and a zero-latency phase shift to speed-up the deskewing process. This 400x800\u03bcm2 PLL is fabricated in a 0.15\u03bcm CMOS process having a frequency range of 160 to 2550MHz, phase step of 2.8\u00b0, RMS jitter <1 % T/sub osc/ and draws 60mW from a 1.5V supply.",
        "article_number": 1332736,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332736",
        "html_url": "https://ieeexplore.ieee.org/document/1332736/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 346.0,
        "end_page": "532 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332736/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332737",
        "cat_title": "CLOCK GENERATION AND DISTRIBUTION",
        "cat_num": 19,
        "title": "Realizing a production ATE custom processor and timing IC containing 400 independent low-power and high-linearity timing verniers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 169,
        "authors": {
            "authors": [
                {
                    "affiliation": "Credence Syst., Fremont, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37949453600",
                    "id": 37949453600,
                    "full_name": "B. Arkin",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An ATE processor and timing IC that includes 400 low-power timing verniers with a linearity error of less than 35ps is described. The timing vernier design approach is presented in detail. This 16x16mm/sup 2/ 62M transistor IC is implemented in foundry portable 0.18/spl mu/m CMOS technology.",
        "article_number": 1332737,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332737",
        "html_url": "https://ieeexplore.ieee.org/document/1332737/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Timing",
                    "Production",
                    "Calibration",
                    "Delay",
                    "Circuit testing",
                    "Read-write memory",
                    "Logic testing",
                    "Clocks",
                    "Foundries",
                    "Automatic test pattern generation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 348.0,
        "end_page": "349 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332737/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332738",
        "cat_title": "CLOCK GENERATION AND DISTRIBUTION",
        "cat_num": 19,
        "title": "On-chip jitter-spectrum-analyzer for high-speed digital designs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 170,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282760800",
                    "id": 37282760800,
                    "full_name": "M. Takamiya",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087335388",
                    "id": 37087335388,
                    "full_name": "H. Inohara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270443000",
                    "id": 37270443000,
                    "full_name": "M. Mizuno",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An on-chip jitter-spectrum analyzer (JSA) implemented in 0.18/spl mu/m CMOS can locate and analyze trouble-spots in on- and off-chip power and clock distribution networks during the actual operations in the field. A feedback design-flow using JSA improves the performance of 1GHz digital LSIs.",
        "article_number": 1332738,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332738",
        "html_url": "https://ieeexplore.ieee.org/document/1332738/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 19,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Jitter",
                    "Clocks",
                    "Power supplies",
                    "Large scale integration",
                    "Circuit noise",
                    "Frequency domain analysis",
                    "Noise reduction",
                    "National electric code",
                    "Feedback",
                    "Time domain analysis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 350.0,
        "end_page": "532 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332738/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332739",
        "cat_title": "CLOCK GENERATION AND DISTRIBUTION",
        "cat_num": 19,
        "title": "Design and analysis of a jitter-tolerant digital delay-locked-loop based fraction-of-clock delay line",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 171,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37827106700",
                    "id": 37827106700,
                    "full_name": "J.R. Burnham",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087358520",
                    "id": 37087358520,
                    "full_name": "G.K. Yeh",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087358585",
                    "id": 37087358585,
                    "full_name": "E. Sun",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086984074",
                    "id": 37086984074,
                    "full_name": "Chih-Kong Ken Yang",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A digital DLL-based fraction-of-clock delay line is described. It uses a combination of scaling and phase-detector window alignment to improve jitter tolerance and loop stability without requiring a loop filter or reducing tracking bandwidth.",
        "article_number": 1332739,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332739",
        "html_url": "https://ieeexplore.ieee.org/document/1332739/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delay lines",
                    "Clocks",
                    "Jitter",
                    "Bandwidth",
                    "Temperature",
                    "Crosstalk",
                    "Circuits",
                    "Filters",
                    "Phase detection",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 352.0,
        "end_page": "532 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332739/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332740",
        "cat_title": "PROCESSORS",
        "cat_num": 3,
        "title": "Timing uncertainty measurements on the Power5 microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 172,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273513200",
                    "id": 37273513200,
                    "full_name": "P.J. Restle",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329272400",
                    "id": 37329272400,
                    "full_name": "R.L. Franch",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449739800",
                    "id": 37449739800,
                    "full_name": "N.K. James",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351882800",
                    "id": 37351882800,
                    "full_name": "W.V. Huott",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37658516800",
                    "id": 37658516800,
                    "full_name": "T.M. Skergan",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326837100",
                    "id": 37326837100,
                    "full_name": "S.C. Wilson",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268322300",
                    "id": 37268322300,
                    "full_name": "N.S. Schwartz",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268307900",
                    "id": 37268307900,
                    "full_name": "J.G. Clabes",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "On-chip timing measurement (Skitter) circuits are included on the Power5 microprocessor. By cross-coupling the 3 Skitter instances, the combined effect of jitter, skew, and supply noise can be measured for all cycles of a pattern or an application. System results show a maximum of 27ps timing impact on a 500ps path.",
        "article_number": 1332740,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332740",
        "html_url": "https://ieeexplore.ieee.org/document/1332740/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 25,
        "citing_patent_count": 32,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Timing",
                    "Measurement uncertainty",
                    "Microprocessors",
                    "Clocks",
                    "Delay",
                    "Latches",
                    "Power supplies",
                    "Circuit noise",
                    "Jitter",
                    "Semiconductor device measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 354.0,
        "end_page": "355 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332740/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332741",
        "cat_title": "CLOCK GENERATION AND DISTRIBUTION",
        "cat_num": 19,
        "title": "PowerTune: advanced frequency and power scaling on 64b PowerPC microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 173,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM, Boeblingen, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273518900",
                    "id": 37273518900,
                    "full_name": "C. Lichtenau",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273555100",
                    "id": 37273555100,
                    "full_name": "M.I. Ringler",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273555200",
                    "id": 37273555200,
                    "full_name": "T. Pfluger",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089113875",
                    "id": 37089113875,
                    "full_name": "S. Geissler",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273550100",
                    "id": 37273550100,
                    "full_name": "R. Hilgendorf",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086708433",
                    "id": 37086708433,
                    "full_name": "J. Heaslip",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671272",
                    "id": 37088671272,
                    "full_name": "U. Weiss",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273519000",
                    "id": 37273519000,
                    "full_name": "P. Sandon",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273526400",
                    "id": 37273526400,
                    "full_name": "N. Rohrer",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273561800",
                    "id": 37273561800,
                    "full_name": "E. Cohen",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273558100",
                    "id": 37273558100,
                    "full_name": "M. Canada",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "PowerTune is a power-management technique for a multi-gigahertz superscalar 64b PowerPC/sup /spl reg// processor in a 90nm technology. This paper discusses the challenges and implementation of a dynamically controlled clock frequency with noise suppression as well as a synchronization circuit for a multi-processor system.",
        "article_number": 1332741,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332741",
        "html_url": "https://ieeexplore.ieee.org/document/1332741/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 15,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Clocks",
                    "Counting circuits",
                    "Phase locked loops",
                    "Switches",
                    "Logic",
                    "Voltage",
                    "Frequency conversion",
                    "Energy management",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 356.0,
        "end_page": "357 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332741/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332742",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "Session 20 Overview: Digital-to-Analog Converters",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 174,
        "authors": {
            "authors": [
                {
                    "affiliation": "SMSC",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087452618",
                    "id": 37087452618,
                    "full_name": "R.S. Kaller",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295122100",
                    "id": 37295122100,
                    "full_name": "M. Katakura",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332742,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332742",
        "html_url": "https://ieeexplore.ieee.org/document/1332742/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 358.0,
        "end_page": "359",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332743",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "A 3V CMOS 400mW 14b 1.4GS/s DAC for multi-carrier applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 175,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087358284",
                    "id": 37087358284,
                    "full_name": "B. Schafferer",
                    "author_order": 1
                },
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089122232",
                    "id": 37089122232,
                    "full_name": "R. Adams",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents an uncalibrated 0.18 /spl mu/m CMOS 14 bit 1.4 GS/s DAC, with an LVDS interface, which achieves 67 dB SFDR for a 260 MHz full-scale tone and 70 dB ACLR for a two-carrier output, centered at 470 MHz. The IC dissipates a core power of 200 mW.",
        "article_number": 1332743,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332743",
        "html_url": "https://ieeexplore.ieee.org/document/1332743/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 38,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Switches",
                    "Timing",
                    "Switching circuits",
                    "Communication cables",
                    "Dynamic range",
                    "Bandwidth",
                    "Frequency",
                    "Voltage",
                    "Decoding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 360.0,
        "end_page": "532 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332743/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332744",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "A 10b 250MS/s binary-weighted current-steering DAC",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 176,
        "authors": {
            "authors": [
                {
                    "affiliation": "ESAT-MICAS, Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274281300",
                    "id": 37274281300,
                    "full_name": "J. Deveugele",
                    "author_order": 1
                },
                {
                    "affiliation": "ESAT-MICAS, Katholieke Univ., Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M. Steyaert",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10b binary-weighted current-steering DAC has over 60dB SFDR at 250 MS/s for signals from DC to Nyquist. The chip draws 4mW from a dual 1.5/1.8V supply (plus load currents). Active area is less than 0.35 mm/sup 2/ in a standard 0.18/spl mu/m 1P5M 1.8V CMOS process, and both INL and DNL are below 0.1LSB.",
        "article_number": 1332744,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332744",
        "html_url": "https://ieeexplore.ieee.org/document/1332744/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 17,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Decoding",
                    "Energy consumption",
                    "Switches",
                    "Current supplies",
                    "CMOS process",
                    "Linearity",
                    "Calibration",
                    "Mirrors",
                    "Semiconductor device measurement",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 362.0,
        "end_page": "532 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332744/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332745",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "A 200MS/s 14b 97mW DAC in 0.18/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 177,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Syst. Lab., ETH Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086990557",
                    "id": 37086990557,
                    "full_name": "Qiuting Huang",
                    "author_order": 1
                },
                {
                    "affiliation": "Integrated Syst. Lab., ETH Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275750200",
                    "id": 37275750200,
                    "full_name": "P.A. Francese",
                    "author_order": 2
                },
                {
                    "affiliation": "Integrated Syst. Lab., ETH Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37692995000",
                    "id": 37692995000,
                    "full_name": "C. Martelli",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280839700",
                    "id": 37280839700,
                    "full_name": "J. Nielsen",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully analog loop calibrates 32 MSB floating current sources in the background to achieve 14b accuracy. Operating at 200MS/s, the 97mW DAC achieves maximum SFDR of 85dB in NRZ mode, 76dB in RZ mode, and maintains -160dBm/Hz noise spectral density. Implemented in 0.18/spl mu/m CMOS, the core area is less than 1mm/sup 2/.",
        "article_number": 1332745,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332745",
        "html_url": "https://ieeexplore.ieee.org/document/1332745/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Impedance",
                    "Circuits",
                    "Low voltage",
                    "Capacitors",
                    "Mirrors",
                    "Digital-analog conversion",
                    "Laboratories",
                    "Digital-to-frequency converters",
                    "Frequency synthesizers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 364.0,
        "end_page": "532 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332745/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332746",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "A 2GS/s 3b /spl Delta//spl Sigma/-modulated DAC with a tunable switched-capacitor bandpass DAC mismatch shaper",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 178,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37413155000",
                    "id": 37413155000,
                    "full_name": "T.S. Kaplan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271733200",
                    "id": 37271733200,
                    "full_name": "J.F. Jensen",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284296800",
                    "id": 37284296800,
                    "full_name": "C.H. Fields",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277970900",
                    "id": 37277970900,
                    "full_name": "M.F. Chang",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3b /spl Delta//spl Sigma/-modulated mismatch-shaped DAC is presented. The mismatch shaper uses 7 tunable 1.5b switched-capacitor bandpass /spl Delta//spl Sigma/ modulators to dynamically route the digital signals to the DACs. The DAC can generate narrowband signals from 250 to 750MHz with /spl ges/68dB SNR, /spl ges/74dB SFDR, and -80dBc intermodulation distortion.",
        "article_number": 1332746,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332746",
        "html_url": "https://ieeexplore.ieee.org/document/1332746/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delay",
                    "Signal generators",
                    "Frequency",
                    "Switches",
                    "Transconductors",
                    "Voltage",
                    "Tunable circuits and devices",
                    "Digital modulation",
                    "Decoding",
                    "Shape control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 366.0,
        "end_page": "533 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332746/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332747",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "A 128f/sub s/ multi-bit /spl Sigma//spl Delta/ CMOS audio DAC with real-time DEM and 115dB SFDR",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 179,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270156500",
                    "id": 37270156500,
                    "full_name": "E. van Tuijl",
                    "author_order": 1
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425903000",
                    "id": 37425903000,
                    "full_name": "J. van den Homberg",
                    "author_order": 2
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283420600",
                    "id": 37283420600,
                    "full_name": "D. Reefman",
                    "author_order": 3
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37408893100",
                    "id": 37408893100,
                    "full_name": "C. Bastiaansen",
                    "author_order": 4
                },
                {
                    "affiliation": "Philips, Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087714332",
                    "id": 37087714332,
                    "full_name": "L. van der Dussen",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A continuous-time 5b /spl Sigma//spl Delta/ audio DAC operates at 5.65MS/s (128f/sub s/). SFDR of -115dB and noise of -119dB (unweighted) are achieved by realtime DEM that cancels mismatch completely in each sample. Chip area is 2mm/sup 2/ in a 0.18/spl mu/m, thick oxide 3.3V CMOS process. Total power consumption is 150mW.",
        "article_number": 1332747,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332747",
        "html_url": "https://ieeexplore.ieee.org/document/1332747/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pulse width modulation",
                    "Intersymbol interference",
                    "Clocks",
                    "Timing",
                    "Jitter",
                    "Acoustic noise",
                    "Phase change materials",
                    "Switches",
                    "Noise reduction",
                    "Linearity"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 368.0,
        "end_page": "369 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332747/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332748",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "A 13b 1.1 MHz oversampled DAC with semidigital reconstruction filtering",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 180,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275750200",
                    "id": 37275750200,
                    "full_name": "P.A. Francese",
                    "author_order": 1
                },
                {
                    "affiliation": "Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275749400",
                    "id": 37275749400,
                    "full_name": "P. Ferrat",
                    "author_order": 2
                },
                {
                    "affiliation": "Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086990557",
                    "id": 37086990557,
                    "full_name": "Qiuting Huang",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1b and 5b digital /spl Sigma//spl Delta/ modulator cascade sharpens noise shaping while maintaining linearity. A semi-digital SC FIR reconstruction filter combined with an IIR SC/RC filter reduce clock harmonics below the ADSL spurious emission mask. The 0.18/spl mu/m 1P6M CMOS chip achieves 80dB SFDR, 78dB SNR and 74dB SNDR within 1.1MHz.",
        "article_number": 1332748,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332748",
        "html_url": "https://ieeexplore.ieee.org/document/1332748/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Finite impulse response filter",
                    "Capacitors",
                    "Linearity",
                    "Cutoff frequency",
                    "Quantization",
                    "Digital modulation",
                    "Filtering",
                    "Bandwidth",
                    "Calibration",
                    "Nonlinear filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 370.0,
        "end_page": "533 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332748/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332749",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "A 110dB ternary PWM current-mode audio DAC with monolithic 2Vrms driver",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 181,
        "authors": {
            "authors": [
                {
                    "affiliation": "Cirrus Logic, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086625742",
                    "id": 37086625742,
                    "full_name": "T. Rueger",
                    "author_order": 1
                },
                {
                    "affiliation": "Cirrus Logic, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086792921",
                    "id": 37086792921,
                    "full_name": "B. Duewer",
                    "author_order": 2
                },
                {
                    "affiliation": "Cirrus Logic, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086794743",
                    "id": 37086794743,
                    "full_name": "S. Hodapp",
                    "author_order": 3
                },
                {
                    "affiliation": "Cirrus Logic, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086789950",
                    "id": 37086789950,
                    "full_name": "T. Lei",
                    "author_order": 4
                },
                {
                    "affiliation": "Cirrus Logic, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268636900",
                    "id": 37268636900,
                    "full_name": "J. Melanson",
                    "author_order": 5
                },
                {
                    "affiliation": "Cirrus Logic, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374883800",
                    "id": 37374883800,
                    "full_name": "B. Trotter",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A /spl Delta//spl Sigma/ audio DAC uses a 4b quantizer, ternary PWM encoding, and semidigital current-mode FIRs for 110dB dynamic range over 20kHz. The IC achieves -99dB THD driving a single-ended 2V/sub rms/ signal into a 5k/spl Omega/ load. Die area is 5.98mm/sup 2/ in a 0.35/spl mu/m/3.3V process with a 3/spl mu/m/18V module.",
        "article_number": 1332749,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332749",
        "html_url": "https://ieeexplore.ieee.org/document/1332749/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 8,
        "citing_patent_count": 8,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pulse width modulation",
                    "Finite impulse response filter",
                    "Voltage",
                    "Encoding",
                    "Intersymbol interference",
                    "Shift registers",
                    "Driver circuits",
                    "Interpolation",
                    "Clocks",
                    "MOS devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 372.0,
        "end_page": "533 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332749/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332750",
        "cat_title": "DIGITAL-TO-ANALOG CONVERTERS",
        "cat_num": 20,
        "title": "Protection of audio amplifiers based on temperature measurements in power transistors",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 182,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Semicond. Nijmegen, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284232200",
                    "id": 37284232200,
                    "full_name": "B. Krabbenborg",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An audio amplifier IC has been realized with protection circuitry based directly upon power-transistor temperature measurements. In contrast to current- or voltage-based measurements, this method gives optimal protection independent of supply voltage (9-28V), load (2-16/spl Omega/ BTL), ambient temperature and heat sinking.",
        "article_number": 1332750,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332750",
        "html_url": "https://ieeexplore.ieee.org/document/1332750/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Temperature measurement",
                    "Protection",
                    "Power amplifiers",
                    "Power measurement",
                    "Power transistors",
                    "Circuits",
                    "Power dissipation",
                    "Temperature sensors",
                    "Pulse amplifiers",
                    "Impedance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 374.0,
        "end_page": "375 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332750/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332751",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "Session 21 Overview: RF Potpourri",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 183,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford University",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277269000",
                    "id": 37277269000,
                    "full_name": "T.H. Lee",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275503000",
                    "id": 37275503000,
                    "full_name": "T. Itakura",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332751,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332751",
        "html_url": "https://ieeexplore.ieee.org/document/1332751/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 376.0,
        "end_page": "377",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332752",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "Circular-geometry oscillators",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 184,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Inst. of Technol., Pasadena, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728517500",
                    "id": 37728517500,
                    "full_name": "R. Aparicio",
                    "author_order": 1
                },
                {
                    "affiliation": "California Inst. of Technol., Pasadena, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275631100",
                    "id": 37275631100,
                    "full_name": "A. Hajimiri",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 5.3GHz 0.18/spl mu/m CMOS circular-geometry oscillator exploits high Q of slab inductors. The oscillator draws 10mA from 1.4V with a phase noise of -147.3dBc/Hz at 10MHz offset. A second 5.4GHz circular-geometry VCO has a tuning range of 8% with phase noise of -142.2dBc/Hz at 10MHz offset while drawing 12mA from a 1.8V supply.",
        "article_number": 1332752,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332752",
        "html_url": "https://ieeexplore.ieee.org/document/1332752/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Slabs",
                    "Inductors",
                    "Phase noise",
                    "Spirals",
                    "Q factor",
                    "Active noise reduction",
                    "Inductance",
                    "Voltage-controlled oscillators",
                    "Integrated circuit noise",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 378.0,
        "end_page": "533 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332752/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332753",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A circular standing wave oscillator",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 185,
        "authors": {
            "authors": [
                {
                    "affiliation": "Harvard Univ., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283858900",
                    "id": 37283858900,
                    "full_name": "D. Ham",
                    "author_order": 1
                },
                {
                    "affiliation": "Harvard Univ., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283858100",
                    "id": 37283858100,
                    "full_name": "W. Andress",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A circular standing wave oscillator that generates sinusoids by forming standing waves on a ring transmission line is presented. Incorporating an even-mode suppression technique, a 10 GHz prototype realized in a SiGe bipolar technology has a phase noise of -110 dBc/Hz at 1 MHz offset with a 1.95 mA current drawn from 1.5 V.",
        "article_number": 1332753,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332753",
        "html_url": "https://ieeexplore.ieee.org/document/1332753/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Inverters",
                    "Boundary conditions",
                    "Delay",
                    "Ring oscillators",
                    "Frequency",
                    "Voltage",
                    "Joining processes",
                    "Resistors",
                    "Signal generators",
                    "Transmission lines"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 380.0,
        "end_page": "533 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332753/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332754",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "An ultra-wideband CMOS LNA for 3.1 to 10.6 GHz wireless receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 186,
        "authors": {
            "authors": [
                {
                    "affiliation": "Padova Univ., Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275684300",
                    "id": 37275684300,
                    "full_name": "A. Bevilacqua",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280807800",
                    "id": 37280807800,
                    "full_name": "A.M. Niknejad",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A UWB 3.1 to 10.6 GHz LNA employing an input three-section band-pass Chebyshev filter is reported. Fabricated in a 0.18 /spl mu/m CMOS process, -10 dB over the band, a NF of 4 dB, and an IIP3 of -6.7 dBm while consuming the IC achieves a power gain of 9.3 dB with an input match of 9 mW.",
        "article_number": 1332754,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332754",
        "html_url": "https://ieeexplore.ieee.org/document/1332754/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 149,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ultra wideband technology",
                    "Parasitic capacitance",
                    "CMOS technology",
                    "Frequency",
                    "Resonance",
                    "Broadband amplifiers",
                    "Low-noise amplifiers",
                    "Impedance matching",
                    "Bandwidth",
                    "Noise figure"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 382.0,
        "end_page": "533 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332754/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332755",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A 3 to 10 GHz LNA using a wideband LC-ladder matching network",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 187,
        "authors": {
            "authors": [
                {
                    "affiliation": "Skyworks Solutions, Newport Beach, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275219200",
                    "id": 37275219200,
                    "full_name": "A. Ismail",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A. Abidi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Reactive matching is extended to wide bandwidths using the impedance property of LC-ladder filters. A SiGe amplifier with on-chip matching network spanning 3 to 10 GHz delivers 22 dB peak gain, 2.5 dB NF and 0 dBm input IP3 at 5 GHz, with 10 mA bias current.",
        "article_number": 1332755,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332755",
        "html_url": "https://ieeexplore.ieee.org/document/1332755/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 90,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wideband",
                    "Bandwidth",
                    "Impedance",
                    "Matched filters",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Broadband amplifiers",
                    "Network-on-a-chip",
                    "Gain",
                    "Noise measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 384.0,
        "end_page": "534 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332755/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332756",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A fully integrated 13 GHz /spl Delta//spl Sigma/ fractional-n PLL in 0.13 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 188,
        "authors": {
            "authors": [
                {
                    "affiliation": "Corporate Res., Infineon Technol. AG, Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274276300",
                    "id": 37274276300,
                    "full_name": "M. Tiebout",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268751800",
                    "id": 37268751800,
                    "full_name": "C. Sandner",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274554800",
                    "id": 37274554800,
                    "full_name": "H.D. Wohlmuth",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274336700",
                    "id": 37274336700,
                    "full_name": "N. Da Dalt",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268810400",
                    "id": 37268810400,
                    "full_name": "E. Thaller",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 13 GHz PLL designed for future WLAN systems in the 17 GHz ISM band includes a differentially tuned LC VCO, IQ-divider, 212-217 low power multi-modulus prescaler, differential phase-frequency detector, charge pump with loop filter, and a 2nd-order noise-shaping /spl Delta//spl Sigma/ modulator. Total power consumption is 60 mW from a 1.5 V supply.",
        "article_number": 1332756,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332756",
        "html_url": "https://ieeexplore.ieee.org/document/1332756/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "Phase frequency detector",
                    "Wireless LAN",
                    "Voltage-controlled oscillators",
                    "Phase detection",
                    "Charge pumps",
                    "Filters",
                    "Noise shaping",
                    "Phase modulation",
                    "Delta modulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 386.0,
        "end_page": "534 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332756/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332757",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A 17.1 to 17.3 GHz image-reject down-converter with phase-tunable LO using 3/spl times/ subharmonic injection locking",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 189,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275468100",
                    "id": 37275468100,
                    "full_name": "S.Y. Yue",
                    "author_order": 1
                },
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276762400",
                    "id": 37276762400,
                    "full_name": "D. Ma",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275477100",
                    "id": 37275477100,
                    "full_name": "J. Long",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284687800",
                    "id": 37284687800,
                    "full_name": "B. Jagannathan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284268300",
                    "id": 37284268300,
                    "full_name": "D.L. Harame",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 17 GHz RF receiver consisting of an LNA and doubly-balanced mixers coupled by a monolithic 3.7:1 step-down transformer realizes over 70 dB of image-rejection in a 100 GHz-f/sub T/ SiGe BiCMOS technology. Quadrature LO signals are generated with electronically tunable phase from a subharmonically injection-locked oscillator. The measured IIP3 is -5.1 dBm with 17.3 dB conversion gain and 6.5 dB NF (SSB, 50 /spl Omega/) at 17.2 GHz. The 1.9/spl times/1.0 mm/sup 2/ IC consumes 62.5 mW from a 2.2 V supply.",
        "article_number": 1332757,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332757",
        "html_url": "https://ieeexplore.ieee.org/document/1332757/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Injection-locked oscillators",
                    "Radio frequency",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Signal generators",
                    "Gain measurement",
                    "Image converters",
                    "Noise measurement",
                    "Amplitude modulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 388.0,
        "end_page": "534 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332757/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332758",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A fully integrated 24 GHz 8-path phased-array receiver in silicon",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 190,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Southern California, Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275623700",
                    "id": 37275623700,
                    "full_name": "H. Hashemi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275635300",
                    "id": 37275635300,
                    "full_name": "X. Guan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275631100",
                    "id": 37275631100,
                    "full_name": "A. Hajimiri",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated 8-channel phased-array receiver at 24 GHz is demonstrated. Each channel achieves a gain of 43 dB, noise figure of 8 dB, and an IIP3 of -11dBm, consuming 29 mA of current from a 2.5 V supply. The 8-channel array has a beam-forming resolution of 22.5/spl deg/, a peak-to-null ratio of 20 dB (4-bits), a total array gain of 61 dB, and improves the signal-to-noise ratio by 9 dB.",
        "article_number": 1332758,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332758",
        "html_url": "https://ieeexplore.ieee.org/document/1332758/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 43,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon",
                    "Phased arrays",
                    "Radio frequency",
                    "Baseband",
                    "Radar antennas",
                    "Synthetic aperture radar",
                    "MIMO",
                    "Broadband antennas",
                    "Narrowband",
                    "Interchannel interference"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 390.0,
        "end_page": "534 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332758/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332759",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A low-loss phase shifter in 180 nm CMOS for multiple-antenna receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 191,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Washington, Seattle, WA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330474400",
                    "id": 37330474400,
                    "full_name": "H. Zarei",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of Washington, Seattle, WA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275544000",
                    "id": 37275544000,
                    "full_name": "D.J. Allstot",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A negative resistance approach decreases the loss of reflective-type passive phase shifters by as much as 5.9 dB over 2.27-2.45 GHz for use in multiple-antenna receivers. Conventional and low-loss prototypes each exhibit a phase-control range of -105/spl deg/ and consume 1.08 mm/sup 2/ in 180 nm CMOS.",
        "article_number": 1332759,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332759",
        "html_url": "https://ieeexplore.ieee.org/document/1332759/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 48,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase shifters",
                    "Varactors",
                    "Inductors",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Voltage control",
                    "BiCMOS integrated circuits",
                    "Phase modulation",
                    "Gallium arsenide",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 392.0,
        "end_page": "534 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332759/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332760",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A 35.2-37.6 GHz LC VCO in a 70/100 GHz f/sub T//f/sub max/ SiGe technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 192,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275067800",
                    "id": 37275067800,
                    "full_name": "H. Veenstra",
                    "author_order": 1
                },
                {
                    "affiliation": "Philips Res., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275071000",
                    "id": 37275071000,
                    "full_name": "E. van der Heijden",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An LC VCO circuit uses two cascaded emitter followers with resistive loads and combines negative resistance and output buffers. The VCO is particularly suited for frequencies above the limit of the cross-coupled differential pair, and a 35.2-37.6 GHz VCO achieves a phase noise of -105 dBc/Hz at 2 MHz from the carrier, in a 0.25 /spl mu/m production SiGe technology.",
        "article_number": 1332760,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332760",
        "html_url": "https://ieeexplore.ieee.org/document/1332760/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Circuit topology",
                    "Radio frequency",
                    "Phase noise",
                    "Production",
                    "Bandwidth",
                    "Capacitance",
                    "Integrated circuit modeling"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 394.0,
        "end_page": "534 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332760/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332761",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A monolithic low phase noise 1.7GHz CMOS VCO for zero-IF cellular CDMA receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 193,
        "authors": {
            "authors": [
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087221296",
                    "id": 37087221296,
                    "full_name": "Yue Wu",
                    "author_order": 1
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268464200",
                    "id": 37268464200,
                    "full_name": "V. Aparin",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a 1.7 GHz CMOS VCO with low-noise regulator which is implemented in a 0.25 /spl mu/m 5M process for zero-IF cellular CDMA receivers. A grounded varactor topology, using the junction diodes of an NFET transistor, is employed for fine tuning. The VCO has 350 MHz tuning range and achieves phase noise <-134 dBc/Hz at 900 kHz offset under a noisy supply (0.37 pV//spl radic/Hz PSD). The DC power sensitivity is smaller than 25 kHz/V.",
        "article_number": 1332761,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332761",
        "html_url": "https://ieeexplore.ieee.org/document/1332761/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 22,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase noise",
                    "Voltage-controlled oscillators",
                    "Multiaccess communication",
                    "Noise generators",
                    "Power supplies",
                    "Low-frequency noise",
                    "Circuit noise",
                    "Inductors",
                    "Frequency",
                    "1f noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 396.0,
        "end_page": "535 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332761/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332762",
        "cat_title": "RF POTPOURRI",
        "cat_num": 21,
        "title": "A +110dBm IIP3 SiGe mixer with IM3 cancellation technique",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 194,
        "authors": {
            "authors": [
                {
                    "affiliation": "Corp. Res. Dev. Center, Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275500500",
                    "id": 37275500500,
                    "full_name": "S. Otaka",
                    "author_order": 1
                },
                {
                    "affiliation": "Corp. Res. Dev. Center, Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275499000",
                    "id": 37275499000,
                    "full_name": "M. Ashida",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278806000",
                    "id": 37278806000,
                    "full_name": "M. Ishii",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275503000",
                    "id": 37275503000,
                    "full_name": "T. Itakura",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3rd-order intermodulation (IM3) cancellation technique using a sub-mixer is proposed for low-power, low-distortion mixers. The technique reduces IM3 by 18dB with a current increase of less than 10%. The mixer achieves an IIP3 of 10dBm, a gain of 8.7dB, a NF of 9.8dB and dissipates 30mW from 2.9V.",
        "article_number": 1332762,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332762",
        "html_url": "https://ieeexplore.ieee.org/document/1332762/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Operational amplifiers",
                    "Linearity",
                    "Resistors",
                    "Transconductance",
                    "Tail",
                    "Equations",
                    "Switches",
                    "Inductors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 398.0,
        "end_page": "535 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332762/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332763",
        "cat_title": "DSL AND MULTI-Gb/s I/O",
        "cat_num": 22,
        "title": "Session 22 Overview: DSL and Multi-Gb/s I/O",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 195,
        "authors": {
            "authors": [
                {
                    "affiliation": "Agere Systems",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37697934700",
                    "id": 37697934700,
                    "full_name": "R. Minear",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087804803",
                    "id": 37087804803,
                    "full_name": "H. Sanchez",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332763,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332763",
        "html_url": "https://ieeexplore.ieee.org/document/1332763/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 400.0,
        "end_page": "401",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332764",
        "cat_title": "DSL AND MULTI-Gb/s I/O",
        "cat_num": 22,
        "title": "A four-channel ADSL2+ analog front end for CO applications with 75mW per channel built in 0.13/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 196,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol., Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275702900",
                    "id": 37275702900,
                    "full_name": "P. Pessl",
                    "author_order": 1
                },
                {
                    "affiliation": "Infineon Technol., Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275694600",
                    "id": 37275694600,
                    "full_name": "J. Hohl",
                    "author_order": 2
                },
                {
                    "affiliation": "Infineon Technol., Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275697900",
                    "id": 37275697900,
                    "full_name": "R. Gaggl",
                    "author_order": 3
                },
                {
                    "affiliation": "Infineon Technol., Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37870855700",
                    "id": 37870855700,
                    "full_name": "A. Marak",
                    "author_order": 4
                },
                {
                    "affiliation": "Infineon Technol., Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087581610",
                    "id": 37087581610,
                    "full_name": "G. Glanzer",
                    "author_order": 5
                },
                {
                    "affiliation": "Infineon Technol., Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426999700",
                    "id": 37426999700,
                    "full_name": "A. Kahl",
                    "author_order": 6
                },
                {
                    "affiliation": "Infineon Technol., Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37429211600",
                    "id": 37429211600,
                    "full_name": "S. Walter",
                    "author_order": 7
                },
                {
                    "affiliation": "Infineon Technol., Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275692900",
                    "id": 37275692900,
                    "full_name": "J. Hauptmann",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 0.13/spl mu/m CMOS four-channel analog front-end IC is presented. Each channel contains all analog and digital codec blocks, such as PGA, tuned filter, 14b ADC/DAC and digital filters. The core works with 1.5V beside the 2.5V and 3.3V interface supplies. In idle mode less than 75mW per channel is consumed.",
        "article_number": 1332764,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332764",
        "html_url": "https://ieeexplore.ieee.org/document/1332764/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filters",
                    "Linearity",
                    "Clocks",
                    "Switches",
                    "CMOS technology",
                    "Frequency",
                    "Energy consumption",
                    "Phase locked loops",
                    "Logic",
                    "Operational amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 402.0,
        "end_page": "535 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332764/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332765",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "A 0.13/spl mu/m CMOS four-channel ADSL2+ analog front-end for CO applications with 75mW per channel",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 197,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instruments, Bangalore, India",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268328200",
                    "id": 37268328200,
                    "full_name": "S. Oswal",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433109500",
                    "id": 37433109500,
                    "full_name": "F. Mujica",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37343409700",
                    "id": 37343409700,
                    "full_name": "S. Prasad",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268337800",
                    "id": 37268337800,
                    "full_name": "R. Srinivasa",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085971767",
                    "id": 37085971767,
                    "full_name": "B. Sharma",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671509",
                    "id": 37088671509,
                    "full_name": "A. Raychoudhary",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268335000",
                    "id": 37268335000,
                    "full_name": "H. Khasnis",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086201750",
                    "id": 37086201750,
                    "full_name": "A. Sharma",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670824",
                    "id": 37088670824,
                    "full_name": "R. Sriram",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671516",
                    "id": 37088671516,
                    "full_name": "B. Vijayvardhan",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089124924",
                    "id": 37089124924,
                    "full_name": "R. Menon",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670877",
                    "id": 37088670877,
                    "full_name": "R. Gireesh",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088671708",
                    "id": 37088671708,
                    "full_name": "N. Ahuja",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268340600",
                    "id": 37268340600,
                    "full_name": "M. Gambhir",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268299600",
                    "id": 37268299600,
                    "full_name": "M. Sadafale",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An analog-front-end design including the power-management circuits to achieve an SoC ADSL CPE modem solution is presented. The integrated AFE with less than 2nV//spl radic/Hz input referred noise, dynamically adaptive hybrid and combination of the analog and digital filtering provides a single-chip solution.",
        "article_number": 1332765,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332765",
        "html_url": "https://ieeexplore.ieee.org/document/1332765/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Costs",
                    "Digital filters",
                    "Driver circuits",
                    "Modems",
                    "Linearity",
                    "Instruments",
                    "Power generation",
                    "CMOS process",
                    "Timing",
                    "Differential amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 404.0,
        "end_page": "535 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332765/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332766",
        "cat_title": "DSL AND MULTI-Gb/s I/O",
        "cat_num": 22,
        "title": "A 3 V CMOS quad-spectrum ADSL CPE analog front-end with 5 V integrated line driver",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 198,
        "authors": {
            "authors": [
                {
                    "affiliation": "Centillium Commun., Vallauris, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089053242",
                    "id": 37089053242,
                    "full_name": "R. Hogervorst",
                    "author_order": 1
                },
                {
                    "affiliation": "Centillium Commun., Vallauris, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087845577",
                    "id": 37087845577,
                    "full_name": "B. Tourette",
                    "author_order": 2
                },
                {
                    "affiliation": "Centillium Commun., Vallauris, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086649821",
                    "id": 37086649821,
                    "full_name": "N. Monier",
                    "author_order": 3
                },
                {
                    "affiliation": "Centillium Commun., Vallauris, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087452265",
                    "id": 37087452265,
                    "full_name": "O. Metayer",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086645611",
                    "id": 37086645611,
                    "full_name": "E. Afifi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087452701",
                    "id": 37087452701,
                    "full_name": "J.-C. Delefosse",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089121640",
                    "id": 37089121640,
                    "full_name": "J.-Y. Michel",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The analog front-end (AFE) for ADSL customer premise equipment (CPE) permits quad-spectrum down-stream (138 kHz to 3.75 MHz). The AFE includes a 5 V line driver in a standard 0.18 /spl mu/m 3 V CMOS process. The receive path contains an ADC with an 80 dB SNDR over 3.75 MHz bandwidth. Down-stream data rates of more than 50 Mb/s are measured on short loops.",
        "article_number": 1332766,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332766",
        "html_url": "https://ieeexplore.ieee.org/document/1332766/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "CMOS process",
                    "Driver circuits",
                    "Electronics packaging",
                    "Synthesizers",
                    "Signal processing",
                    "Distortion measurement",
                    "Video on demand",
                    "Streaming media",
                    "Modems"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 406.0,
        "end_page": "535 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332766/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332767",
        "cat_title": "DSL AND MULTI-Gb/s I/O",
        "cat_num": 22,
        "title": "7th-order low-voltage CMOS POTS/ADSL splitter for DSL access multiplexer size reduction",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 199,
        "authors": {
            "authors": [
                {
                    "affiliation": "ETIC Center, LEA S.A., Cesson-Sevigne, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086743122",
                    "id": 37086743122,
                    "full_name": "H. Dedieu",
                    "author_order": 1
                },
                {
                    "affiliation": "ETIC Center, LEA S.A., Cesson-Sevigne, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087334996",
                    "id": 37087334996,
                    "full_name": "I. Fernandez",
                    "author_order": 2
                },
                {
                    "affiliation": "ETIC Center, LEA S.A., Cesson-Sevigne, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086747672",
                    "id": 37086747672,
                    "full_name": "P. Golden",
                    "author_order": 3
                },
                {
                    "affiliation": "ETIC Center, LEA S.A., Cesson-Sevigne, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086742923",
                    "id": 37086742923,
                    "full_name": "G. Nallatamby",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268592700",
                    "id": 37268592700,
                    "full_name": "J. Sevenhans",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332468900",
                    "id": 37332468900,
                    "full_name": "P. Reusens",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352709400",
                    "id": 37352709400,
                    "full_name": "J.P. Bardyn",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333419700",
                    "id": 37333419700,
                    "full_name": "E. Moons",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087335378",
                    "id": 37087335378,
                    "full_name": "F. Krurnmenacher",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Silicon ADSL/POTS splitter filter integration is the challenge for size and cost reduction of DSL equipment. This paper describes the implementation in 0.5 /spl mu/m CMOS of a wire by wire configuration of this filter. The area of the chip is 3 mm/sup 2/. Proof of concept and measurements on the prototype silicon are reported.",
        "article_number": 1332767,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332767",
        "html_url": "https://ieeexplore.ieee.org/document/1332767/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DSL",
                    "Multiplexing",
                    "Coils",
                    "Voltage",
                    "CMOS process",
                    "Silicon",
                    "Band pass filters",
                    "Passive filters",
                    "Circuits",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 408.0,
        "end_page": "535 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332767/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332768",
        "cat_title": "DSL AND MULTI-Gb/s I/O",
        "cat_num": 22,
        "title": "A scalable 160Gb/s switch fabric processor with 320Gb/s memory bandwidth",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 200,
        "authors": {
            "authors": [
                {
                    "affiliation": "TeraChip, Lod, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087529163",
                    "id": 37087529163,
                    "full_name": "G. Paul",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089093634",
                    "id": 37089093634,
                    "full_name": "A. Khan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668092",
                    "id": 37088668092,
                    "full_name": "M. Zeiger",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668343",
                    "id": 37088668343,
                    "full_name": "A. Cohn",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667649",
                    "id": 37088667649,
                    "full_name": "D. Dramon",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266930200",
                    "id": 37266930200,
                    "full_name": "D. Le",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282485500",
                    "id": 37282485500,
                    "full_name": "E. Naviasky",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669002",
                    "id": 37088669002,
                    "full_name": "E. Grigoriants",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668007",
                    "id": 37088668007,
                    "full_name": "G. Malkin",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668051",
                    "id": 37088668051,
                    "full_name": "I. Malobani",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668632",
                    "id": 37088668632,
                    "full_name": "I. Yanuka",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37069730600",
                    "id": 37069730600,
                    "full_name": "J. Yu",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549499800",
                    "id": 37549499800,
                    "full_name": "J. Kung",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667169",
                    "id": 37088667169,
                    "full_name": "L. Gnor",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668678",
                    "id": 37088668678,
                    "full_name": "M. Shiterit",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668143",
                    "id": 37088668143,
                    "full_name": "R. Rozen",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669529",
                    "id": 37088669529,
                    "full_name": "R. Gabe",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667213",
                    "id": 37088667213,
                    "full_name": "S. Hadas",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666800",
                    "id": 37088666800,
                    "full_name": "T. Kelly",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38202991400",
                    "id": 38202991400,
                    "full_name": "T. Wilson",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089056176",
                    "id": 37089056176,
                    "full_name": "T. Nguyen",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279410700",
                    "id": 37279410700,
                    "full_name": "W. Evans",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666782",
                    "id": 37088666782,
                    "full_name": "Y. Hayon",
                    "author_order": 23
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a cost-effective, scalable, single-chip-switch fabric processor with 320 Gb/s full duplex throughput, using a 320 Gb/s shared memory architecture, which delivers an 8/spl times/ improvement in functional efficiency. 30 M transistors, 64 SerDes ports and four 3.125 GHz PLLs are integrated in a 0.13 /spl mu/m 8M process.",
        "article_number": 1332768,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332768",
        "html_url": "https://ieeexplore.ieee.org/document/1332768/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Fabrics",
                    "Bandwidth",
                    "Throughput",
                    "Timing",
                    "Clocks",
                    "Memory management",
                    "Centralized control",
                    "Costs",
                    "Memory architecture"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 410.0,
        "end_page": "536 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332768/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332769",
        "cat_title": "DSL AND MULTI-Gb/s I/O",
        "cat_num": 22,
        "title": "A 4 Gb/s/pin dual-reference simultaneous bidirectional I/O circuit for memory-bus interface",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 201,
        "authors": {
            "authors": [
                {
                    "affiliation": "Korea Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087252784",
                    "id": 37087252784,
                    "full_name": "Woo-Seop Kim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087465090",
                    "id": 37087465090,
                    "full_name": "Jung-Hwan Choi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087726340",
                    "id": 37087726340,
                    "full_name": "Jin-Hyun Kim",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088094524",
                    "id": 37088094524,
                    "full_name": "Sung-Bum Cho",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086966429",
                    "id": 37086966429,
                    "full_name": "Chang-Hyun Kim",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo-In Cho",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171182",
                    "id": 37087171182,
                    "full_name": "Suki Kim",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper proposes a receiver with dual reference levels and a pre-emphasis circuit, which reduces ISI and improves input margin and linearity characteristics by 100% for data communication in memory applications. A test chip fabricated with a 0.10 /spl mu/m 1.8 V CMOS memory process achieves a data rate of 4 Gb/s/pin.",
        "article_number": 1332769,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332769",
        "html_url": "https://ieeexplore.ieee.org/document/1332769/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuit testing",
                    "Bandwidth",
                    "Driver circuits",
                    "Intersymbol interference",
                    "Read-write memory",
                    "Crosstalk",
                    "Capacitance",
                    "Pins",
                    "Linearity",
                    "Data communication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 412.0,
        "end_page": "536 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332769/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332770",
        "cat_title": "DSL AND MULTI-Gb/s I/O",
        "cat_num": 22,
        "title": "A 3.6 Gb/s/pin simultaneous bidirectional (SBD) I/O interface for high-speed DRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 202,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087482233",
                    "id": 37087482233,
                    "full_name": "Jae-Kwan Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087465090",
                    "id": 37087465090,
                    "full_name": "Jung-Hwan Choi",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087713681",
                    "id": 37087713681,
                    "full_name": "Sung-Woo Shin",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087716027",
                    "id": 37087716027,
                    "full_name": "Chan-Kyong Kim",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087714387",
                    "id": 37087714387,
                    "full_name": "Hwa-Yong Kim",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087252784",
                    "id": 37087252784,
                    "full_name": "Woo-Seop Kim",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087172530",
                    "id": 37087172530,
                    "full_name": "Changhyun Kim",
                    "author_order": 7
                },
                {
                    "affiliation": "Samsung Electron., Hwasung, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086988816",
                    "id": 37086988816,
                    "full_name": "Soo-In Cho",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A point-to-point I/O interface for high-speed DRAM is described. The interface utilizes simultaneous bidirectional signaling that enables transmitting/receiving data through a line at the same time. The test scheme is implemented in 0.10 /spl mu/m DRAM process. It achieves 3.6 Gb/s/pin in SBD mode and an I/O cell consumes 35 mW.",
        "article_number": 1332770,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332770",
        "html_url": "https://ieeexplore.ieee.org/document/1332770/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 51,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Impedance",
                    "Circuit testing",
                    "Voltage control",
                    "Driver circuits",
                    "Circuit topology",
                    "Bandwidth",
                    "Wire",
                    "Resistors",
                    "Sampling methods"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 414.0,
        "end_page": "415 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332770/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332771",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "Session 23 Overview: Channel Coding",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 203,
        "authors": {
            "authors": [
                {
                    "affiliation": "ST Microelectronics",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331323900",
                    "id": 37331323900,
                    "full_name": "G. Betti",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346799100",
                    "id": 37346799100,
                    "full_name": "A. van der Werf",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332771,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332771",
        "html_url": "https://ieeexplore.ieee.org/document/1332771/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 416.0,
        "end_page": "417",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332772",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "A 600 MHz DSP with 24 Mb embedded DRAM with an enhanced instruction set for wireless communication",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 204,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088023957",
                    "id": 37088023957,
                    "full_name": "Y. Adelman",
                    "author_order": 1
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667925",
                    "id": 37088667925,
                    "full_name": "D. Agur",
                    "author_order": 2
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666295",
                    "id": 37088666295,
                    "full_name": "T. Bennun",
                    "author_order": 3
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669374",
                    "id": 37088669374,
                    "full_name": "O. Chalak",
                    "author_order": 4
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37444814200",
                    "id": 37444814200,
                    "full_name": "Z. Greenfield",
                    "author_order": 5
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37358339500",
                    "id": 37358339500,
                    "full_name": "R. Holzer",
                    "author_order": 6
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667437",
                    "id": 37088667437,
                    "full_name": "M. Jalfon",
                    "author_order": 7
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667314",
                    "id": 37088667314,
                    "full_name": "A. Kadry",
                    "author_order": 8
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666860",
                    "id": 37088666860,
                    "full_name": "E. Kraus",
                    "author_order": 9
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37998661600",
                    "id": 37998661600,
                    "full_name": "F. Lange",
                    "author_order": 10
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085816222",
                    "id": 37085816222,
                    "full_name": "H. Meirov",
                    "author_order": 11
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38014453700",
                    "id": 38014453700,
                    "full_name": "A. Olofsson",
                    "author_order": 12
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088670077",
                    "id": 37088670077,
                    "full_name": "O. Raikhman",
                    "author_order": 13
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666266",
                    "id": 37088666266,
                    "full_name": "D. Treves",
                    "author_order": 14
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38337089600",
                    "id": 38337089600,
                    "full_name": "S. Zur",
                    "author_order": 15
                },
                {
                    "affiliation": "Analog Devices, Herzelia, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087376966",
                    "id": 37087376966,
                    "full_name": "R. Talmudi",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 600 MHz general-purpose DSP with 24 Mb of embedded DRAM, 154 GOPS, 4800 MMACS, and 40 Gb/s I/O throughput is presented. The chip contains over 60M transistors and is implemented in 0.13 /spl mu/m 8M CMOS technology.",
        "article_number": 1332772,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332772",
        "html_url": "https://ieeexplore.ieee.org/document/1332772/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital signal processing",
                    "Random access memory",
                    "Wireless communication",
                    "Throughput",
                    "Signal processing",
                    "Delay",
                    "CMOS technology",
                    "Application software",
                    "Logic",
                    "Viterbi algorithm"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 418.0,
        "end_page": "419 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332772/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332773",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "A 28.8 Mb/s 4/spl times/4 MIMO 3G high-speed downlink packet access receiver with normalized least mean square equalization",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 205,
        "authors": {
            "authors": [
                {
                    "affiliation": "Bell Labs., Lucent Technol., North Ryde, NSW, Australia",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269127900",
                    "id": 37269127900,
                    "full_name": "D. Garrett",
                    "author_order": 1
                },
                {
                    "affiliation": "Bell Labs., Lucent Technol., North Ryde, NSW, Australia",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269127400",
                    "id": 37269127400,
                    "full_name": "G. Woodward",
                    "author_order": 2
                },
                {
                    "affiliation": "Bell Labs., Lucent Technol., North Ryde, NSW, Australia",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271076600",
                    "id": 37271076600,
                    "full_name": "L. Davis",
                    "author_order": 3
                },
                {
                    "affiliation": "Bell Labs., Lucent Technol., North Ryde, NSW, Australia",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266603000",
                    "id": 37266603000,
                    "full_name": "G. Knagge",
                    "author_order": 4
                },
                {
                    "affiliation": "Bell Labs., Lucent Technol., North Ryde, NSW, Australia",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269126300",
                    "id": 37269126300,
                    "full_name": "C. Nicol",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A receiver for high-speed downlink packet access supporting 28.8 Mb/s using QPSK over a 5 MHz frequency selective 4/spl times/4 MIMO wireless channel (5.76 b/s/Hz). A key feature is the normalized least mean squares space-time equalizer using a pilot correlator for more accurate adaptation. Fabricated in 0.18 /spl mu/m 6M CMOS, the core of the chip covers an 11.6 mm/sup 2/ area.",
        "article_number": 1332773,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332773",
        "html_url": "https://ieeexplore.ieee.org/document/1332773/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MIMO",
                    "Downlink",
                    "Equalizers",
                    "Filters",
                    "Multiaccess communication",
                    "Transmitting antennas",
                    "Correlators",
                    "3G mobile communication",
                    "Delay",
                    "Modulation coding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 420.0,
        "end_page": "536 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332773/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332774",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "A highly-integrated 3G CDMA2000 1X cellular baseband chip with GSM/AMPS/GPS/Bluetooth/multimedia capabilities and ZIF RIF support",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 206,
        "authors": {
            "authors": [
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329270900",
                    "id": 37329270900,
                    "full_name": "G. Uvieghara",
                    "author_order": 1
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37065692200",
                    "id": 37065692200,
                    "full_name": "M.C. Kuo",
                    "author_order": 2
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666806",
                    "id": 37088666806,
                    "full_name": "J. Arceo",
                    "author_order": 3
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668202",
                    "id": 37088668202,
                    "full_name": "J. Cheung",
                    "author_order": 4
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37292720900",
                    "id": 37292720900,
                    "full_name": "J. Lee",
                    "author_order": 5
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37682069500",
                    "id": 37682069500,
                    "full_name": "X. Niu",
                    "author_order": 6
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667503",
                    "id": 37088667503,
                    "full_name": "R. Sankuratri",
                    "author_order": 7
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666646",
                    "id": 37088666646,
                    "full_name": "M. Severson",
                    "author_order": 8
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669759",
                    "id": 37088669759,
                    "full_name": "O. Arias",
                    "author_order": 9
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087571170",
                    "id": 37087571170,
                    "full_name": "Y. Chang",
                    "author_order": 10
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667387",
                    "id": 37088667387,
                    "full_name": "S. King",
                    "author_order": 11
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086667245",
                    "id": 37086667245,
                    "full_name": "K.C. Lai",
                    "author_order": 12
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38102856000",
                    "id": 38102856000,
                    "full_name": "Y. Tian",
                    "author_order": 13
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668193",
                    "id": 37088668193,
                    "full_name": "S. Varadarajan",
                    "author_order": 14
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37559522900",
                    "id": 37559522900,
                    "full_name": "J. Wang",
                    "author_order": 15
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088667536",
                    "id": 37088667536,
                    "full_name": "K. Yen",
                    "author_order": 16
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085889760",
                    "id": 37085889760,
                    "full_name": "L. Yuan",
                    "author_order": 17
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37538740200",
                    "id": 37538740200,
                    "full_name": "N. Chen",
                    "author_order": 18
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666738",
                    "id": 37088666738,
                    "full_name": "D. Hsu",
                    "author_order": 19
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666355",
                    "id": 37088666355,
                    "full_name": "D. Lisk",
                    "author_order": 20
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087713606",
                    "id": 37087713606,
                    "full_name": "S. Khan",
                    "author_order": 21
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668254",
                    "id": 37088668254,
                    "full_name": "A. Fahim",
                    "author_order": 22
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088093601",
                    "id": 37088093601,
                    "full_name": "C.L. Wang",
                    "author_order": 23
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668310",
                    "id": 37088668310,
                    "full_name": "J. Dejaco",
                    "author_order": 24
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088666861",
                    "id": 37088666861,
                    "full_name": "Z. Mansour",
                    "author_order": 25
                },
                {
                    "affiliation": "Qualcomm, San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37853319400",
                    "id": 37853319400,
                    "full_name": "M. Sani",
                    "author_order": 26
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a 3G CDMA2000 1X cellular-baseband chip, with GSM/AMPS/GPS/Bluetooth/multimedia capabilities, which uses an embedded ARM and two DSP processors. It is implemented with 27 M transistors in 46.9 mm/sup 2/ using a 130 nm dual-V/sub T/ low-power CMOS process and achieves a three to four times standby-time improvement by the selective use of footswitches.",
        "article_number": 1332774,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332774",
        "html_url": "https://ieeexplore.ieee.org/document/1332774/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Baseband",
                    "GSM",
                    "Global Positioning System",
                    "Bluetooth",
                    "Radio frequency",
                    "Digital signal processing chips",
                    "Multiaccess communication",
                    "Chip scale packaging",
                    "Telephony",
                    "Hardware"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 422.0,
        "end_page": "536 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332774/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332775",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "A generic 350 Mb/s turbo-codec based on a 16-states SISO decoder",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 207,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37394509500",
                    "id": 37394509500,
                    "full_name": "P. Urard",
                    "author_order": 1
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37564512700",
                    "id": 37564512700,
                    "full_name": "L. Paumier",
                    "author_order": 2
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087542580",
                    "id": 37087542580,
                    "full_name": "M. Viollet",
                    "author_order": 3
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37869397700",
                    "id": 37869397700,
                    "full_name": "E. Lantreibecq",
                    "author_order": 4
                },
                {
                    "affiliation": "STMicroelectronics, Crolles, France",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38223696700",
                    "id": 38223696700,
                    "full_name": "H. Michel",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087542205",
                    "id": 37087542205,
                    "full_name": "S. Muroor",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087544698",
                    "id": 37087544698,
                    "full_name": "B. Coates",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37566415800",
                    "id": 37566415800,
                    "full_name": "B. Gupta",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The implementation of a 350 Mb/s 16-state SISO turbo decoder and its corresponding coder are described. It performs within 1.8 dB of Shannon's limit in terms of error correction. Implemented in 0.13 /spl mu/m low-leakage technology, this codec occupies 10 mm/sup 2/ and is designed using a Matlab-to-RTL design flow.",
        "article_number": 1332775,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332775",
        "html_url": "https://ieeexplore.ieee.org/document/1332775/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Turbo codes",
                    "Decoding",
                    "Algorithm design and analysis",
                    "Throughput",
                    "Arithmetic",
                    "Viterbi algorithm",
                    "Quadrature phase shift keying",
                    "Clocks",
                    "Frequency",
                    "Design methodology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 424.0,
        "end_page": "536 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332775/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332776",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "A 0.18 /spl mu/m CMOS front-end processor for a blu-ray disc recorder with an adaptive PRML",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 208,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron., Suwon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087530556",
                    "id": 37087530556,
                    "full_name": "GoangSeog Choi",
                    "author_order": 1
                },
                {
                    "affiliation": "Samsung Electron., Suwon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087530262",
                    "id": 37087530262,
                    "full_name": "JooSeon Kim",
                    "author_order": 2
                },
                {
                    "affiliation": "Samsung Electron., Suwon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087169919",
                    "id": 37087169919,
                    "full_name": "HyunJeong Park",
                    "author_order": 3
                },
                {
                    "affiliation": "Samsung Electron., Suwon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087306247",
                    "id": 37087306247,
                    "full_name": "YoungJun Ahn",
                    "author_order": 4
                },
                {
                    "affiliation": "Samsung Electron., Suwon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087432167",
                    "id": 37087432167,
                    "full_name": "HyunSoo Park",
                    "author_order": 5
                },
                {
                    "affiliation": "Samsung Electron., Suwon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087746003",
                    "id": 37087746003,
                    "full_name": "JinSeok Hong",
                    "author_order": 6
                },
                {
                    "affiliation": "Samsung Electron., Suwon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087529830",
                    "id": 37087529830,
                    "full_name": "JumHan Bae",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668395",
                    "id": 37088668395,
                    "full_name": "BomYun Kim",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668750",
                    "id": 37088668750,
                    "full_name": "YongSik Joo",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087526336",
                    "id": 37087526336,
                    "full_name": "TaeHyeon Sim",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087526534",
                    "id": 37087526534,
                    "full_name": "InSik Park",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087530529",
                    "id": 37087530529,
                    "full_name": "DongHo Shin",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip front-end SoC, comprising a PRML with an adaptive equalizer, a data processor including a modem and error-correcting code and digital servo with a 16 b DSP, is for Blu-ray disc application. The chip dissipates 0.9 W at 1.8 V and 132 MHz, contains 12M transistors and occupies 50 mm/sup 2/ in 0.18 /spl mu/m CMOS technology.",
        "article_number": 1332776,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332776",
        "html_url": "https://ieeexplore.ieee.org/document/1332776/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS process",
                    "Radio frequency",
                    "Detectors",
                    "Clocks",
                    "Viterbi algorithm",
                    "Optical recording",
                    "Database machines",
                    "RF signals",
                    "Adaptive equalizers",
                    "Optical signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 426.0,
        "end_page": "537 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332776/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332777",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "A CMOS SoC for 56/32/56/16 COMBO driver applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 209,
        "authors": {
            "authors": [
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087655232",
                    "id": 37087655232,
                    "full_name": "Chao-Long Tsai",
                    "author_order": 1
                },
                {
                    "affiliation": "MediaTek, Hsinchu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672599",
                    "id": 37088672599,
                    "full_name": "Hsueh-Kun Liao",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087214981",
                    "id": 37087214981,
                    "full_name": "Hsie-Chia Chang",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087574717",
                    "id": 37087574717,
                    "full_name": "Kuen-Suey Hou",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672168",
                    "id": 37088672168,
                    "full_name": "Ya-Lun Yang",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087308683",
                    "id": 37087308683,
                    "full_name": "Hung-Cheng Kuo",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672230",
                    "id": 37088672230,
                    "full_name": "Li-Chun Tu",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087653030",
                    "id": 37087653030,
                    "full_name": "Chih-Chin Chen",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087075266",
                    "id": 37087075266,
                    "full_name": "Yu-Kai Chou",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087652312",
                    "id": 37087652312,
                    "full_name": "Yu-Hsin Lin",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087583703",
                    "id": 37087583703,
                    "full_name": "Yi-Chuan Chen",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087369982",
                    "id": 37087369982,
                    "full_name": "Chang-Long Wu",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087650293",
                    "id": 37087650293,
                    "full_name": "Hsin-Cheng Chen",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088672194",
                    "id": 37088672194,
                    "full_name": "Yao-Jen Liang",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087369492",
                    "id": 37087369492,
                    "full_name": "Ching-Ho Chu",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087159633",
                    "id": 37087159633,
                    "full_name": "Ping-Hsing Lu",
                    "author_order": 16
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A single-chip solution for COMBO driver applications is presented. The approach features a multiple-word accessing mechanism to reduce SDRAM bandwidth requirement. After fabrication in 0.22/spl mu/m 1P5M CMOS process, the proposed COMBO SoC supports a 16x DVD speed with 965mW power consumption.",
        "article_number": 1332777,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332777",
        "html_url": "https://ieeexplore.ieee.org/document/1332777/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Decoding",
                    "DVD",
                    "Signal processing",
                    "Circuits",
                    "CD recording",
                    "Servomechanisms",
                    "RF signals",
                    "SDRAM",
                    "Power lasers",
                    "Error correction"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 428.0,
        "end_page": "537 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332777/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332778",
        "cat_title": "CHANNEL CODING",
        "cat_num": 23,
        "title": "A 1GHz CMOS analog-front-end for a partial-response read channel",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 210,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37556819500",
                    "id": 37556819500,
                    "full_name": "D. Sun",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331325300",
                    "id": 37331325300,
                    "full_name": "A. Xotta",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A. Abidi",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An analog front-end including a continuous-time equalizer to shape the received waveform into a 6-sample target, and a DFE-driven timing recovery loop is presented. With soft Viterbi detection, sensitivity is within 1.5dB of simulations at a rate of 24/25 and user density of 3.4. The 0.35 /spl mu/m CMOS chip consumes 240mW at 800MHz, and 380mW at 1 GHz clock rates.",
        "article_number": 1332778,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332778",
        "html_url": "https://ieeexplore.ieee.org/document/1332778/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Decision feedback equalizers",
                    "Ground penetrating radar",
                    "Detectors",
                    "Frequency",
                    "Timing",
                    "Finite impulse response filter",
                    "Viterbi algorithm",
                    "Phase detection",
                    "Phase estimation",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 430.0,
        "end_page": "537 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332778/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332779",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "Session 24 Overview: TD: Wireless Trends: Low-Power and 60GHz",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 211,
        "authors": {
            "authors": [
                {
                    "affiliation": "ST Microelectronics",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37302258000",
                    "id": 37302258000,
                    "full_name": "E. Perea",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275966400",
                    "id": 37275966400,
                    "full_name": "T. Sakurai",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332779,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332779",
        "html_url": "https://ieeexplore.ieee.org/document/1332779/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 432.0,
        "end_page": "433",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332780",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "A wireless integrated microsystem for environmental monitoring",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 212,
        "authors": {
            "authors": [
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38185332400",
                    "id": 38185332400,
                    "full_name": "K.D. Wise",
                    "author_order": 1
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275359500",
                    "id": 37275359500,
                    "full_name": "K. Najafi",
                    "author_order": 2
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37415826800",
                    "id": 37415826800,
                    "full_name": "R.D. Sacks",
                    "author_order": 3
                },
                {
                    "affiliation": "Michigan Univ., Ann Arbor, MI, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38468433700",
                    "id": 38468433700,
                    "full_name": "E.T. Zellers",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A wireless sensing platform employing digital compensation, self-test, and distributed power management is reported. Using this platform, key portions of a gas chromatograph are integrated in less than 10cc, analyzing multi-component mixtures with detection limits below 1 ppb.",
        "article_number": 1332780,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332780",
        "html_url": "https://ieeexplore.ieee.org/document/1332780/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Monitoring",
                    "Wireless sensor networks",
                    "Temperature sensors",
                    "Communication system security",
                    "Circuits",
                    "Temperature measurement",
                    "Accelerometers",
                    "Capacitive sensors",
                    "Gases",
                    "Silicon"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 434.0,
        "end_page": "537 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332780/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332781",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "A 0.9V 2.2mA multi-channel programmable FM receiver for hearing-aid applications in 0.25 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 213,
        "authors": {
            "authors": [
                {
                    "affiliation": "AnSem, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268710300",
                    "id": 37268710300,
                    "full_name": "N. Boom",
                    "author_order": 1
                },
                {
                    "affiliation": "AnSem, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087335367",
                    "id": 37087335367,
                    "full_name": "E. Peeters",
                    "author_order": 2
                },
                {
                    "affiliation": "AnSem, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268713700",
                    "id": 37268713700,
                    "full_name": "J. Crols",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38242962200",
                    "id": 38242962200,
                    "full_name": "F. Callias",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087335014",
                    "id": 37087335014,
                    "full_name": "R. Philip",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A remotely controllable and programmable multi-channel 72-225MHz miniature FM receiver for hearing aids draws 2.2mA from a 0.9V-1.6V supply. The receiver achieves an SNR of 43dB and a sensitivity of -103dBm for an audio bandwidth of 7.5kHz. The IC is realized in 0.25/spl mu/m CMOS and occupies 22.7mm/sup 2/.",
        "article_number": 1332781,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332781",
        "html_url": "https://ieeexplore.ieee.org/document/1332781/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Auditory system",
                    "Power supplies",
                    "Radio frequency",
                    "Voltage-controlled oscillators",
                    "Bandwidth",
                    "Filters",
                    "EPROM",
                    "Receivers",
                    "Energy consumption"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 436.0,
        "end_page": "537 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332781/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332782",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "AC-only RF ID tags for barcode replacement",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 214,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428451300",
                    "id": 37428451300,
                    "full_name": "S. Briole",
                    "author_order": 1
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268143200",
                    "id": 37268143200,
                    "full_name": "C. Pacha",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325335300",
                    "id": 37325335300,
                    "full_name": "K. Goser",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268159200",
                    "id": 37268159200,
                    "full_name": "A. Kaiser",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275567900",
                    "id": 37275567900,
                    "full_name": "R. Thewes",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275369700",
                    "id": 37275369700,
                    "full_name": "W. Weber",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268218300",
                    "id": 37268218300,
                    "full_name": "R. Brederlow",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An RF ID concept using ac-powered circuits without DC conversion is demonstrated for barcode replacement. A 32b codeword ID tag including an RF front-end, voltage limiter, frequency divider, ROM and power modulator has a 0.02mm/sup 2/ area in a 0.13/spl mu/m CMOS process. A packaging technology uses a sidewall contact to facilitate the assembly process.",
        "article_number": 1332782,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332782",
        "html_url": "https://ieeexplore.ieee.org/document/1332782/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 15,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Circuits",
                    "Voltage",
                    "Frequency conversion",
                    "Read only memory",
                    "Modulation coding",
                    "CMOS process",
                    "Packaging",
                    "CMOS technology",
                    "Assembly"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 438.0,
        "end_page": "537 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332782/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332783",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "Design of CMOS for 60GHz applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 215,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273505600",
                    "id": 37273505600,
                    "full_name": "C.H. Doan",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273501200",
                    "id": 37273501200,
                    "full_name": "S. Emami",
                    "author_order": 2
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280807800",
                    "id": 37280807800,
                    "full_name": "A.M. Niknejad",
                    "author_order": 3
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280909600",
                    "id": 37280909600,
                    "full_name": "R.W. Brodersen",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The viability of digital CMOS as a future mm-wave technology, capable of exploiting the 60GHz band, is explored. Optimal device design and appropriate mm-wave models are presented. From modeling of transistors in 0.13/spl mu/m technology a three cascode-stage amplifier at 1.5 volts would provide 11 dB of gain at 60GHz using 54mW.",
        "article_number": 1332783,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332783",
        "html_url": "https://ieeexplore.ieee.org/document/1332783/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 96,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Semiconductor device modeling",
                    "Fingers",
                    "Frequency",
                    "CMOS technology",
                    "Gain measurement",
                    "Distributed parameter circuits",
                    "Circuit synthesis",
                    "CMOS process",
                    "MOSFETs",
                    "Magnetic confinement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 440.0,
        "end_page": "538 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332783/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332784",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "60GHz transceiver circuits in SiGe bipolar technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 216,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273509500",
                    "id": 37273509500,
                    "full_name": "S. Reynolds",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273517300",
                    "id": 37273517300,
                    "full_name": "B. Floyd",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273508100",
                    "id": 37273508100,
                    "full_name": "U. Pfeiffer",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM T. J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273510500",
                    "id": 37273510500,
                    "full_name": "T. Zwick",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 60GHz LNA, direct-downconverter, PA, and 20GHz VCO are built in a 200GHz f/sub t/,/f/sub max/, 0.12/spl mu/m SiGe technology. The 10.8mW LNA has 15dB gain, 3.4-4.4dB noise figure and -8.5dBm IIP3. The down converter has 16dB gain, >50dB LO-RF isolation, and 13.4-14.8dB noise figure. The PA delivers 10dBm at 9dB gain.",
        "article_number": 1332784,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332784",
        "html_url": "https://ieeexplore.ieee.org/document/1332784/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 74,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Circuits",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Frequency",
                    "Noise measurement",
                    "Inductors",
                    "Impedance matching",
                    "Coplanar waveguides",
                    "Baseband"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 442.0,
        "end_page": "538 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332784/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332785",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "64 GHz and 100 GHz VCOs in 90 nm CMOS using optimum pumping method",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 217,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel R&D Labs, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38276604000",
                    "id": 38276604000,
                    "full_name": "L.M. Franca-Neto",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel R&D Labs, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282141000",
                    "id": 37282141000,
                    "full_name": "R.E. Bishop",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel R&D Labs, Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272598900",
                    "id": 37272598900,
                    "full_name": "B.A. Bloechel",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A method to optimally pump energy from the transistors to the passive network is presented for the design of integrated 64 GHz and 100 GHz VCOs in 90 nm CMOS. The VCOs use an on-die distributed network, draw /spl sim/25 mA from a 1 V supply and produce oscillations with 0.4 Vp-p amplitudes. Phase noise is <-110 dBc/Hz at 10 MHz offset, and VCO gain is 2 GHz/V.",
        "article_number": 1332785,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332785",
        "html_url": "https://ieeexplore.ieee.org/document/1332785/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 67,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "Passive networks",
                    "Impedance",
                    "Frequency",
                    "Microwave transistors",
                    "Mixers",
                    "CMOS logic circuits",
                    "CMOS technology",
                    "Stability",
                    "Transmission lines"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 444.0,
        "end_page": "538 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332785/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332786",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "A 63 GHz VCO using a standard 0.25 /spl mu/m CMOS process",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 218,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087271577",
                    "id": 37087271577,
                    "full_name": "Ren-Chieh Liu",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087159724",
                    "id": 37087159724,
                    "full_name": "Hong-Yeh Chang",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087161024",
                    "id": 37087161024,
                    "full_name": "Chi-Hsueh Wang",
                    "author_order": 3
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087149107",
                    "id": 37087149107,
                    "full_name": "Huei Wang",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 63 GHz VCO using a 0.25 /spl mu/m 1P6M CMOS is presented. It achieves an output power of -4 dBm without any output amplifier. This VCO is tunable over a 2.5 GHz range and its phase noise is -85 dBc/Hz at 1 MHz offset. The IC covers an area of 0.315 mm/sup 2/ and consumes 118 mW maximum.",
        "article_number": 1332786,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332786",
        "html_url": "https://ieeexplore.ieee.org/document/1332786/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 41,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage-controlled oscillators",
                    "CMOS process",
                    "Frequency",
                    "Coplanar waveguides",
                    "Dielectric substrates",
                    "Phase noise",
                    "Power generation",
                    "Power amplifiers",
                    "Semiconductor device modeling",
                    "Inductors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 446.0,
        "end_page": "447 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332786/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332787",
        "cat_title": "TD: WIRELESS TRENDS: LOW-POWER AND 60GHz",
        "cat_num": 24,
        "title": "Millimeter-wave photonic integrated circuit technologies for high-speed wireless communications applications",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 219,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271290400",
                    "id": 37271290400,
                    "full_name": "T. Nagatsuma",
                    "author_order": 1
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279120000",
                    "id": 37279120000,
                    "full_name": "A. Hirata",
                    "author_order": 2
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284495300",
                    "id": 37284495300,
                    "full_name": "M. Harada",
                    "author_order": 3
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290763900",
                    "id": 37290763900,
                    "full_name": "H. Ishii",
                    "author_order": 4
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265816000",
                    "id": 37265816000,
                    "full_name": "K. Machida",
                    "author_order": 5
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37063651100",
                    "id": 37063651100,
                    "full_name": "T. Minotani",
                    "author_order": 6
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279183600",
                    "id": 37279183600,
                    "full_name": "H. Ito",
                    "author_order": 7
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270562400",
                    "id": 37270562400,
                    "full_name": "T. Kosugi",
                    "author_order": 8
                },
                {
                    "affiliation": "NTT, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278611100",
                    "id": 37278611100,
                    "full_name": "T. Shibata",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes an IC technology for high-speed wireless-link systems, using photonic techniques, which provides 10 Gb/s at 120 GHz. Optical signals are converted to electrical signals and radiated into freespace using Si-based circuitry. Both the preamp and PA utilize 0.1 /spl mu/m gate InAlAs/InGaAs HEMTs with gains of 6-10 dB and 8.5 dB, respectively.",
        "article_number": 1332787,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332787",
        "html_url": "https://ieeexplore.ieee.org/document/1332787/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Millimeter wave integrated circuits",
                    "Millimeter wave technology",
                    "Photonic integrated circuits",
                    "Integrated circuit technology",
                    "Wireless communication",
                    "High speed integrated circuits",
                    "High speed optical techniques",
                    "Indium compounds",
                    "Indium gallium arsenide",
                    "HEMTs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 448.0,
        "end_page": "449 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332787/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332788",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "Session 25 Overview: High-Resolution Nyquist ADCs",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 220,
        "authors": {
            "authors": [
                {
                    "affiliation": "IDT-Newave Technology",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087763053",
                    "id": 37087763053,
                    "full_name": "Zhongyuan Chang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38277344100",
                    "id": 38277344100,
                    "full_name": "B. Redman-White",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332788,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332788",
        "html_url": "https://ieeexplore.ieee.org/document/1332788/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 450.0,
        "end_page": "451",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332789",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "A digitally enhanced 1.8 V 15 b 40 MS/s CMOS pipelined ADC",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 221,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of California San Diego, La Jolla, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275456500",
                    "id": 37275456500,
                    "full_name": "E. Siragusa",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of California San Diego, La Jolla, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275466400",
                    "id": 37275466400,
                    "full_name": "I. Galton",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8 V 15 b 40 MS/s CMOS pipelined ADC with 90 dB SFDR and 72 dB peak SNR over the full Nyquist band is described. ADC performance is enhanced by digital background calibration of DAC noise and interstage gain error. The IC is realized in a 0.18 /spl mu/m CMOS process, consumes 400 mW, and has a die size of 4 mm/spl times/5 mm.",
        "article_number": 1332789,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332789",
        "html_url": "https://ieeexplore.ieee.org/document/1332789/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 19,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise cancellation",
                    "Logic",
                    "Pipelines",
                    "Capacitors",
                    "Calibration",
                    "Additive noise",
                    "CMOS process",
                    "Digital signal processing",
                    "High-resolution imaging",
                    "Low voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 452.0,
        "end_page": "538 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332789/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332790",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "A 15 b 20 MS/s CMOS pipelined ADC with digital background calibration",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 222,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087587697",
                    "id": 37087587697,
                    "full_name": "Hung-Chih Liu",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087589391",
                    "id": 37087589391,
                    "full_name": "Zwei-Mei Lee",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171160",
                    "id": 37087171160,
                    "full_name": "Jieh-Tsorng Wu",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 15 b 20 MS/s CMOS pipelined ADC is fabricated in a 0.18 /spl mu/m dual-gate CMOS technology and achieves 94 dB SFDR and 74 dB SNDR for a 8 MHz input. Digital calibration can proceed continuously in the background to maintain the ADC resolution. The chip occupies an area of 3.3/spl times/3.4 mm/sup 2/ and dissipates 235 mW with 1.8 V and 3.3 V dual supplies.",
        "article_number": 1332790,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332790",
        "html_url": "https://ieeexplore.ieee.org/document/1332790/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Pipelines",
                    "Capacitors",
                    "CMOS technology",
                    "Analog-digital conversion",
                    "Clocks",
                    "Low pass filters",
                    "Silicon",
                    "Sampling methods",
                    "Linearity"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 454.0,
        "end_page": "539 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332790/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332791",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "A 96 dB SFDR 50 MS/s digitally enhanced CMOS pipeline A/D converter",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 223,
        "authors": {
            "authors": [
                {
                    "affiliation": "Minnesota Univ., Minneapolis, MN, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37359241000",
                    "id": 37359241000,
                    "full_name": "K. Nair",
                    "author_order": 1
                },
                {
                    "affiliation": "Minnesota Univ., Minneapolis, MN, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275606500",
                    "id": 37275606500,
                    "full_name": "R. Harjani",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 96 dB SFDR 50 MS/s pipeline A/D converter has been designed in a 0.25 /spl mu/m CMOS process. An improved sample-and-hold and subtractive dither-continuous gain correction (SD-CGC) digital calibration are used to increase linearity. Prototype measurements show that the SNDR increases from 49 dB to 75 dB and the SFDR increases from 62 dB to 96 dB using the technique.",
        "article_number": 1332791,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332791",
        "html_url": "https://ieeexplore.ieee.org/document/1332791/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 29,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pipelines",
                    "Error correction",
                    "Linearity",
                    "Switches",
                    "Analytical models",
                    "Analog-digital conversion",
                    "Switching circuits",
                    "Capacitors",
                    "Dynamic range",
                    "Sampling methods"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 456.0,
        "end_page": "539 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332791/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332792",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "A 1.8 V 14 b 10 MS/s pipelined ADC in 0.18 /spl mu/m CMOS with 99 dB SFDR",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 224,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087338247",
                    "id": 37087338247,
                    "full_name": "Yun Chiu",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341216300",
                    "id": 37341216300,
                    "full_name": "P.R. Gray",
                    "author_order": 2
                },
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268296200",
                    "id": 37268296200,
                    "full_name": "B. Nikolic",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8 V, 14 b pipelined ADC using passive capacitor error-averaging and nested CMOS gain boosting achieves 99 dB SFDR for signal frequencies up to 5.1 MHz without trimming or calibration. With a 1 MHz analog input, DNL is 0.31 LSB, INL is 0.58 LSB, and SNDR is 73.6 dB. The chip occupies 15 mm/sup 2/ in 0.18 /spl mu/m CMOS and dissipates 112 mW.",
        "article_number": 1332792,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332792",
        "html_url": "https://ieeexplore.ieee.org/document/1332792/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 9,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Capacitors",
                    "Sampling methods",
                    "CMOS technology",
                    "Operational amplifiers",
                    "Frequency",
                    "Low voltage",
                    "Pipelines",
                    "Circuit noise",
                    "Signal to noise ratio",
                    "Boosting"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 458.0,
        "end_page": "539 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332792/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332793",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "A 12 b 80 MS/s pipelined ADC with bootstrapped digital calibration",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 225,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442050400",
                    "id": 37442050400,
                    "full_name": "C.R. Grace",
                    "author_order": 1
                },
                {
                    "affiliation": "Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276290900",
                    "id": 37276290900,
                    "full_name": "P.J. Hurst",
                    "author_order": 2
                },
                {
                    "affiliation": "Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272083300",
                    "id": 37272083300,
                    "full_name": "S.H. Lewis",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 12 b 80 MS/s pipelined ADC is calibrated for constant and signal-dependent gain errors as well as for slew-rate errors. With foreground calibration, peak SNDR is 72.6 dB, and peak SFDR is 85.4 dB. Using an on-chip microprocessor for calibration, the total power dissipation is 755 mW from 2.5 V, and the active area is 19.6 mm/sup 2/ in a 0.25 /spl mu/m CMOS process.",
        "article_number": 1332793,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332793",
        "html_url": "https://ieeexplore.ieee.org/document/1332793/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 25,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Voltage",
                    "Testing",
                    "Gain",
                    "Computer errors",
                    "Signal processing",
                    "Linearity",
                    "Prototypes",
                    "Engines",
                    "Microprocessors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 460.0,
        "end_page": "539 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332793/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332794",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 226,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086678584",
                    "id": 37086678584,
                    "full_name": "O. Stroeble",
                    "author_order": 1
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373578800",
                    "id": 37373578800,
                    "full_name": "V. Dias",
                    "author_order": 2
                },
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37561106600",
                    "id": 37561106600,
                    "full_name": "C. Schwoerer",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10 b 80 MHz pipeline ADC consumes 22 mA at 1.5 V and occupies a die area of 0.3 mm/sup 2/ in a 0.13 /spl mu/m CMOS technology. The ADC is based on a conventional 1.5 b pipeline architecture combined with dynamic-range-doubling and dynamic-reference-selection algorithms.",
        "article_number": 1332794,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332794",
        "html_url": "https://ieeexplore.ieee.org/document/1332794/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 22,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dynamic range",
                    "Pipelines",
                    "Clocks",
                    "CMOS technology",
                    "Energy consumption",
                    "Capacitors",
                    "Sampling methods",
                    "Charge transfer",
                    "Voltage",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 462.0,
        "end_page": "539 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332794/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332795",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "A 14 b-linear capacitor self-trimming pipelined ADC",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 227,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of California, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087205177",
                    "id": 37087205177,
                    "full_name": "Seung-Tak Ryu",
                    "author_order": 1
                },
                {
                    "affiliation": "Univ. of California, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272985800",
                    "id": 37272985800,
                    "full_name": "S. Ray",
                    "author_order": 2
                },
                {
                    "affiliation": "Univ. of California, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171477",
                    "id": 37087171477,
                    "full_name": "Bang-Sup Song",
                    "author_order": 3
                },
                {
                    "affiliation": "Univ. of California, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087156886",
                    "id": 37087156886,
                    "full_name": "Gyu-Hyeong Cho",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272987500",
                    "id": 37272987500,
                    "full_name": "K. Bacrania",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Capacitor mismatch in a 1.5 b/stage pipelined ADC is self-trimmed with a zero-forcing calibration loop based on /spl Delta//spl Sigma/ polarity detection. Signal-subtracted analog PN error correlation shortens background calibration time by a factor of 10. The 4.2/spl times/3.8 mm/sup 2/ chip in 0.18 /spl mu/m CMOS exhibits 1 LSB INL at 14 b, 84 dB SFDR at 30 MS/s, and consumes 350 mW at 3 V.",
        "article_number": 1332795,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332795",
        "html_url": "https://ieeexplore.ieee.org/document/1332795/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Capacitors",
                    "Error correction",
                    "Voltage",
                    "Calibration",
                    "Switches",
                    "Negative feedback",
                    "Clocks",
                    "Timing",
                    "Servomechanisms",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 464.0,
        "end_page": "540 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332795/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332796",
        "cat_title": "HIGH-RESOLUTION NYQUIST ADCs",
        "cat_num": 25,
        "title": "An opamp with common-mode linearized input stage",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 228,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices, Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088063965",
                    "id": 37088063965,
                    "full_name": "N. Carter",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Wideband large-signal distortion has been optimized by applying a common-mode linearization technique to the amplifier input stage. An operational amplifier has been fabricated in a 6 GHz f/sub T/ dielectrically-isolated complementary bipolar process that achieves 1 nv//spl radic/Hz voltage noise, better than 90 dBc distortion for a 2 V/sub pp/ 10 MHz input signal, a 2 GHz GBW, and 500 /spl mu/V V/sub os/.",
        "article_number": 1332796,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332796",
        "html_url": "https://ieeexplore.ieee.org/document/1332796/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Voltage",
                    "Tail",
                    "Transconductance",
                    "Mirrors",
                    "Operational amplifiers",
                    "Frequency",
                    "Resistors",
                    "Circuit noise",
                    "Shape",
                    "Topology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 466.0,
        "end_page": "467 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332796/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332797",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "Session 26 Overview: Optical and Fast I/O",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 229,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294277800",
                    "id": 37294277800,
                    "full_name": "L. DeVito",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086730474",
                    "id": 37086730474,
                    "full_name": "J. Khoury",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332797,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332797",
        "html_url": "https://ieeexplore.ieee.org/document/1332797/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 468.0,
        "end_page": "469",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332798",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "Single-stage 378MHz 178k/spl Omega/ transimpedance amplifier with capacitive-coupled voltage dividers [optical fiber receiver applications]",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 230,
        "authors": {
            "authors": [
                {
                    "affiliation": "Vienna Univ. ot Technol., Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089128032",
                    "id": 37089128032,
                    "full_name": "C. Seidl",
                    "author_order": 1
                },
                {
                    "affiliation": "Vienna Univ. ot Technol., Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270005600",
                    "id": 37270005600,
                    "full_name": "J. Knorr",
                    "author_order": 2
                },
                {
                    "affiliation": "Vienna Univ. ot Technol., Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276432300",
                    "id": 37276432300,
                    "full_name": "H. Zimmermann",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A transimpedance amplifier with an integrated photodiode in a 0.6 /spl mu/m BiCMOS technology is described. A transimpedance of 178 k/spl Omega/ and a bandwidth of 378 MHz for DVD applications are achieved with capacitively-coupled voltage dividers in the feedback path. An optical fiber receiver achieves a sensitivity of -30.4 dBm at 1 Gb/s.",
        "article_number": 1332798,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332798",
        "html_url": "https://ieeexplore.ieee.org/document/1332798/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Optical fiber amplifiers",
                    "Semiconductor optical amplifiers",
                    "Voltage",
                    "Optical fibers",
                    "Optical receivers",
                    "Optical amplifiers",
                    "Photodiodes",
                    "BiCMOS integrated circuits",
                    "Bandwidth",
                    "DVD"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 470.0,
        "end_page": "540 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332798/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332799",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "3Gb/s monolithically integrated photodiode and pre-amplifier in standard 0.18/spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 231,
        "authors": {
            "authors": [
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085945618",
                    "id": 37085945618,
                    "full_name": "S. Radovanovic",
                    "author_order": 1
                },
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272913300",
                    "id": 37272913300,
                    "full_name": "A.-J. Annema",
                    "author_order": 2
                },
                {
                    "affiliation": "Twente Univ., Enschede, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274378900",
                    "id": 37274378900,
                    "full_name": "B. Nauta",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3 Gb/s optical detector with integrated photodiode and pre-amplifier for 850 nm light is presented. The IC is implemented in standard 0.18 /spl mu/m CMOS. The data rate is achieved by using an inherently robust analog equalizer without sacrificing responsivity.",
        "article_number": 1332799,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332799",
        "html_url": "https://ieeexplore.ieee.org/document/1332799/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Photodiodes",
                    "Frequency",
                    "Bandwidth",
                    "Equalizers",
                    "Diodes",
                    "Optical receivers",
                    "Optical interconnections",
                    "Photoconductivity",
                    "Costs",
                    "Optical detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 472.0,
        "end_page": "540 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332799/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332800",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "Burst-mode receiver for 1.25Gb/s Ethernet PON with AGC and internally created reset signal",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 232,
        "authors": {
            "authors": [
                {
                    "affiliation": "Inf. & Commun. Univ., Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087420737",
                    "id": 37087420737,
                    "full_name": "Quan Le",
                    "author_order": 1
                },
                {
                    "affiliation": "Inf. & Commun. Univ., Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142744",
                    "id": 37087142744,
                    "full_name": "Sang-Gug Lee",
                    "author_order": 2
                },
                {
                    "affiliation": "Inf. & Commun. Univ., Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087505209",
                    "id": 37087505209,
                    "full_name": "Yong-Hun Oh",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087675809",
                    "id": 37087675809,
                    "full_name": "Ho-Yong Kang",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087718000",
                    "id": 37087718000,
                    "full_name": "Tae-Hwan Yoo",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A burst-mode receiver for 1.25 Gb/s Ethernet passive optical network (PON) systems is implemented in 0.18 /spl mu/m CMOS technology. With AGC, the receiver achieves a sensitivity of -22 dBm, overload of -3.5 dBm and loud/soft ratio of 17.5 dB. The receiver creates an internal reset signal, and all timing parameters exceed current standards.",
        "article_number": 1332800,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332800",
        "html_url": "https://ieeexplore.ieee.org/document/1332800/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ethernet networks",
                    "Passive optical networks",
                    "Optical receivers",
                    "EPON",
                    "Optical amplifiers",
                    "Circuit testing",
                    "Photodiodes",
                    "Optical design",
                    "Signal design",
                    "Photonic integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 474.0,
        "end_page": "540 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332800/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332801",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "40Gb/s CMOS distributed amplifier for fiber-optic communication systems",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 233,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283689500",
                    "id": 37283689500,
                    "full_name": "H. Shigematsu",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290041100",
                    "id": 37290041100,
                    "full_name": "M. Sato",
                    "author_order": 2
                },
                {
                    "affiliation": "Fujitsu, Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087442171",
                    "id": 37087442171,
                    "full_name": "I. Hirose",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326038700",
                    "id": 37326038700,
                    "full_name": "F. Brewer",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270330900",
                    "id": 37270330900,
                    "full_name": "M. Rodwell",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes a 0.18 /spl mu/m CMOS distributed amplifier with optimized source degeneration which achieves a 4 dB gain and 39 GHz bandwidth within 1 dB gain variation.",
        "article_number": 1332801,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332801",
        "html_url": "https://ieeexplore.ieee.org/document/1332801/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 31,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Distributed amplifiers",
                    "Optical fiber communication",
                    "Bandwidth",
                    "Frequency",
                    "Capacitance",
                    "CMOS technology",
                    "Wavelength division multiplexing",
                    "Millimeter wave technology",
                    "Impedance",
                    "Optical amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 476.0,
        "end_page": "540 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332801/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332802",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "A 12dBm 320GHz GBW distributed amplifier in a 0.12/spl mu/m SOI CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 234,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087304769",
                    "id": 37087304769,
                    "full_name": "Jonghae Kim",
                    "author_order": 1
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264957900",
                    "id": 37264957900,
                    "full_name": "J.-O. Plouchart",
                    "author_order": 2
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264955000",
                    "id": 37264955000,
                    "full_name": "N. Zamdmer",
                    "author_order": 3
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088815980",
                    "id": 37088815980,
                    "full_name": "R. Trzcenski",
                    "author_order": 4
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283101200",
                    "id": 37283101200,
                    "full_name": "R. Groves",
                    "author_order": 5
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282652000",
                    "id": 37282652000,
                    "full_name": "M. Sherony",
                    "author_order": 6
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274878600",
                    "id": 37274878600,
                    "full_name": "Y. Tan",
                    "author_order": 7
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282650500",
                    "id": 37282650500,
                    "full_name": "M. Talbi",
                    "author_order": 8
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37598199800",
                    "id": 37598199800,
                    "full_name": "J. Safran",
                    "author_order": 9
                },
                {
                    "affiliation": "IBM Corp., Hopewell Junction, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264958200",
                    "id": 37264958200,
                    "full_name": "L. Wagner",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes a 9-stage distributed amplifier which achieves 11 dB gain and 90 GHz 3dB cut-off frequency, equivalent to a 320 GHz GBW. The measured 1 dB output compression point is 12 dBm at 20 GHz, the OIP3 is 15.5 dBm at 50 GHz, and the noise figure is 5.5 dB at 18 GHz.",
        "article_number": 1332802,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332802",
        "html_url": "https://ieeexplore.ieee.org/document/1332802/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Distributed amplifiers",
                    "FETs",
                    "CMOS technology",
                    "Capacitors",
                    "Noise figure",
                    "Resistors",
                    "Cutoff frequency",
                    "Gain measurement",
                    "MMICs",
                    "Power transmission lines"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 478.0,
        "end_page": "540 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332802/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332803",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "40Gb/s amplifier and ESD protection circuit in 0.18/spl mu/m CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 235,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275477000",
                    "id": 37275477000,
                    "full_name": "S. Galal",
                    "author_order": 1
                },
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A triple-resonance LC network increases the bandwidth of cascaded differential pairs by a factor of 2/spl radic/3, yielding a 40 Gb/s CMOS amplifier with a gain of 15 dB and a power dissipation of 190 mW from a 2.2 V supply. An ESD protection circuit employs negative capacitance along with T-coils and pn junctions to operate at 40 Gb/s while tolerating 700 V.",
        "article_number": 1332803,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332803",
        "html_url": "https://ieeexplore.ieee.org/document/1332803/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 14,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Electrostatic discharge",
                    "Protection",
                    "Circuits",
                    "Bandwidth",
                    "Differential amplifiers",
                    "Power amplifiers",
                    "Gain",
                    "Power dissipation",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 480.0,
        "end_page": "541 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332803/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332804",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "A BiCMOS 10Gb/s adaptive cable equalizer",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 236,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Irvine, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087154995",
                    "id": 37087154995,
                    "full_name": "Guangyu Zhang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38223815400",
                    "id": 38223815400,
                    "full_name": "P. Chaudhari",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277768100",
                    "id": 37277768100,
                    "full_name": "M.M. Green",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An adaptive cable equalizer for 10 Gb/s broadband data, using a SiGe BiCMOS process, is presented. The circuit consists of a feed-forward equalizer that compensates for a copper cable length between 4 and 15 feet. Adaptation is performed by sensing the transition time of the equalizer output using a circuit based on the source-coupled node of a differential pair.",
        "article_number": 1332804,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332804",
        "html_url": "https://ieeexplore.ieee.org/document/1332804/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 16,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "BiCMOS integrated circuits",
                    "Equalizers",
                    "Intersymbol interference",
                    "Communication cables",
                    "Frequency",
                    "Transfer functions",
                    "Detectors",
                    "Bandwidth",
                    "Filters",
                    "Circuit simulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 482.0,
        "end_page": "541 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332804/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332805",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "A 2 GHz CMOS variable-gain amplifier with 50 dB linear-in-magnitude controlled gain range for 10GBase-LX4 Ethernet",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 237,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087265783",
                    "id": 37087265783,
                    "full_name": "Chia-Hsin Wu",
                    "author_order": 1
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088013505",
                    "id": 37088013505,
                    "full_name": "Chang-Shun Liu",
                    "author_order": 2
                },
                {
                    "affiliation": "Nat. Taiwan Univ., Taipei, Taiwan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087214702",
                    "id": 37087214702,
                    "full_name": "Shen-Luan Liu",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A fully integrated 2 GHz variable gain amplifier is implemented in a 0.18 /spl mu/m CMOS process to achieve 50 dB linear-in-magnitude controlled-gain range for 10GBase-LX4 Ethernet. The measured dynamic range is 35 dB from 9 to 495 mVpp with BER less than 10/sup -12/. The 0.7 mm/sup 2/ chip dissipates 40 mW.",
        "article_number": 1332805,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332805",
        "html_url": "https://ieeexplore.ieee.org/document/1332805/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 24,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ethernet networks",
                    "Optical amplifiers",
                    "Voltage control",
                    "Bandwidth",
                    "Circuits",
                    "CMOS technology",
                    "Filters",
                    "Wavelength division multiplexing",
                    "Optical receivers",
                    "Gain"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 484.0,
        "end_page": "541 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332805/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332806",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "Output buffer impedance control and noise reduction using a speed-locked loop",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 238,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel, Haifa, Israel",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328620200",
                    "id": 37328620200,
                    "full_name": "M. Bazes",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a digital speed-locked loop (SLL) which controls the output buffer drive strength in an Ethernet controller chip. The SLL automatically determines the chip speed and adjusts the output buffer drive strength so that buffer impedance and switching noise remain within narrow limits over all process, voltage, and temperature conditions.",
        "article_number": 1332806,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332806",
        "html_url": "https://ieeexplore.ieee.org/document/1332806/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 12,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise reduction",
                    "Frequency",
                    "Inverters",
                    "Temperature distribution",
                    "Impedance matching",
                    "Phase locked loops",
                    "Circuits",
                    "Temperature control",
                    "Voltage control",
                    "Communication cables"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 486.0,
        "end_page": "541 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332806/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332807",
        "cat_title": "OPTICAL AND FAST I/O",
        "cat_num": 26,
        "title": "A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 239,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37291616400",
                    "id": 37291616400,
                    "full_name": "J. Lin",
                    "author_order": 1
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283981900",
                    "id": 37283981900,
                    "full_name": "B. Haroun",
                    "author_order": 2
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087680941",
                    "id": 37087680941,
                    "full_name": "T. Foo",
                    "author_order": 3
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087522706",
                    "id": 37087522706,
                    "full_name": "Jin-Sheng Wang",
                    "author_order": 4
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37991399500",
                    "id": 37991399500,
                    "full_name": "B. Helmick",
                    "author_order": 5
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37993507900",
                    "id": 37993507900,
                    "full_name": "S. Randall",
                    "author_order": 6
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326116500",
                    "id": 37326116500,
                    "full_name": "T. Mayhugh",
                    "author_order": 7
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087681564",
                    "id": 37087681564,
                    "full_name": "C. Barr",
                    "author_order": 8
                },
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087681710",
                    "id": 37087681710,
                    "full_name": "J. Kirkpatric",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents a digital PLL with logarithmic time digitizer, digitally-controlled oscillator, and start-up calibration, which achieves a constant damping factor and fractional loop bandwidth over a 0.18 MHz to 600 MHz range of output frequencies and PVT conditions, with output jitter less than 0.04 UIPP. The 0.18 mm/sup 2/ chip is implemented in 90 nm CMOS, operates over a 0.7 to 2.4 V power supply range and consumes 1.7 mW at 1 V and 520 MHz.",
        "article_number": 1332807,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332807",
        "html_url": "https://ieeexplore.ieee.org/document/1332807/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 52,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase locked loops",
                    "CMOS process",
                    "Clocks",
                    "Frequency conversion",
                    "Delay",
                    "Transfer functions",
                    "Damping",
                    "Bandwidth",
                    "Table lookup",
                    "Jitter"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 488.0,
        "end_page": "541 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332807/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332808",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "Session 27 Overview: SRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 240,
        "authors": {
            "authors": [
                {
                    "affiliation": "Mosys",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268642000",
                    "id": 37268642000,
                    "full_name": "S. Natarajan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38031323300",
                    "id": 38031323300,
                    "full_name": "B.L. Bateman",
                    "author_order": 2
                }
            ]
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332808,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332808",
        "html_url": "https://ieeexplore.ieee.org/document/1332808/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 490.0,
        "end_page": "491",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332809",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "Cosmic-ray immune latch circuit for 90nm technology and beyond",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 241,
        "authors": {
            "authors": [
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38012983900",
                    "id": 38012983900,
                    "full_name": "Y. Arima",
                    "author_order": 1
                },
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277117300",
                    "id": 37277117300,
                    "full_name": "T. Yamashita",
                    "author_order": 2
                },
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37528263700",
                    "id": 37528263700,
                    "full_name": "Y. Komatsu",
                    "author_order": 3
                },
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282435700",
                    "id": 37282435700,
                    "full_name": "T. Fujimoto",
                    "author_order": 4
                },
                {
                    "affiliation": "STARC, Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273508500",
                    "id": 37273508500,
                    "full_name": "K. Ishibashi",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A cosmic-ray immune latch circuit is presented. The storage node is separated into three electrodes, and the soft error on one node can be corrected by the other two, even if there is a large and long-lasting influx of radiation-induced charges. The circuit is proved to have significant tolerance by utilizing a test chip.",
        "article_number": 1332809,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332809",
        "html_url": "https://ieeexplore.ieee.org/document/1332809/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 10,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Latches",
                    "DH-HEMTs",
                    "Neutrons",
                    "Logic circuits",
                    "Cosmic rays",
                    "Circuit noise",
                    "Circuit testing",
                    "Flip-flops",
                    "Electricity supply industry",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 492.0,
        "end_page": "493 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332809/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332810",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "A 300MHz 25/spl mu/A/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 242,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275972800",
                    "id": 37275972800,
                    "full_name": "M. Yamaoka",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270400800",
                    "id": 37270400800,
                    "full_name": "Y. Shinozaki",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270400100",
                    "id": 37270400100,
                    "full_name": "N. Maeda",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270401900",
                    "id": 37270401900,
                    "full_name": "Y. Shimazaki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278699800",
                    "id": 37278699800,
                    "full_name": "K. Kato",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269146500",
                    "id": 37269146500,
                    "full_name": "S. Shimada",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269147900",
                    "id": 37269147900,
                    "full_name": "K. Yanagisawa",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087687370",
                    "id": 37087687370,
                    "full_name": "K. Osadal",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An on-chip 1 Mb SRAM, that has three modes of operation, for application processors is developed to reduce power consumption. It operates at 300 MHz, with leakage of 25 /spl mu/A/Mb in the standby mode, and 50 /spl mu/A/Mb in the low-leakage-active mode.",
        "article_number": 1332810,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332810",
        "html_url": "https://ieeexplore.ieee.org/document/1332810/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 4,
        "citing_patent_count": 11,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "MOSFETs",
                    "Leakage current",
                    "Voltage control",
                    "Energy consumption",
                    "Circuits",
                    "Large scale integration",
                    "Switches",
                    "Ultra large scale integration",
                    "Batteries"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 494.0,
        "end_page": "542 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332810/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332811",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "A 0.13/spl mu/m triple-Vt 9MB third level on-die cache for the Itanium/spl reg/ 2 processor",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 243,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280552200",
                    "id": 37280552200,
                    "full_name": "J. Chang",
                    "author_order": 1
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270386400",
                    "id": 37270386400,
                    "full_name": "J. Shoemaker",
                    "author_order": 2
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087065884",
                    "id": 37087065884,
                    "full_name": "M. Haque",
                    "author_order": 3
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273547400",
                    "id": 37273547400,
                    "full_name": "M. Huang",
                    "author_order": 4
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669003",
                    "id": 37088669003,
                    "full_name": "K. Truong",
                    "author_order": 5
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270394400",
                    "id": 37270394400,
                    "full_name": "M. Karim",
                    "author_order": 6
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270391300",
                    "id": 37270391300,
                    "full_name": "S. Chiu",
                    "author_order": 7
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270395500",
                    "id": 37270395500,
                    "full_name": "G. Leong",
                    "author_order": 8
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270395000",
                    "id": 37270395000,
                    "full_name": "K. Desai",
                    "author_order": 9
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270396000",
                    "id": 37270396000,
                    "full_name": "R. Goe",
                    "author_order": 10
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275754000",
                    "id": 37275754000,
                    "full_name": "S. Kulkarni",
                    "author_order": 11
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088668233",
                    "id": 37088668233,
                    "full_name": "A. Rao",
                    "author_order": 12
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088669331",
                    "id": 37088669331,
                    "full_name": "D. Hannoun",
                    "author_order": 13
                },
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270384700",
                    "id": 37270384700,
                    "full_name": "S. Rusu",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 18-way set-associative, single-ported 9 MB cache for the Itanium/spl reg/2 processor, presented in this paper, uses 210 identical 48 kB sub-arrays with a 2.21 /spl mu/m/sup 2/ cell in a 0.13 /spl mu/m 6M CMOS technology. A staged mode ECC scheme avoids a latency increase in the L3 tag. A high Vt implant improves the read stability and reduces the sub-threshold leakage.",
        "article_number": 1332811,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332811",
        "html_url": "https://ieeexplore.ieee.org/document/1332811/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Routing",
                    "Clocks",
                    "Error correction",
                    "CMOS process",
                    "Copper",
                    "Dielectrics",
                    "Timing",
                    "Bandwidth",
                    "Repeaters",
                    "Redundancy"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 496.0,
        "end_page": "542 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332811/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332812",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "A 0.7fJ/bit/search, 2.2ns search time hybrid type TCAM architecture",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 244,
        "authors": {
            "authors": [
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087271657",
                    "id": 37087271657,
                    "full_name": "Sungdae Choi",
                    "author_order": 1
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087807679",
                    "id": 37087807679,
                    "full_name": "Kyomin Sohn",
                    "author_order": 2
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087279809",
                    "id": 37087279809,
                    "full_name": "Min-Wuk Lee",
                    "author_order": 3
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173494",
                    "id": 37087173494,
                    "full_name": "Sunyoung Kim",
                    "author_order": 4
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087381464",
                    "id": 37087381464,
                    "full_name": "Hye-Mi Choi",
                    "author_order": 5
                },
                {
                    "affiliation": "KAIST, Daejeon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142434",
                    "id": 37087142434,
                    "full_name": "Donghyun Kim",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087288576",
                    "id": 37087288576,
                    "full_name": "Uk-Rae Cho",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087177667",
                    "id": 37087177667,
                    "full_name": "Hyun-Geun Byun",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087481120",
                    "id": 37087481120,
                    "full_name": "Yun-Seung Shin",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160867",
                    "id": 37087160867,
                    "full_name": "Hoi-Jun Yoo",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes a 2.2 ns search-time, 0.7 fJ/bit/search 0.1 /spl mu/m CMOS TCAM which uses NOR cells for high-speed coarse search and NAND cells for low-power fine search. A hidden bank selection eliminates the timing penalty for partial activation, a match line repeater enhances the search speed and column decoding enables high memory density.",
        "article_number": 1332812,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332812",
        "html_url": "https://ieeexplore.ieee.org/document/1332812/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Computer aided manufacturing",
                    "CADCAM",
                    "Timing",
                    "Repeaters",
                    "Decoding",
                    "Energy efficiency",
                    "Energy consumption",
                    "Prototypes",
                    "CMOS process",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 498.0,
        "end_page": "542 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332812/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332813",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "Architecture and circuit techniques for a reconfigurable memory block",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 245,
        "authors": {
            "authors": [
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270361300",
                    "id": 37270361300,
                    "full_name": "K. Mai",
                    "author_order": 1
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272156800",
                    "id": 37272156800,
                    "full_name": "R. Ho",
                    "author_order": 2
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270360800",
                    "id": 37270360800,
                    "full_name": "E. Alon",
                    "author_order": 3
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087687211",
                    "id": 37087687211,
                    "full_name": "L. Dean",
                    "author_order": 4
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087686248",
                    "id": 37087686248,
                    "full_name": "Younggon Kim",
                    "author_order": 5
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087686171",
                    "id": 37087686171,
                    "full_name": "P. Dinesh",
                    "author_order": 6
                },
                {
                    "affiliation": "Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270364000",
                    "id": 37270364000,
                    "full_name": "M. Horowitz",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 2 kB reconfigurable SRAM block, using self-timed, pulse-mode circuits capable of emulating a portion of a cache or a streaming FIFO is realized in a 1.8 V 0.18 /spl mu/m CMOS process and operates at 1.1 GHz (10F04 cycle). The additional logic needed for reconfigurability consumes 26% of the total power and 32% of the total area.",
        "article_number": 1332813,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332813",
        "html_url": "https://ieeexplore.ieee.org/document/1332813/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Circuits",
                    "Random access memory",
                    "Delay",
                    "Programmable logic arrays",
                    "Decoding",
                    "Reconfigurable logic",
                    "Timing",
                    "Field programmable gate arrays",
                    "Memory architecture",
                    "Hardware"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 500.0,
        "end_page": "542 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332813/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332814",
        "cat_title": "DRAM",
        "cat_num": 11,
        "title": "Per-bit sense amplifier scheme for 1GHz SRAM macro in sub-100nm CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 246,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269965800",
                    "id": 37269965800,
                    "full_name": "K. Takeda",
                    "author_order": 1
                },
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284448800",
                    "id": 37284448800,
                    "full_name": "Y. Hagihara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354732700",
                    "id": 37354732700,
                    "full_name": "Y. Aimoto",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274420400",
                    "id": 37274420400,
                    "full_name": "M. Nomura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086729134",
                    "id": 37086729134,
                    "full_name": "R. Uchida",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37430175700",
                    "id": 37430175700,
                    "full_name": "Y. Nakazawa",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267337800",
                    "id": 37267337800,
                    "full_name": "Y. Hirota",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086727630",
                    "id": 37086727630,
                    "full_name": "S. Yoshida",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37958562500",
                    "id": 37958562500,
                    "full_name": "T. Saito",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A sensing circuit is developed in order to produce a 1 GHz SRAM macro to be used in sub-100 nm CMOS technology nodes. It employs a sense amplifier for each bit-line pair in high-speed operations. The amplifier's optimized composition consists of just ten transistors and helps to minimize area overhead.",
        "article_number": 1332814,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332814",
        "html_url": "https://ieeexplore.ieee.org/document/1332814/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Random access memory",
                    "Switches",
                    "Capacitance",
                    "Delay effects",
                    "Voltage",
                    "Latches",
                    "National electric code",
                    "Driver circuits",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 502.0,
        "end_page": "542 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332814/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332815",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "A digital circuit for a minimum distance search using an asynchronous bubble shift memory",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 247,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329302300",
                    "id": 37329302300,
                    "full_name": "S. Nakahara",
                    "author_order": 1
                },
                {
                    "affiliation": "Hitachi, Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279951300",
                    "id": 37279951300,
                    "full_name": "T. Kawata",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The architecture described allows a fully digital circuit to search for the minimum Hamming distance. It compares favorably with prior approaches in its robustness and short design time. A concentration of asynchronous circuit techniques allows a 35 ns search time of 64 entry/spl times/128 bit data with a 0.13 /spl mu/m 5M CMOS process.",
        "article_number": 1332815,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332815",
        "html_url": "https://ieeexplore.ieee.org/document/1332815/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital circuits",
                    "Latches",
                    "Hamming distance",
                    "Pattern recognition",
                    "Data compression",
                    "Information retrieval",
                    "Delay effects",
                    "Voltage",
                    "Robustness",
                    "Analog circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 504.0,
        "end_page": "542 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332815/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332816",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "A differential current-mode sensing method for high-noise-immunity, single-ended register files",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 248,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. of America, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282968900",
                    "id": 37282968900,
                    "full_name": "N. Tzartzanis",
                    "author_order": 1
                },
                {
                    "affiliation": "Fujitsu Labs. of America, Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271694000",
                    "id": 37271694000,
                    "full_name": "W.W. Walker",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A register file read-out method that relies on differential current-mode sensing, while using single-ended bit lines, is presented. This method improves noise immunity, access, and cycle time compared to dynamic approaches. A 34/spl times/64-bit, 10R/6W, write-through register file is implemented in 0.11 /spl mu/m, 1.2 V CMOS with an access time of 1.07 ns and dissipation of 133 mW at 500 MHz.",
        "article_number": 1332816,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332816",
        "html_url": "https://ieeexplore.ieee.org/document/1332816/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Subthreshold current",
                    "Registers",
                    "Noise reduction",
                    "Radiofrequency amplifiers",
                    "Threshold voltage",
                    "Laboratories",
                    "CMOS process",
                    "Wiring",
                    "Degradation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 506.0,
        "end_page": "543 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332816/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332817",
        "cat_title": "SRAM",
        "cat_num": 27,
        "title": "A 90nm dual-port SRAM with 2.04 /spl mu/m/sup 2/ 8T-thin cell using dynamically-controlled column bias scheme",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 249,
        "authors": {
            "authors": [
                {
                    "affiliation": "Renesas Technology, Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300187800",
                    "id": 37300187800,
                    "full_name": "K. Nii",
                    "author_order": 1
                },
                {
                    "affiliation": "Renesas Technology, Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287308000",
                    "id": 37287308000,
                    "full_name": "Y. Tsukamoto",
                    "author_order": 2
                },
                {
                    "affiliation": "Renesas Technology, Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37549073700",
                    "id": 37549073700,
                    "full_name": "T. Yoshizawa",
                    "author_order": 3
                },
                {
                    "affiliation": "Renesas Technology, Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087673559",
                    "id": 37087673559,
                    "full_name": "S. Imaolka",
                    "author_order": 4
                },
                {
                    "affiliation": "Renesas Technology, Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284701800",
                    "id": 37284701800,
                    "full_name": "H. Makino",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A high-density dual-port SRAM (DP-SRAM) with a 2.04 /spl mu/m/sup 2/ cell size is implemented in 90 nm CMOS technology. A dynamically-controlled column-bias scheme is presented, which reduces the active power by 64% and the stand-by current by 93%.",
        "article_number": 1332817,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332817",
        "html_url": "https://ieeexplore.ieee.org/document/1332817/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 7,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Leakage current",
                    "CMOS technology",
                    "Current measurement",
                    "Capacitance",
                    "Decoding",
                    "Image processing",
                    "Noise reduction",
                    "Interference",
                    "Metallization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 508.0,
        "end_page": "543 Vol.1",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332817/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332818",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC 2004 Solid State Circuits Conference Tutorials",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 250,
        "authors": {
            "authors": []
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Summary form only given. Presents a synopsis of the tutorials presented at the conference proceedings.",
        "article_number": 1332818,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332818",
        "html_url": "https://ieeexplore.ieee.org/document/1332818/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 546.0,
        "end_page": "547",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332818/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332819",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC 2004 Solid State Circuits Conference",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 251,
        "authors": {
            "authors": []
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "SUmmary form only given. This Short Course is intended to provide both entry-level and experienced engineers with practical design approaches for implementation of analog and RF circuitry in deep-submicron CMOS and BiCMOS technologies. Course completion provides an overall perspective of the circuit-design issues and detailed design strategies for circuit building blocks in wired and wireless communication applications. Topics covered address the challenges faced by analog and RF designers in technologies with channel lengths of 90nm and below including the device models, design methodologies, and system-integration technologies.",
        "article_number": 1332819,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332819",
        "html_url": "https://ieeexplore.ieee.org/document/1332819/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Solid state circuits",
                    "Radio frequency",
                    "Semiconductor device modeling",
                    "CMOS technology",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "MOSFETs",
                    "BiCMOS integrated circuits",
                    "Wireless communication",
                    "Transceivers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 548.0,
        "end_page": "549",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332819/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332820",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC 2004 Solid State Circuits Conference gigahertz radio front ends: RF power amplifiers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 252,
        "authors": {
            "authors": []
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Start of the above-titled section of the conference proceedings record.",
        "article_number": 1332820,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332820",
        "html_url": "https://ieeexplore.ieee.org/document/1332820/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 550.0,
        "end_page": "553",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332820/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332821",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Author index",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 253,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "The author index contains an entry for each author and coauthor included in the proceedings record.",
        "article_number": 1332821,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332821",
        "html_url": "https://ieeexplore.ieee.org/document/1332821/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 554.0,
        "end_page": "559",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332822",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC 2004 Solid State Circuits Conference Executive Committee",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 254,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Provides a listing of current committee members.",
        "article_number": 1332822,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332822",
        "html_url": "https://ieeexplore.ieee.org/document/1332822/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 560.0,
        "end_page": "560",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332822/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332823",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC 2004 Solid State Circuits Conference Program Committee",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 255,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Provides a listing of current committee members.",
        "article_number": 1332823,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332823",
        "html_url": "https://ieeexplore.ieee.org/document/1332823/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 561.0,
        "end_page": "562",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332823/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332824",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "San Francisco Marriott Hotel location map",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 256,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents a map of the conference venue.",
        "article_number": 1332824,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332824",
        "html_url": "https://ieeexplore.ieee.org/document/1332824/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 563.0,
        "end_page": "564",
        "abstract_url": "https://ieeexplore.ieee.org/document/1332824/"
    },
    {
        "doi": "10.1109/ISSCC.2004.1332825",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "ISSCC 2005 call for papers",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 257,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Prospective authors are requested to submit new, unpublished manuscripts for inclusion in the upcoming event described in this call for papers.",
        "article_number": 1332825,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332825",
        "html_url": "https://ieeexplore.ieee.org/document/1332825/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 565.0,
        "end_page": "565",
        "abstract_url": " "
    },
    {
        "doi": "10.1109/ISSCC.2004.1332826",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Timetable of ISSCC 2004 sessions",
        "publisher": "IEEE",
        "isbn": "0-7803-8267-6",
        "issn": "0193-6530",
        "partnum": "04CH37519",
        "rank": 258,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Provides a schedule of conference events and a listing of which papers were presented in each session.",
        "article_number": 1332826,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1332826",
        "html_url": "https://ieeexplore.ieee.org/document/1332826/",
        "publication_title": "2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "15-19 Feb. 2004",
        "publication_number": 9264,
        "is_number": 29428,
        "publication_year": 2004,
        "publication_date": "15-19 Feb. 2004",
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-8267-6",
                    "isbnType": "Historical"
                }
            ]
        },
        "start_page": 566.0,
        "end_page": "566",
        "abstract_url": " "
    }
]