
{
  "awards": [
    {
      "awarder": "MHRD",
      "date": "2017-07-01",
      "summary": "Final year of Dual Degree Program",
      "title": "Assistantship"
    },
    {
      "title": "AIR 1891",
      "awarder": "IIT-JEE",
      "date": 2012
    },
    {
      "title": "State Rank 327",
      "awarder": "EAMCET",
      "date": 2012
    }
  ],
  "volunteer": [
    {
      "organization": "NCC",
      "position": "Cadet",
      "summary": "Obtained B-Certificate for participating in summer camp",
      "startDate": "2013-12-01",
      "endDate": "2014-02-01",
      "title": "NCC"
    },
    {
      "organization": "Himalayan Explorers’ Club",
      "summary": "Participated in Bhadraj Trekking, Uttarakhand",
      "startDate": "2014-12-01",
      "endDate": "2015-02-01",
      "title": "Trekking"
    }
  ],
  "basics": {
    "date_of_birth": "05/09/1994",
    "phone": "+918074177483",
    "email": "azarmadr@pm.me",
    "label": "Design Verification Engineer",
    "location": {
      "address": "Ram Murty Nagar",
      "city": "Banglore",
      "countryCode": "IN",
      "region": "Karnataka"
    },
    "name": "Shaik Azhar Madar",
    "profiles": [
      {
        "network": "LinkedIn",
        "url": "https://www.linkedin.com/in/shaik-azhar-9489b854/",
        "username": "shaik-azhar"
      },
      {
        "network": "Hive",
        "url": "https://ecency.com/@azarmadr3",
        "username": "azarmadr3"
      }
    ]
  },
  "education": [
    {
      "area": "VLSI Front-End",
      "courses": [
        "UVC for AHB 2.0 - UVM",
        "Memory controller - SystemVerilog",
        "AXI 3.0 VIP - SystemVerilog",
        "Asynchronous FIFO design  - Verilog"
      ],
      "startDate": "March-2019",
      "endDate": "December-2019",
      "institution": "VLSIGuru, Banglore",
      "summary": "Completed RTL design and Functional Verification Training",
      "studyType": "Training"
    },
    {
      "area": "Electrical and Power Electronic Engineering",
      "courses": [
        "Digital Electronics",
        "Signals and Systems",
        "Performance Analysis of Multi-Pulse Converter - Dissertation"
      ],
      "endDate": "2017-06-01",
      "gpa": "64.91%",
      "institution": "IIT Roorkee",
      "startDate": "2012-06-01",
      "studyType": "Dual Degree – B. Tech (Electrical) & M. Tech (Power Electronics)"
    },
    {
      "area": "M.P.C.",
      "institution": "Sri Chaitanya Jr. College",
      "gpa": "96%",
      "startDate": "2010-06-01",
      "endDate": "2012-06-01",
      "studyType": "Intermediate Education"
    },
    {
      "area": "SSC",
      "institution": "St. Joseph's EM High School",
      "gpa": "94.33%",
      "startDate": "2009-06-01",
      "endDate": "2010-06-01",
      "studyType": "Secondary Education"
    }
  ],
  "interests": [
    {
      "name": "Gaming",
      "keywords": [
        "RPG",
        "Puzzles"
      ]
    },
    {
      "name": "Books",
      "keywords": [
        "Mystery",
        "Sci-Fi",
        "Non-Fictional"
      ]
    }
  ],
  "skills": [
    {
      "keywords": [
        "Verilog",
        "SystemVerilog"
      ],
      "level": "⚫⚫⚫⚫⚫⚪⚪",
      "name": "HDL & Verification Languages"
    },
    {
      "name": "Verification Methodologies",
      "level": "⚫⚫⚫⚫⚪⚪⚪",
      "keywords": [
        "UVM",
        "SystemC & Verilator"
      ]
    },
    {
      "name": "Scripting",
      "level": "⚫⚫⚫⚫⚫⚪⚪",
      "keywords": [
        "perl",
        "Unix",
        "VCS"
      ]
    },
    {
      "name": "Functional Languages",
      "level": "⚫⚫⚫⚫⚪⚪⚪",
      "keywords": [
        "Rust",
        "Python",
        "Raku",
        "JavaScript"
      ]
    }
  ],
  "work": [
    {
      "company": "Juntran Technologies",
      "position": "Design Verification Engineer",
      "startDate": "2019-07-05",
      "summary": "Worked on diverse VLSI projects"
    }
  ],
  "projects": [
    {
      "startDate": "December-2020",
      "name": "DDR5/LPDDR5X multiPHY IP",
      "roles": [
        "GLS",
        "Coverage Development",
        "HW Emulations"
      ],
      "description": "The combophy interface is an interface protocol required to transfer command and data across the DFI and between MC & PHY. It applies to LPDDR5 & DDR5 Phy.",
      "highlights": [
        "Enable class A and class B coverage for both D5 and LP5",
        "Enable HW EMUL builds for ComboPhy for both D5 and LP5",
        "GLS simulations for D5 and LP5"
      ],
      "keywords": [
        "DDR5",
        "GLS",
        "UVM",
        "Emulation",
        "Testbench Scripting"
      ]
    },
    {
      "startDate": "May-2020",
      "endDate": "August-2020",
      "name": "Verification of DCT & IDCT Compression Modules",
      "roles": [
        "Testbench development",
        "RTL design convertion"
      ],
      "description": "Functional verification of Design consists of DCT(Digital Cosine Transform) module to compress a stream of quantized values of a video. DCT compression, being a lossy one, is used to compress images, videos etc.,",
      "highlights": [
        "Used Verilator package to convert RTL design to usable systemc module",
        "Used OpenCV Python module to decode & encode images",
        "Developed SystemC test-bench from the scratch with driver, monitor, reference model, etc. to verify"
      ],
      "keywords": [
        "systemc",
        "python",
        "verilator",
        "OpenCV"
      ]
    },
    {
      "startDate": "January-2020",
      "endDate": "April-2020",
      "name": "SDR/DDR SDRAM Controller",
      "description": "The  sdr/ddr sdram controller is a single  controller for single data rate and double  data rate sdrams.It supports load_mr, auto_referesh, precharge, act_row, reada, writea, burst_stop and  nop commands.It can be programmed for burst lengths of 2,4 and 8.",
      "highlights": [
        "Generating UVM testcases for different mode register settings and verifying SDRAM Controller by writing and reading from a memory."
      ],
      "keywords": [
        "UVM",
        "DDR",
        "SDRAM Controller"
      ]
    }
  ]
}
