// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "04/10/2025 11:08:45"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LAB6_Part2 (
	IR_LD,
	IROUT,
	CLK,
	Mem_CLK,
	Reset_L,
	Address,
	PC,
	PC_INC,
	PC_LD,
	X,
	Q,
	D,
	COUT,
	CIN,
	MSA,
	MSB,
	MSC,
	DPA,
	DPB,
	AA,
	REGA,
	BB,
	REGB,
	CC,
	\OUTPUT ,
	MUXA,
	MUXB);
output 	IR_LD;
output 	[2:0] IROUT;
output 	CLK;
input 	Mem_CLK;
input 	Reset_L;
output 	[14:0] Address;
output 	[3:0] PC;
output 	PC_INC;
output 	PC_LD;
output 	[7:0] X;
output 	[1:0] Q;
output 	[1:0] D;
output 	COUT;
input 	CIN;
output 	[1:0] MSA;
output 	[1:0] MSB;
output 	[2:0] MSC;
output 	DPA;
output 	DPB;
output 	[6:0] AA;
output 	[3:0] REGA;
output 	[6:0] BB;
output 	[3:0] REGB;
output 	[6:0] CC;
output 	[3:0] \OUTPUT ;
output 	[3:0] MUXA;
output 	[3:0] MUXB;

// Design Ports Information
// IR_LD	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROUT[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROUT[1]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IROUT[0]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[14]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[13]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[12]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[11]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[10]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[9]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[8]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[7]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[6]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[1]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[0]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_INC	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_LD	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X[7]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X[5]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X[4]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[1]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[0]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUT	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MSA[1]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MSA[0]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MSB[1]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MSB[0]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MSC[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MSC[1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MSC[0]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DPA	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DPB	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AA[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AA[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AA[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AA[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AA[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AA[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AA[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGA[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGA[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGA[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGA[0]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BB[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BB[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BB[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BB[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BB[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BB[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BB[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGB[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGB[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGB[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REGB[0]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CC[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CC[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CC[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CC[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CC[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CC[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CC[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT[3]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT[2]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT[1]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUTPUT[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXA[3]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXA[2]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXA[1]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXA[0]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXB[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXB[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXB[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MUXB[0]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CIN	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_L	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_CLK	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \IR_LD~output_o ;
wire \IROUT[2]~output_o ;
wire \IROUT[1]~output_o ;
wire \IROUT[0]~output_o ;
wire \CLK~output_o ;
wire \Address[14]~output_o ;
wire \Address[13]~output_o ;
wire \Address[12]~output_o ;
wire \Address[11]~output_o ;
wire \Address[10]~output_o ;
wire \Address[9]~output_o ;
wire \Address[8]~output_o ;
wire \Address[7]~output_o ;
wire \Address[6]~output_o ;
wire \Address[5]~output_o ;
wire \Address[4]~output_o ;
wire \Address[3]~output_o ;
wire \Address[2]~output_o ;
wire \Address[1]~output_o ;
wire \Address[0]~output_o ;
wire \PC[3]~output_o ;
wire \PC[2]~output_o ;
wire \PC[1]~output_o ;
wire \PC[0]~output_o ;
wire \PC_INC~output_o ;
wire \PC_LD~output_o ;
wire \X[7]~output_o ;
wire \X[6]~output_o ;
wire \X[5]~output_o ;
wire \X[4]~output_o ;
wire \X[3]~output_o ;
wire \X[2]~output_o ;
wire \X[1]~output_o ;
wire \X[0]~output_o ;
wire \Q[1]~output_o ;
wire \Q[0]~output_o ;
wire \D[1]~output_o ;
wire \D[0]~output_o ;
wire \COUT~output_o ;
wire \MSA[1]~output_o ;
wire \MSA[0]~output_o ;
wire \MSB[1]~output_o ;
wire \MSB[0]~output_o ;
wire \MSC[2]~output_o ;
wire \MSC[1]~output_o ;
wire \MSC[0]~output_o ;
wire \DPA~output_o ;
wire \DPB~output_o ;
wire \AA[6]~output_o ;
wire \AA[5]~output_o ;
wire \AA[4]~output_o ;
wire \AA[3]~output_o ;
wire \AA[2]~output_o ;
wire \AA[1]~output_o ;
wire \AA[0]~output_o ;
wire \REGA[3]~output_o ;
wire \REGA[2]~output_o ;
wire \REGA[1]~output_o ;
wire \REGA[0]~output_o ;
wire \BB[6]~output_o ;
wire \BB[5]~output_o ;
wire \BB[4]~output_o ;
wire \BB[3]~output_o ;
wire \BB[2]~output_o ;
wire \BB[1]~output_o ;
wire \BB[0]~output_o ;
wire \REGB[3]~output_o ;
wire \REGB[2]~output_o ;
wire \REGB[1]~output_o ;
wire \REGB[0]~output_o ;
wire \CC[6]~output_o ;
wire \CC[5]~output_o ;
wire \CC[4]~output_o ;
wire \CC[3]~output_o ;
wire \CC[2]~output_o ;
wire \CC[1]~output_o ;
wire \CC[0]~output_o ;
wire \OUTPUT[3]~output_o ;
wire \OUTPUT[2]~output_o ;
wire \OUTPUT[1]~output_o ;
wire \OUTPUT[0]~output_o ;
wire \MUXA[3]~output_o ;
wire \MUXA[2]~output_o ;
wire \MUXA[1]~output_o ;
wire \MUXA[0]~output_o ;
wire \MUXB[3]~output_o ;
wire \MUXB[2]~output_o ;
wire \MUXB[1]~output_o ;
wire \MUXB[0]~output_o ;
wire \Mem_CLK~input_o ;
wire \inst22|inst1~0_combout ;
wire \inst22|inst1~feeder_combout ;
wire \Reset_L~input_o ;
wire \inst22|inst1~q ;
wire \inst22|inst1~clkctrl_outclk ;
wire \inst5|D[0]~2_combout ;
wire \inst19~q ;
wire \inst5|PC_INC~combout ;
wire \inst5|PC_INC~1_combout ;
wire \inst2|sub|75~0_combout ;
wire \inst2|sub|9~q ;
wire \inst2|sub|92~0_combout ;
wire \inst2|sub|97~combout ;
wire \inst2|sub|106~0_combout ;
wire \inst22|inst|altsyncram_component|auto_generated|ram_block1a11 ;
wire \inst2|sub|109~0_combout ;
wire \inst2|sub|110~q ;
wire \inst22|inst|altsyncram_component|auto_generated|ram_block1a10 ;
wire \inst2|sub|102~0_combout ;
wire \inst2|sub|99~q ;
wire \inst22|inst|altsyncram_component|auto_generated|ram_block1a9 ;
wire \inst2|sub|92~1_combout ;
wire \inst2|sub|87~q ;
wire \inst22|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst1|inst6~q ;
wire \inst1|inst2~q ;
wire \inst1|inst7~q ;
wire \inst5|PC_INC~0_combout ;
wire \inst5|MSC[0]~0_combout ;
wire \inst5|D[1]~0_combout ;
wire \inst5|D[1]~1_combout ;
wire \inst18~q ;
wire \inst5|IR_LD~0_combout ;
wire \inst22|inst|altsyncram_component|auto_generated|ram_block1a15 ;
wire \inst22|inst|altsyncram_component|auto_generated|ram_block1a14 ;
wire \inst22|inst|altsyncram_component|auto_generated|ram_block1a13 ;
wire \inst22|inst|altsyncram_component|auto_generated|ram_block1a12 ;
wire \inst5|MSA[1]~0_combout ;
wire \inst5|MSC[1]~1_combout ;
wire \CIN~input_o ;
wire \inst5|MSC[0]~2_combout ;
wire \inst10|inst4|sub|69~0_combout ;
wire \inst10|inst4|sub|66~combout ;
wire \inst10|inst4|sub|81~1_combout ;
wire \inst10|inst4|sub|81~2_combout ;
wire \inst10|inst4|sub|81~0_combout ;
wire \inst10|inst|9~0_combout ;
wire \inst10|inst|9~1_combout ;
wire \inst10|inst11~q ;
wire \inst10|inst9|9~0_combout ;
wire \inst10|inst15~q ;
wire \inst10|inst33|sub|104~0_combout ;
wire \inst10|inst9|10~0_combout ;
wire \inst10|inst16~q ;
wire \inst10|inst24|sub|81~0_combout ;
wire \inst10|inst24|sub|81~1_combout ;
wire \inst10|inst24|sub|81~2_combout ;
wire \inst10|inst|10~0_combout ;
wire \inst10|inst|10~1_combout ;
wire \inst10|inst12~q ;
wire \inst10|inst10|9~0_combout ;
wire \inst10|inst17~q ;
wire \inst10|inst31~combout ;
wire \inst10|inst33|sub|80~0_combout ;
wire \inst10|inst33|sub|80~combout ;
wire \inst10|inst7|sub|81~1_combout ;
wire \inst10|inst7|sub|81~2_combout ;
wire \inst10|inst8|9~0_combout ;
wire \inst10|inst8|9~1_combout ;
wire \inst10|inst13~q ;
wire \inst10|inst33|sub|106~0_combout ;
wire \inst10|inst33|sub|106~1_combout ;
wire \inst10|inst23|sub|81~2_combout ;
wire \inst10|inst23|sub|81~3_combout ;
wire \inst10|inst23|sub|81~5_combout ;
wire \inst10|inst8|10~0_combout ;
wire \inst10|inst8|10~1_combout ;
wire \inst10|inst14~q ;
wire \inst10|inst10|10~0_combout ;
wire \inst10|inst18~q ;
wire \inst10|inst33|sub|107~0_combout ;
wire \inst23|inst17~0_combout ;
wire \inst23|boom2~0_combout ;
wire \inst23|boom1~0_combout ;
wire \inst23|boom~0_combout ;
wire \inst23|boom3~0_combout ;
wire \inst23|inst50~0_combout ;
wire \inst23|BOOF~0_combout ;
wire \inst24|inst17~0_combout ;
wire \inst24|boom2~0_combout ;
wire \inst24|boom1~0_combout ;
wire \inst24|boom~0_combout ;
wire \inst24|boom3~0_combout ;
wire \inst24|inst50~0_combout ;
wire \inst24|BOOF~0_combout ;
wire \inst10|inst7|sub|81~0_combout ;
wire \inst10|inst24|sub|81~3_combout ;
wire \inst10|inst7|sub|81~3_combout ;
wire \inst10|inst23|sub|81~4_combout ;
wire \inst25|inst17~0_combout ;
wire \inst25|boom2~0_combout ;
wire \inst25|boom1~0_combout ;
wire \inst25|boom~0_combout ;
wire \inst25|boom3~0_combout ;
wire \inst25|inst50~0_combout ;
wire \inst25|BOOF~0_combout ;
wire [1:0] \inst5|MSA ;
wire [1:0] \inst5|MSB ;

wire [17:0] \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \inst22|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \inst22|inst|altsyncram_component|auto_generated|ram_block1a9  = \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \inst22|inst|altsyncram_component|auto_generated|ram_block1a10  = \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \inst22|inst|altsyncram_component|auto_generated|ram_block1a11  = \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \inst22|inst|altsyncram_component|auto_generated|ram_block1a12  = \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \inst22|inst|altsyncram_component|auto_generated|ram_block1a13  = \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \inst22|inst|altsyncram_component|auto_generated|ram_block1a14  = \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \inst22|inst|altsyncram_component|auto_generated|ram_block1a15  = \inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y46_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \IR_LD~output (
	.i(\inst5|IR_LD~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR_LD~output_o ),
	.obar());
// synopsys translate_off
defparam \IR_LD~output .bus_hold = "false";
defparam \IR_LD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \IROUT[2]~output (
	.i(\inst1|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROUT[2]~output .bus_hold = "false";
defparam \IROUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \IROUT[1]~output (
	.i(\inst1|inst7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROUT[1]~output .bus_hold = "false";
defparam \IROUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \IROUT[0]~output (
	.i(\inst1|inst6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IROUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IROUT[0]~output .bus_hold = "false";
defparam \IROUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \CLK~output (
	.i(\inst22|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \CLK~output .bus_hold = "false";
defparam \CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \Address[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[14]~output .bus_hold = "false";
defparam \Address[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \Address[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[13]~output .bus_hold = "false";
defparam \Address[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \Address[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[12]~output .bus_hold = "false";
defparam \Address[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \Address[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[11]~output .bus_hold = "false";
defparam \Address[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
fiftyfivenm_io_obuf \Address[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[10]~output .bus_hold = "false";
defparam \Address[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \Address[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[9]~output .bus_hold = "false";
defparam \Address[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
fiftyfivenm_io_obuf \Address[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[8]~output .bus_hold = "false";
defparam \Address[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \Address[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[7]~output .bus_hold = "false";
defparam \Address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N23
fiftyfivenm_io_obuf \Address[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[6]~output .bus_hold = "false";
defparam \Address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \Address[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[5]~output .bus_hold = "false";
defparam \Address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
fiftyfivenm_io_obuf \Address[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[4]~output .bus_hold = "false";
defparam \Address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \Address[3]~output (
	.i(\inst2|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[3]~output .bus_hold = "false";
defparam \Address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \Address[2]~output (
	.i(\inst2|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[2]~output .bus_hold = "false";
defparam \Address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \Address[1]~output (
	.i(\inst2|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[1]~output .bus_hold = "false";
defparam \Address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \Address[0]~output (
	.i(\inst2|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[0]~output .bus_hold = "false";
defparam \Address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \PC[3]~output (
	.i(\inst2|sub|110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \PC[2]~output (
	.i(\inst2|sub|99~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \PC[1]~output (
	.i(\inst2|sub|87~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \PC[0]~output (
	.i(\inst2|sub|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \PC_INC~output (
	.i(!\inst5|PC_INC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_INC~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_INC~output .bus_hold = "false";
defparam \PC_INC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \PC_LD~output (
	.i(\inst5|PC_INC~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_LD~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_LD~output .bus_hold = "false";
defparam \PC_LD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \X[7]~output (
	.i(\inst22|inst|altsyncram_component|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \X[7]~output .bus_hold = "false";
defparam \X[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \X[6]~output (
	.i(\inst22|inst|altsyncram_component|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \X[6]~output .bus_hold = "false";
defparam \X[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \X[5]~output (
	.i(\inst22|inst|altsyncram_component|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \X[5]~output .bus_hold = "false";
defparam \X[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \X[4]~output (
	.i(\inst22|inst|altsyncram_component|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \X[4]~output .bus_hold = "false";
defparam \X[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \X[3]~output (
	.i(\inst22|inst|altsyncram_component|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \X[3]~output .bus_hold = "false";
defparam \X[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \X[2]~output (
	.i(\inst22|inst|altsyncram_component|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \X[2]~output .bus_hold = "false";
defparam \X[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \X[1]~output (
	.i(\inst22|inst|altsyncram_component|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \X[1]~output .bus_hold = "false";
defparam \X[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \X[0]~output (
	.i(\inst22|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \X[0]~output .bus_hold = "false";
defparam \X[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \Q[1]~output (
	.i(\inst18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[1]~output .bus_hold = "false";
defparam \Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \Q[0]~output (
	.i(\inst19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[0]~output .bus_hold = "false";
defparam \Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \D[1]~output (
	.i(\inst5|D[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D[1]~output .bus_hold = "false";
defparam \D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
fiftyfivenm_io_obuf \D[0]~output (
	.i(\inst5|D[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D[0]~output .bus_hold = "false";
defparam \D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \COUT~output (
	.i(\inst10|inst33|sub|107~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUT~output_o ),
	.obar());
// synopsys translate_off
defparam \COUT~output .bus_hold = "false";
defparam \COUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \MSA[1]~output (
	.i(\inst5|MSA[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MSA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MSA[1]~output .bus_hold = "false";
defparam \MSA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
fiftyfivenm_io_obuf \MSA[0]~output (
	.i(\inst5|MSA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MSA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MSA[0]~output .bus_hold = "false";
defparam \MSA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \MSB[1]~output (
	.i(\inst5|MSB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MSB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MSB[1]~output .bus_hold = "false";
defparam \MSB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \MSB[0]~output (
	.i(!\inst5|MSB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MSB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MSB[0]~output .bus_hold = "false";
defparam \MSB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \MSC[2]~output (
	.i(\inst5|MSA[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MSC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MSC[2]~output .bus_hold = "false";
defparam \MSC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \MSC[1]~output (
	.i(\inst5|MSC[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MSC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MSC[1]~output .bus_hold = "false";
defparam \MSC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \MSC[0]~output (
	.i(\inst5|MSC[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MSC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MSC[0]~output .bus_hold = "false";
defparam \MSC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \DPA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DPA~output_o ),
	.obar());
// synopsys translate_off
defparam \DPA~output .bus_hold = "false";
defparam \DPA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \DPB~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DPB~output_o ),
	.obar());
// synopsys translate_off
defparam \DPB~output .bus_hold = "false";
defparam \DPB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \AA[6]~output (
	.i(!\inst23|inst17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AA[6]~output .bus_hold = "false";
defparam \AA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \AA[5]~output (
	.i(\inst23|boom2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AA[5]~output .bus_hold = "false";
defparam \AA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \AA[4]~output (
	.i(\inst23|boom1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AA[4]~output .bus_hold = "false";
defparam \AA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \AA[3]~output (
	.i(\inst23|boom~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AA[3]~output .bus_hold = "false";
defparam \AA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \AA[2]~output (
	.i(\inst23|boom3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AA[2]~output .bus_hold = "false";
defparam \AA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \AA[1]~output (
	.i(!\inst23|inst50~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AA[1]~output .bus_hold = "false";
defparam \AA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \AA[0]~output (
	.i(!\inst23|BOOF~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AA[0]~output .bus_hold = "false";
defparam \AA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \REGA[3]~output (
	.i(\inst10|inst14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGA[3]~output .bus_hold = "false";
defparam \REGA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \REGA[2]~output (
	.i(\inst10|inst13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGA[2]~output .bus_hold = "false";
defparam \REGA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \REGA[1]~output (
	.i(\inst10|inst12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGA[1]~output .bus_hold = "false";
defparam \REGA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \REGA[0]~output (
	.i(\inst10|inst11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGA[0]~output .bus_hold = "false";
defparam \REGA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \BB[6]~output (
	.i(!\inst24|inst17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BB[6]~output .bus_hold = "false";
defparam \BB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \BB[5]~output (
	.i(\inst24|boom2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BB[5]~output .bus_hold = "false";
defparam \BB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \BB[4]~output (
	.i(\inst24|boom1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BB[4]~output .bus_hold = "false";
defparam \BB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \BB[3]~output (
	.i(\inst24|boom~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BB[3]~output .bus_hold = "false";
defparam \BB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \BB[2]~output (
	.i(\inst24|boom3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BB[2]~output .bus_hold = "false";
defparam \BB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \BB[1]~output (
	.i(!\inst24|inst50~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BB[1]~output .bus_hold = "false";
defparam \BB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \BB[0]~output (
	.i(!\inst24|BOOF~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BB[0]~output .bus_hold = "false";
defparam \BB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \REGB[3]~output (
	.i(\inst10|inst18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGB[3]~output .bus_hold = "false";
defparam \REGB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \REGB[2]~output (
	.i(\inst10|inst17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGB[2]~output .bus_hold = "false";
defparam \REGB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \REGB[1]~output (
	.i(\inst10|inst16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGB[1]~output .bus_hold = "false";
defparam \REGB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \REGB[0]~output (
	.i(\inst10|inst15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\REGB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \REGB[0]~output .bus_hold = "false";
defparam \REGB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \CC[6]~output (
	.i(!\inst25|inst17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \CC[6]~output .bus_hold = "false";
defparam \CC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \CC[5]~output (
	.i(\inst25|boom2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \CC[5]~output .bus_hold = "false";
defparam \CC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \CC[4]~output (
	.i(\inst25|boom1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \CC[4]~output .bus_hold = "false";
defparam \CC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \CC[3]~output (
	.i(\inst25|boom~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \CC[3]~output .bus_hold = "false";
defparam \CC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \CC[2]~output (
	.i(\inst25|boom3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \CC[2]~output .bus_hold = "false";
defparam \CC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \CC[1]~output (
	.i(!\inst25|inst50~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \CC[1]~output .bus_hold = "false";
defparam \CC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \CC[0]~output (
	.i(!\inst25|BOOF~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \CC[0]~output .bus_hold = "false";
defparam \CC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \OUTPUT[3]~output (
	.i(\inst10|inst23|sub|81~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[3]~output .bus_hold = "false";
defparam \OUTPUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \OUTPUT[2]~output (
	.i(\inst10|inst7|sub|81~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[2]~output .bus_hold = "false";
defparam \OUTPUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \OUTPUT[1]~output (
	.i(\inst10|inst24|sub|81~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[1]~output .bus_hold = "false";
defparam \OUTPUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \OUTPUT[0]~output (
	.i(\inst10|inst4|sub|81~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[0]~output .bus_hold = "false";
defparam \OUTPUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \MUXA[3]~output (
	.i(\inst10|inst8|10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXA[3]~output .bus_hold = "false";
defparam \MUXA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \MUXA[2]~output (
	.i(\inst10|inst8|9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXA[2]~output .bus_hold = "false";
defparam \MUXA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \MUXA[1]~output (
	.i(\inst10|inst|10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXA[1]~output .bus_hold = "false";
defparam \MUXA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \MUXA[0]~output (
	.i(\inst10|inst|9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXA[0]~output .bus_hold = "false";
defparam \MUXA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \MUXB[3]~output (
	.i(\inst10|inst10|10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXB[3]~output .bus_hold = "false";
defparam \MUXB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \MUXB[2]~output (
	.i(\inst10|inst10|9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXB[2]~output .bus_hold = "false";
defparam \MUXB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \MUXB[1]~output (
	.i(\inst10|inst9|10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXB[1]~output .bus_hold = "false";
defparam \MUXB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \MUXB[0]~output (
	.i(\inst10|inst9|9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXB[0]~output .bus_hold = "false";
defparam \MUXB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \Mem_CLK~input (
	.i(Mem_CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Mem_CLK~input_o ));
// synopsys translate_off
defparam \Mem_CLK~input .bus_hold = "false";
defparam \Mem_CLK~input .listen_to_nsleep_signal = "false";
defparam \Mem_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N10
fiftyfivenm_lcell_comb \inst22|inst1~0 (
// Equation(s):
// \inst22|inst1~0_combout  = !\inst22|inst1~q 

	.dataa(gnd),
	.datab(\inst22|inst1~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst1~0 .lut_mask = 16'h3333;
defparam \inst22|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N22
fiftyfivenm_lcell_comb \inst22|inst1~feeder (
// Equation(s):
// \inst22|inst1~feeder_combout  = \inst22|inst1~0_combout 

	.dataa(gnd),
	.datab(\inst22|inst1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|inst1~feeder .lut_mask = 16'hCCCC;
defparam \inst22|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \Reset_L~input (
	.i(Reset_L),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset_L~input_o ));
// synopsys translate_off
defparam \Reset_L~input .bus_hold = "false";
defparam \Reset_L~input .listen_to_nsleep_signal = "false";
defparam \Reset_L~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas \inst22|inst1 (
	.clk(\Mem_CLK~input_o ),
	.d(\inst22|inst1~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|inst1 .is_wysiwyg = "true";
defparam \inst22|inst1 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \inst22|inst1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|inst1~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|inst1~clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|inst1~clkctrl .clock_type = "global clock";
defparam \inst22|inst1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N10
fiftyfivenm_lcell_comb \inst5|D[0]~2 (
// Equation(s):
// \inst5|D[0]~2_combout  = (!\inst18~q  & ((\inst5|PC_INC~0_combout ) # (!\inst19~q )))

	.dataa(\inst19~q ),
	.datab(gnd),
	.datac(\inst18~q ),
	.datad(\inst5|PC_INC~0_combout ),
	.cin(gnd),
	.combout(\inst5|D[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|D[0]~2 .lut_mask = 16'h0F05;
defparam \inst5|D[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N27
dffeas inst19(
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|D[0]~2_combout ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst19.is_wysiwyg = "true";
defparam inst19.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N30
fiftyfivenm_lcell_comb \inst5|PC_INC (
// Equation(s):
// \inst5|PC_INC~combout  = (\inst19~q  & (\inst18~q  & \inst5|PC_INC~0_combout )) # (!\inst19~q  & (!\inst18~q ))

	.dataa(\inst19~q ),
	.datab(gnd),
	.datac(\inst18~q ),
	.datad(\inst5|PC_INC~0_combout ),
	.cin(gnd),
	.combout(\inst5|PC_INC~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|PC_INC .lut_mask = 16'hA505;
defparam \inst5|PC_INC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N0
fiftyfivenm_lcell_comb \inst5|PC_INC~1 (
// Equation(s):
// \inst5|PC_INC~1_combout  = (\inst19~q  & (\inst18~q  & \inst5|PC_INC~0_combout ))

	.dataa(\inst19~q ),
	.datab(gnd),
	.datac(\inst18~q ),
	.datad(\inst5|PC_INC~0_combout ),
	.cin(gnd),
	.combout(\inst5|PC_INC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|PC_INC~1 .lut_mask = 16'hA000;
defparam \inst5|PC_INC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N20
fiftyfivenm_lcell_comb \inst2|sub|75~0 (
// Equation(s):
// \inst2|sub|75~0_combout  = (\inst5|PC_INC~1_combout  & (((\inst22|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (!\inst5|PC_INC~1_combout  & (\inst5|PC_INC~combout  $ ((!\inst2|sub|9~q ))))

	.dataa(\inst5|PC_INC~combout ),
	.datab(\inst5|PC_INC~1_combout ),
	.datac(\inst2|sub|9~q ),
	.datad(\inst22|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst2|sub|75~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|75~0 .lut_mask = 16'hED21;
defparam \inst2|sub|75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N21
dffeas \inst2|sub|9 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst2|sub|75~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sub|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sub|9 .is_wysiwyg = "true";
defparam \inst2|sub|9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
fiftyfivenm_lcell_comb \inst2|sub|92~0 (
// Equation(s):
// \inst2|sub|92~0_combout  = (!\inst5|PC_INC~1_combout  & (\inst2|sub|87~q  $ (((\inst2|sub|9~q  & !\inst5|PC_INC~combout )))))

	.dataa(\inst2|sub|87~q ),
	.datab(\inst2|sub|9~q ),
	.datac(\inst5|PC_INC~combout ),
	.datad(\inst5|PC_INC~1_combout ),
	.cin(gnd),
	.combout(\inst2|sub|92~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|92~0 .lut_mask = 16'h00A6;
defparam \inst2|sub|92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N2
fiftyfivenm_lcell_comb \inst2|sub|97 (
// Equation(s):
// \inst2|sub|97~combout  = \inst2|sub|99~q  $ (((\inst2|sub|87~q  & (\inst2|sub|9~q  & !\inst5|PC_INC~combout ))))

	.dataa(\inst2|sub|87~q ),
	.datab(\inst2|sub|9~q ),
	.datac(\inst5|PC_INC~combout ),
	.datad(\inst2|sub|99~q ),
	.cin(gnd),
	.combout(\inst2|sub|97~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|97 .lut_mask = 16'hF708;
defparam \inst2|sub|97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
fiftyfivenm_lcell_comb \inst2|sub|106~0 (
// Equation(s):
// \inst2|sub|106~0_combout  = (\inst2|sub|87~q  & (\inst2|sub|9~q  & (!\inst5|PC_INC~combout  & \inst2|sub|99~q )))

	.dataa(\inst2|sub|87~q ),
	.datab(\inst2|sub|9~q ),
	.datac(\inst5|PC_INC~combout ),
	.datad(\inst2|sub|99~q ),
	.cin(gnd),
	.combout(\inst2|sub|106~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|106~0 .lut_mask = 16'h0800;
defparam \inst2|sub|106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
fiftyfivenm_ram_block \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst22|inst1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst2|sub|110~q ,\inst2|sub|99~q ,\inst2|sub|87~q ,\inst2|sub|9~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "rom_32k.mif";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ALTSYNCRAM";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst22|inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 288'h0000000000000000000000400050001400010000400030000400030000800000001C0002;
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N30
fiftyfivenm_lcell_comb \inst2|sub|109~0 (
// Equation(s):
// \inst2|sub|109~0_combout  = (\inst5|PC_INC~1_combout  & (((\inst22|inst|altsyncram_component|auto_generated|ram_block1a11 )))) # (!\inst5|PC_INC~1_combout  & (\inst2|sub|106~0_combout  $ ((\inst2|sub|110~q ))))

	.dataa(\inst5|PC_INC~1_combout ),
	.datab(\inst2|sub|106~0_combout ),
	.datac(\inst2|sub|110~q ),
	.datad(\inst22|inst|altsyncram_component|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\inst2|sub|109~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|109~0 .lut_mask = 16'hBE14;
defparam \inst2|sub|109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N31
dffeas \inst2|sub|110 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst2|sub|109~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sub|110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sub|110 .is_wysiwyg = "true";
defparam \inst2|sub|110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N18
fiftyfivenm_lcell_comb \inst2|sub|102~0 (
// Equation(s):
// \inst2|sub|102~0_combout  = (\inst5|PC_INC~1_combout  & ((\inst22|inst|altsyncram_component|auto_generated|ram_block1a10 ))) # (!\inst5|PC_INC~1_combout  & (\inst2|sub|97~combout ))

	.dataa(gnd),
	.datab(\inst2|sub|97~combout ),
	.datac(\inst22|inst|altsyncram_component|auto_generated|ram_block1a10 ),
	.datad(\inst5|PC_INC~1_combout ),
	.cin(gnd),
	.combout(\inst2|sub|102~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|102~0 .lut_mask = 16'hF0CC;
defparam \inst2|sub|102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N19
dffeas \inst2|sub|99 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst2|sub|102~0_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sub|99~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sub|99 .is_wysiwyg = "true";
defparam \inst2|sub|99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
fiftyfivenm_lcell_comb \inst2|sub|92~1 (
// Equation(s):
// \inst2|sub|92~1_combout  = (\inst2|sub|92~0_combout ) # ((\inst5|PC_INC~1_combout  & \inst22|inst|altsyncram_component|auto_generated|ram_block1a9 ))

	.dataa(\inst5|PC_INC~1_combout ),
	.datab(gnd),
	.datac(\inst2|sub|92~0_combout ),
	.datad(\inst22|inst|altsyncram_component|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\inst2|sub|92~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sub|92~1 .lut_mask = 16'hFAF0;
defparam \inst2|sub|92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \inst2|sub|87 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst2|sub|92~1_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sub|87~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sub|87 .is_wysiwyg = "true";
defparam \inst2|sub|87 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N23
dffeas \inst1|inst6 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst22|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|IR_LD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst6 .is_wysiwyg = "true";
defparam \inst1|inst6 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N3
dffeas \inst1|inst2 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst22|inst|altsyncram_component|auto_generated|ram_block1a10 ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|IR_LD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2 .is_wysiwyg = "true";
defparam \inst1|inst2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N9
dffeas \inst1|inst7 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst22|inst|altsyncram_component|auto_generated|ram_block1a9 ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|IR_LD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst7 .is_wysiwyg = "true";
defparam \inst1|inst7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N24
fiftyfivenm_lcell_comb \inst5|PC_INC~0 (
// Equation(s):
// \inst5|PC_INC~0_combout  = (\inst1|inst6~q  & (\inst1|inst2~q  & !\inst1|inst7~q ))

	.dataa(gnd),
	.datab(\inst1|inst6~q ),
	.datac(\inst1|inst2~q ),
	.datad(\inst1|inst7~q ),
	.cin(gnd),
	.combout(\inst5|PC_INC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|PC_INC~0 .lut_mask = 16'h00C0;
defparam \inst5|PC_INC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N24
fiftyfivenm_lcell_comb \inst5|MSC[0]~0 (
// Equation(s):
// \inst5|MSC[0]~0_combout  = (\inst19~q  & !\inst18~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst19~q ),
	.datad(\inst18~q ),
	.cin(gnd),
	.combout(\inst5|MSC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|MSC[0]~0 .lut_mask = 16'h00F0;
defparam \inst5|MSC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N26
fiftyfivenm_lcell_comb \inst5|D[1]~0 (
// Equation(s):
// \inst5|D[1]~0_combout  = (!\inst1|inst6~q  & !\inst1|inst2~q )

	.dataa(gnd),
	.datab(\inst1|inst6~q ),
	.datac(gnd),
	.datad(\inst1|inst2~q ),
	.cin(gnd),
	.combout(\inst5|D[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|D[1]~0 .lut_mask = 16'h0033;
defparam \inst5|D[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N16
fiftyfivenm_lcell_comb \inst5|D[1]~1 (
// Equation(s):
// \inst5|D[1]~1_combout  = (\inst5|MSC[0]~0_combout  & ((\inst5|PC_INC~0_combout ) # ((\inst1|inst7~q  & \inst5|D[1]~0_combout ))))

	.dataa(\inst5|PC_INC~0_combout ),
	.datab(\inst5|MSC[0]~0_combout ),
	.datac(\inst1|inst7~q ),
	.datad(\inst5|D[1]~0_combout ),
	.cin(gnd),
	.combout(\inst5|D[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|D[1]~1 .lut_mask = 16'hC888;
defparam \inst5|D[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N17
dffeas inst18(
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst5|D[1]~1_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst18.is_wysiwyg = "true";
defparam inst18.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N0
fiftyfivenm_lcell_comb \inst5|IR_LD~0 (
// Equation(s):
// \inst5|IR_LD~0_combout  = (!\inst18~q  & !\inst19~q )

	.dataa(gnd),
	.datab(\inst18~q ),
	.datac(gnd),
	.datad(\inst19~q ),
	.cin(gnd),
	.combout(\inst5|IR_LD~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|IR_LD~0 .lut_mask = 16'h0033;
defparam \inst5|IR_LD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N6
fiftyfivenm_lcell_comb \inst5|MSA[0] (
// Equation(s):
// \inst5|MSA [0] = (\inst19~q ) # (((!\inst5|D[1]~0_combout ) # (!\inst1|inst7~q )) # (!\inst18~q ))

	.dataa(\inst19~q ),
	.datab(\inst18~q ),
	.datac(\inst1|inst7~q ),
	.datad(\inst5|D[1]~0_combout ),
	.cin(gnd),
	.combout(\inst5|MSA [0]),
	.cout());
// synopsys translate_off
defparam \inst5|MSA[0] .lut_mask = 16'hBFFF;
defparam \inst5|MSA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N2
fiftyfivenm_lcell_comb \inst5|MSA[1]~0 (
// Equation(s):
// \inst5|MSA[1]~0_combout  = (\inst5|MSC[0]~0_combout  & ((\inst1|inst6~q  & ((!\inst1|inst2~q ))) # (!\inst1|inst6~q  & (!\inst1|inst7~q  & \inst1|inst2~q ))))

	.dataa(\inst1|inst6~q ),
	.datab(\inst1|inst7~q ),
	.datac(\inst1|inst2~q ),
	.datad(\inst5|MSC[0]~0_combout ),
	.cin(gnd),
	.combout(\inst5|MSA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|MSA[1]~0 .lut_mask = 16'h1A00;
defparam \inst5|MSA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N12
fiftyfivenm_lcell_comb \inst5|MSC[1]~1 (
// Equation(s):
// \inst5|MSC[1]~1_combout  = (\inst5|MSC[0]~0_combout  & ((\inst1|inst6~q  & (!\inst1|inst2~q  & \inst1|inst7~q )) # (!\inst1|inst6~q  & (\inst1|inst2~q  & !\inst1|inst7~q ))))

	.dataa(\inst1|inst6~q ),
	.datab(\inst1|inst2~q ),
	.datac(\inst1|inst7~q ),
	.datad(\inst5|MSC[0]~0_combout ),
	.cin(gnd),
	.combout(\inst5|MSC[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|MSC[1]~1 .lut_mask = 16'h2400;
defparam \inst5|MSC[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \CIN~input (
	.i(CIN),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CIN~input_o ));
// synopsys translate_off
defparam \CIN~input .bus_hold = "false";
defparam \CIN~input .listen_to_nsleep_signal = "false";
defparam \CIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N18
fiftyfivenm_lcell_comb \inst5|MSC[0]~2 (
// Equation(s):
// \inst5|MSC[0]~2_combout  = (!\inst1|inst2~q  & (!\inst18~q  & (\inst1|inst6~q  & \inst19~q )))

	.dataa(\inst1|inst2~q ),
	.datab(\inst18~q ),
	.datac(\inst1|inst6~q ),
	.datad(\inst19~q ),
	.cin(gnd),
	.combout(\inst5|MSC[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|MSC[0]~2 .lut_mask = 16'h1000;
defparam \inst5|MSC[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N20
fiftyfivenm_lcell_comb \inst10|inst4|sub|69~0 (
// Equation(s):
// \inst10|inst4|sub|69~0_combout  = (\inst5|MSC[0]~2_combout  & (\inst10|inst11~q  $ (\inst10|inst15~q  $ (\CIN~input_o )))) # (!\inst5|MSC[0]~2_combout  & ((\inst10|inst11~q ) # ((\inst10|inst15~q ))))

	.dataa(\inst10|inst11~q ),
	.datab(\inst10|inst15~q ),
	.datac(\CIN~input_o ),
	.datad(\inst5|MSC[0]~2_combout ),
	.cin(gnd),
	.combout(\inst10|inst4|sub|69~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst4|sub|69~0 .lut_mask = 16'h96EE;
defparam \inst10|inst4|sub|69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N6
fiftyfivenm_lcell_comb \inst10|inst4|sub|66 (
// Equation(s):
// \inst10|inst4|sub|66~combout  = (\inst10|inst12~q  & \inst5|MSC[0]~2_combout )

	.dataa(\inst10|inst12~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|MSC[0]~2_combout ),
	.cin(gnd),
	.combout(\inst10|inst4|sub|66~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst4|sub|66 .lut_mask = 16'hAA00;
defparam \inst10|inst4|sub|66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N10
fiftyfivenm_lcell_comb \inst10|inst4|sub|81~1 (
// Equation(s):
// \inst10|inst4|sub|81~1_combout  = (\inst5|MSC[0]~2_combout  & (\inst10|inst15~q  & ((\inst10|inst11~q ) # (!\inst5|MSC[1]~1_combout )))) # (!\inst5|MSC[0]~2_combout  & (\inst10|inst11~q  $ (((\inst5|MSC[1]~1_combout )))))

	.dataa(\inst10|inst11~q ),
	.datab(\inst5|MSC[0]~2_combout ),
	.datac(\inst10|inst15~q ),
	.datad(\inst5|MSC[1]~1_combout ),
	.cin(gnd),
	.combout(\inst10|inst4|sub|81~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst4|sub|81~1 .lut_mask = 16'h91E2;
defparam \inst10|inst4|sub|81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N16
fiftyfivenm_lcell_comb \inst10|inst4|sub|81~2 (
// Equation(s):
// \inst10|inst4|sub|81~2_combout  = (\inst5|MSA[1]~0_combout  & (\inst5|MSC[1]~1_combout )) # (!\inst5|MSA[1]~0_combout  & ((\inst10|inst4|sub|81~1_combout )))

	.dataa(\inst5|MSC[1]~1_combout ),
	.datab(\inst5|MSA[1]~0_combout ),
	.datac(gnd),
	.datad(\inst10|inst4|sub|81~1_combout ),
	.cin(gnd),
	.combout(\inst10|inst4|sub|81~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst4|sub|81~2 .lut_mask = 16'hBB88;
defparam \inst10|inst4|sub|81~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N14
fiftyfivenm_lcell_comb \inst10|inst4|sub|81~0 (
// Equation(s):
// \inst10|inst4|sub|81~0_combout  = (\inst5|MSA[1]~0_combout  & ((\inst10|inst4|sub|81~2_combout  & ((\inst10|inst4|sub|66~combout ))) # (!\inst10|inst4|sub|81~2_combout  & (\inst10|inst4|sub|69~0_combout )))) # (!\inst5|MSA[1]~0_combout  & 
// (((\inst10|inst4|sub|81~2_combout ))))

	.dataa(\inst10|inst4|sub|69~0_combout ),
	.datab(\inst5|MSA[1]~0_combout ),
	.datac(\inst10|inst4|sub|66~combout ),
	.datad(\inst10|inst4|sub|81~2_combout ),
	.cin(gnd),
	.combout(\inst10|inst4|sub|81~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst4|sub|81~0 .lut_mask = 16'hF388;
defparam \inst10|inst4|sub|81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N28
fiftyfivenm_lcell_comb \inst10|inst|9~0 (
// Equation(s):
// \inst10|inst|9~0_combout  = (\inst5|MSA [0] & ((\inst5|MSA[1]~0_combout  & ((\inst10|inst4|sub|81~0_combout ))) # (!\inst5|MSA[1]~0_combout  & (\inst10|inst11~q ))))

	.dataa(\inst10|inst11~q ),
	.datab(\inst5|MSA[1]~0_combout ),
	.datac(\inst10|inst4|sub|81~0_combout ),
	.datad(\inst5|MSA [0]),
	.cin(gnd),
	.combout(\inst10|inst|9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst|9~0 .lut_mask = 16'hE200;
defparam \inst10|inst|9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N8
fiftyfivenm_lcell_comb \inst10|inst|9~1 (
// Equation(s):
// \inst10|inst|9~1_combout  = (\inst10|inst|9~0_combout ) # ((!\inst5|MSA [0] & \inst22|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))

	.dataa(\inst5|MSA [0]),
	.datab(\inst10|inst|9~0_combout ),
	.datac(gnd),
	.datad(\inst22|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst10|inst|9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst|9~1 .lut_mask = 16'hDDCC;
defparam \inst10|inst|9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \inst10|inst11 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|inst|9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|inst11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|inst11 .is_wysiwyg = "true";
defparam \inst10|inst11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N22
fiftyfivenm_lcell_comb \inst5|MSB[1] (
// Equation(s):
// \inst5|MSB [1] = (\inst1|inst7~q ) # ((\inst1|inst2~q ) # ((\inst1|inst6~q ) # (!\inst5|MSC[0]~0_combout )))

	.dataa(\inst1|inst7~q ),
	.datab(\inst1|inst2~q ),
	.datac(\inst1|inst6~q ),
	.datad(\inst5|MSC[0]~0_combout ),
	.cin(gnd),
	.combout(\inst5|MSB [1]),
	.cout());
// synopsys translate_off
defparam \inst5|MSB[1] .lut_mask = 16'hFEFF;
defparam \inst5|MSB[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N24
fiftyfivenm_lcell_comb \inst10|inst9|9~0 (
// Equation(s):
// \inst10|inst9|9~0_combout  = (\inst5|MSB [1] & ((\inst10|inst15~q ))) # (!\inst5|MSB [1] & (\inst10|inst11~q ))

	.dataa(\inst10|inst11~q ),
	.datab(gnd),
	.datac(\inst10|inst15~q ),
	.datad(\inst5|MSB [1]),
	.cin(gnd),
	.combout(\inst10|inst9|9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst9|9~0 .lut_mask = 16'hF0AA;
defparam \inst10|inst9|9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N25
dffeas \inst10|inst15 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst10|inst9|9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|inst15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|inst15 .is_wysiwyg = "true";
defparam \inst10|inst15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N26
fiftyfivenm_lcell_comb \inst10|inst33|sub|104~0 (
// Equation(s):
// \inst10|inst33|sub|104~0_combout  = (\inst10|inst15~q  & ((\CIN~input_o ) # (\inst10|inst11~q ))) # (!\inst10|inst15~q  & (\CIN~input_o  & \inst10|inst11~q ))

	.dataa(gnd),
	.datab(\inst10|inst15~q ),
	.datac(\CIN~input_o ),
	.datad(\inst10|inst11~q ),
	.cin(gnd),
	.combout(\inst10|inst33|sub|104~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst33|sub|104~0 .lut_mask = 16'hFCC0;
defparam \inst10|inst33|sub|104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N22
fiftyfivenm_lcell_comb \inst10|inst9|10~0 (
// Equation(s):
// \inst10|inst9|10~0_combout  = (\inst5|MSB [1] & ((\inst10|inst16~q ))) # (!\inst5|MSB [1] & (\inst10|inst12~q ))

	.dataa(gnd),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst16~q ),
	.datad(\inst5|MSB [1]),
	.cin(gnd),
	.combout(\inst10|inst9|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst9|10~0 .lut_mask = 16'hF0CC;
defparam \inst10|inst9|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y3_N23
dffeas \inst10|inst16 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst10|inst9|10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|inst16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|inst16 .is_wysiwyg = "true";
defparam \inst10|inst16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N30
fiftyfivenm_lcell_comb \inst10|inst24|sub|81~0 (
// Equation(s):
// \inst10|inst24|sub|81~0_combout  = (\inst5|MSC[0]~2_combout  & (\inst10|inst33|sub|104~0_combout  $ (\inst10|inst16~q  $ (\inst10|inst12~q )))) # (!\inst5|MSC[0]~2_combout  & (((\inst10|inst16~q ) # (\inst10|inst12~q ))))

	.dataa(\inst10|inst33|sub|104~0_combout ),
	.datab(\inst5|MSC[0]~2_combout ),
	.datac(\inst10|inst16~q ),
	.datad(\inst10|inst12~q ),
	.cin(gnd),
	.combout(\inst10|inst24|sub|81~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst24|sub|81~0 .lut_mask = 16'hB778;
defparam \inst10|inst24|sub|81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N12
fiftyfivenm_lcell_comb \inst10|inst24|sub|81~1 (
// Equation(s):
// \inst10|inst24|sub|81~1_combout  = (\inst5|MSC[0]~2_combout  & ((\inst10|inst13~q ))) # (!\inst5|MSC[0]~2_combout  & (\inst10|inst11~q ))

	.dataa(gnd),
	.datab(\inst10|inst11~q ),
	.datac(\inst10|inst13~q ),
	.datad(\inst5|MSC[0]~2_combout ),
	.cin(gnd),
	.combout(\inst10|inst24|sub|81~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst24|sub|81~1 .lut_mask = 16'hF0CC;
defparam \inst10|inst24|sub|81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N14
fiftyfivenm_lcell_comb \inst10|inst24|sub|81~2 (
// Equation(s):
// \inst10|inst24|sub|81~2_combout  = (\inst5|MSC[1]~1_combout  & ((\inst10|inst24|sub|81~1_combout ))) # (!\inst5|MSC[1]~1_combout  & (\inst10|inst24|sub|81~0_combout ))

	.dataa(\inst5|MSC[1]~1_combout ),
	.datab(gnd),
	.datac(\inst10|inst24|sub|81~0_combout ),
	.datad(\inst10|inst24|sub|81~1_combout ),
	.cin(gnd),
	.combout(\inst10|inst24|sub|81~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst24|sub|81~2 .lut_mask = 16'hFA50;
defparam \inst10|inst24|sub|81~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N10
fiftyfivenm_lcell_comb \inst10|inst|10~0 (
// Equation(s):
// \inst10|inst|10~0_combout  = (\inst5|MSA [0] & ((\inst5|MSA[1]~0_combout  & (\inst10|inst24|sub|81~2_combout )) # (!\inst5|MSA[1]~0_combout  & ((\inst10|inst12~q )))))

	.dataa(\inst5|MSA[1]~0_combout ),
	.datab(\inst10|inst24|sub|81~2_combout ),
	.datac(\inst10|inst12~q ),
	.datad(\inst5|MSA [0]),
	.cin(gnd),
	.combout(\inst10|inst|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst|10~0 .lut_mask = 16'hD800;
defparam \inst10|inst|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N30
fiftyfivenm_lcell_comb \inst10|inst|10~1 (
// Equation(s):
// \inst10|inst|10~1_combout  = (\inst10|inst|10~0_combout ) # ((!\inst5|MSA [0] & \inst22|inst|altsyncram_component|auto_generated|ram_block1a9 ))

	.dataa(\inst5|MSA [0]),
	.datab(gnd),
	.datac(\inst10|inst|10~0_combout ),
	.datad(\inst22|inst|altsyncram_component|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\inst10|inst|10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst|10~1 .lut_mask = 16'hF5F0;
defparam \inst10|inst|10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N17
dffeas \inst10|inst12 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|inst|10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|inst12 .is_wysiwyg = "true";
defparam \inst10|inst12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N2
fiftyfivenm_lcell_comb \inst10|inst10|9~0 (
// Equation(s):
// \inst10|inst10|9~0_combout  = (\inst5|MSB [1] & ((\inst10|inst17~q ))) # (!\inst5|MSB [1] & (\inst10|inst13~q ))

	.dataa(\inst10|inst13~q ),
	.datab(gnd),
	.datac(\inst10|inst17~q ),
	.datad(\inst5|MSB [1]),
	.cin(gnd),
	.combout(\inst10|inst10|9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst10|9~0 .lut_mask = 16'hF0AA;
defparam \inst10|inst10|9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y3_N3
dffeas \inst10|inst17 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst10|inst10|9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|inst17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|inst17 .is_wysiwyg = "true";
defparam \inst10|inst17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N0
fiftyfivenm_lcell_comb \inst10|inst31 (
// Equation(s):
// \inst10|inst31~combout  = (\inst10|inst17~q ) # (\inst10|inst13~q )

	.dataa(gnd),
	.datab(\inst10|inst17~q ),
	.datac(\inst10|inst13~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|inst31~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst31 .lut_mask = 16'hFCFC;
defparam \inst10|inst31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N18
fiftyfivenm_lcell_comb \inst10|inst33|sub|80~0 (
// Equation(s):
// \inst10|inst33|sub|80~0_combout  = \inst10|inst13~q  $ (\inst10|inst17~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst17~q ),
	.cin(gnd),
	.combout(\inst10|inst33|sub|80~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst33|sub|80~0 .lut_mask = 16'h0FF0;
defparam \inst10|inst33|sub|80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N8
fiftyfivenm_lcell_comb \inst10|inst33|sub|80 (
// Equation(s):
// \inst10|inst33|sub|80~combout  = \inst10|inst33|sub|80~0_combout  $ (((\inst10|inst33|sub|104~0_combout  & ((\inst10|inst12~q ) # (\inst10|inst16~q ))) # (!\inst10|inst33|sub|104~0_combout  & (\inst10|inst12~q  & \inst10|inst16~q ))))

	.dataa(\inst10|inst33|sub|104~0_combout ),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst16~q ),
	.datad(\inst10|inst33|sub|80~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst33|sub|80~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst33|sub|80 .lut_mask = 16'h17E8;
defparam \inst10|inst33|sub|80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N22
fiftyfivenm_lcell_comb \inst10|inst7|sub|81~1 (
// Equation(s):
// \inst10|inst7|sub|81~1_combout  = (\inst5|MSC[1]~1_combout  & (((\inst5|MSC[0]~2_combout )))) # (!\inst5|MSC[1]~1_combout  & ((\inst5|MSC[0]~2_combout  & ((\inst10|inst33|sub|80~combout ))) # (!\inst5|MSC[0]~2_combout  & (\inst10|inst31~combout ))))

	.dataa(\inst5|MSC[1]~1_combout ),
	.datab(\inst10|inst31~combout ),
	.datac(\inst10|inst33|sub|80~combout ),
	.datad(\inst5|MSC[0]~2_combout ),
	.cin(gnd),
	.combout(\inst10|inst7|sub|81~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst7|sub|81~1 .lut_mask = 16'hFA44;
defparam \inst10|inst7|sub|81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N28
fiftyfivenm_lcell_comb \inst10|inst7|sub|81~2 (
// Equation(s):
// \inst10|inst7|sub|81~2_combout  = (\inst10|inst7|sub|81~1_combout  & (((\inst10|inst14~q ) # (!\inst5|MSC[1]~1_combout )))) # (!\inst10|inst7|sub|81~1_combout  & (\inst10|inst12~q  & ((\inst5|MSC[1]~1_combout ))))

	.dataa(\inst10|inst12~q ),
	.datab(\inst10|inst14~q ),
	.datac(\inst10|inst7|sub|81~1_combout ),
	.datad(\inst5|MSC[1]~1_combout ),
	.cin(gnd),
	.combout(\inst10|inst7|sub|81~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst7|sub|81~2 .lut_mask = 16'hCAF0;
defparam \inst10|inst7|sub|81~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N4
fiftyfivenm_lcell_comb \inst10|inst8|9~0 (
// Equation(s):
// \inst10|inst8|9~0_combout  = (\inst5|MSA [0] & ((\inst5|MSA[1]~0_combout  & ((\inst10|inst7|sub|81~2_combout ))) # (!\inst5|MSA[1]~0_combout  & (\inst10|inst13~q ))))

	.dataa(\inst10|inst13~q ),
	.datab(\inst10|inst7|sub|81~2_combout ),
	.datac(\inst5|MSA[1]~0_combout ),
	.datad(\inst5|MSA [0]),
	.cin(gnd),
	.combout(\inst10|inst8|9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst8|9~0 .lut_mask = 16'hCA00;
defparam \inst10|inst8|9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N4
fiftyfivenm_lcell_comb \inst10|inst8|9~1 (
// Equation(s):
// \inst10|inst8|9~1_combout  = (\inst10|inst8|9~0_combout ) # ((!\inst5|MSA [0] & \inst22|inst|altsyncram_component|auto_generated|ram_block1a10 ))

	.dataa(\inst5|MSA [0]),
	.datab(gnd),
	.datac(\inst22|inst|altsyncram_component|auto_generated|ram_block1a10 ),
	.datad(\inst10|inst8|9~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst8|9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst8|9~1 .lut_mask = 16'hFF50;
defparam \inst10|inst8|9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N1
dffeas \inst10|inst13 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst10|inst8|9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|inst13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|inst13 .is_wysiwyg = "true";
defparam \inst10|inst13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N18
fiftyfivenm_lcell_comb \inst10|inst33|sub|106~0 (
// Equation(s):
// \inst10|inst33|sub|106~0_combout  = (\inst10|inst31~combout  & ((\inst10|inst16~q  & ((\inst10|inst12~q ) # (\inst10|inst33|sub|104~0_combout ))) # (!\inst10|inst16~q  & (\inst10|inst12~q  & \inst10|inst33|sub|104~0_combout ))))

	.dataa(\inst10|inst16~q ),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst31~combout ),
	.datad(\inst10|inst33|sub|104~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst33|sub|106~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst33|sub|106~0 .lut_mask = 16'hE080;
defparam \inst10|inst33|sub|106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N20
fiftyfivenm_lcell_comb \inst10|inst33|sub|106~1 (
// Equation(s):
// \inst10|inst33|sub|106~1_combout  = (\inst10|inst33|sub|106~0_combout ) # ((\inst10|inst17~q  & \inst10|inst13~q ))

	.dataa(\inst10|inst17~q ),
	.datab(gnd),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst33|sub|106~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst33|sub|106~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst33|sub|106~1 .lut_mask = 16'hFFA0;
defparam \inst10|inst33|sub|106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N28
fiftyfivenm_lcell_comb \inst10|inst23|sub|81~2 (
// Equation(s):
// \inst10|inst23|sub|81~2_combout  = \inst10|inst18~q  $ (\inst10|inst14~q  $ (\inst10|inst33|sub|106~1_combout ))

	.dataa(\inst10|inst18~q ),
	.datab(gnd),
	.datac(\inst10|inst14~q ),
	.datad(\inst10|inst33|sub|106~1_combout ),
	.cin(gnd),
	.combout(\inst10|inst23|sub|81~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst23|sub|81~2 .lut_mask = 16'hA55A;
defparam \inst10|inst23|sub|81~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N2
fiftyfivenm_lcell_comb \inst10|inst23|sub|81~3 (
// Equation(s):
// \inst10|inst23|sub|81~3_combout  = (\inst1|inst2~q  & (\inst10|inst13~q  & (!\inst1|inst6~q ))) # (!\inst1|inst2~q  & (((\inst1|inst6~q  & \inst10|inst23|sub|81~2_combout ))))

	.dataa(\inst10|inst13~q ),
	.datab(\inst1|inst2~q ),
	.datac(\inst1|inst6~q ),
	.datad(\inst10|inst23|sub|81~2_combout ),
	.cin(gnd),
	.combout(\inst10|inst23|sub|81~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst23|sub|81~3 .lut_mask = 16'h3808;
defparam \inst10|inst23|sub|81~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N16
fiftyfivenm_lcell_comb \inst10|inst23|sub|81~5 (
// Equation(s):
// \inst10|inst23|sub|81~5_combout  = (\inst19~q  & (!\inst18~q  & (!\inst1|inst7~q  & \inst10|inst23|sub|81~3_combout )))

	.dataa(\inst19~q ),
	.datab(\inst18~q ),
	.datac(\inst1|inst7~q ),
	.datad(\inst10|inst23|sub|81~3_combout ),
	.cin(gnd),
	.combout(\inst10|inst23|sub|81~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst23|sub|81~5 .lut_mask = 16'h0200;
defparam \inst10|inst23|sub|81~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N26
fiftyfivenm_lcell_comb \inst10|inst8|10~0 (
// Equation(s):
// \inst10|inst8|10~0_combout  = (\inst10|inst14~q  & !\inst5|MSA[1]~0_combout )

	.dataa(gnd),
	.datab(\inst10|inst14~q ),
	.datac(gnd),
	.datad(\inst5|MSA[1]~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst8|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst8|10~0 .lut_mask = 16'h00CC;
defparam \inst10|inst8|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N8
fiftyfivenm_lcell_comb \inst10|inst8|10~1 (
// Equation(s):
// \inst10|inst8|10~1_combout  = (\inst5|MSA [0] & ((\inst10|inst23|sub|81~5_combout ) # ((\inst10|inst8|10~0_combout )))) # (!\inst5|MSA [0] & (((\inst22|inst|altsyncram_component|auto_generated|ram_block1a11 ))))

	.dataa(\inst5|MSA [0]),
	.datab(\inst10|inst23|sub|81~5_combout ),
	.datac(\inst10|inst8|10~0_combout ),
	.datad(\inst22|inst|altsyncram_component|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\inst10|inst8|10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst8|10~1 .lut_mask = 16'hFDA8;
defparam \inst10|inst8|10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N9
dffeas \inst10|inst14 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst10|inst8|10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|inst14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|inst14 .is_wysiwyg = "true";
defparam \inst10|inst14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N24
fiftyfivenm_lcell_comb \inst10|inst10|10~0 (
// Equation(s):
// \inst10|inst10|10~0_combout  = (\inst5|MSB [1] & ((\inst10|inst18~q ))) # (!\inst5|MSB [1] & (\inst10|inst14~q ))

	.dataa(\inst10|inst14~q ),
	.datab(gnd),
	.datac(\inst10|inst18~q ),
	.datad(\inst5|MSB [1]),
	.cin(gnd),
	.combout(\inst10|inst10|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst10|10~0 .lut_mask = 16'hF0AA;
defparam \inst10|inst10|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y3_N25
dffeas \inst10|inst18 (
	.clk(\inst22|inst1~clkctrl_outclk ),
	.d(\inst10|inst10|10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|inst18 .is_wysiwyg = "true";
defparam \inst10|inst18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N22
fiftyfivenm_lcell_comb \inst10|inst33|sub|107~0 (
// Equation(s):
// \inst10|inst33|sub|107~0_combout  = (\inst10|inst18~q  & ((\inst10|inst14~q ) # (\inst10|inst33|sub|106~1_combout ))) # (!\inst10|inst18~q  & (\inst10|inst14~q  & \inst10|inst33|sub|106~1_combout ))

	.dataa(\inst10|inst18~q ),
	.datab(\inst10|inst14~q ),
	.datac(\inst10|inst33|sub|106~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|inst33|sub|107~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst33|sub|107~0 .lut_mask = 16'hE8E8;
defparam \inst10|inst33|sub|107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N20
fiftyfivenm_lcell_comb \inst23|inst17~0 (
// Equation(s):
// \inst23|inst17~0_combout  = (\inst10|inst11~q  & ((\inst10|inst14~q ) # (\inst10|inst12~q  $ (\inst10|inst13~q )))) # (!\inst10|inst11~q  & ((\inst10|inst12~q ) # (\inst10|inst13~q  $ (\inst10|inst14~q ))))

	.dataa(\inst10|inst11~q ),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst14~q ),
	.cin(gnd),
	.combout(\inst23|inst17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst17~0 .lut_mask = 16'hEF7C;
defparam \inst23|inst17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N22
fiftyfivenm_lcell_comb \inst23|boom2~0 (
// Equation(s):
// \inst23|boom2~0_combout  = (\inst10|inst11~q  & (\inst10|inst14~q  $ (((\inst10|inst12~q ) # (!\inst10|inst13~q ))))) # (!\inst10|inst11~q  & (\inst10|inst12~q  & (!\inst10|inst13~q  & !\inst10|inst14~q )))

	.dataa(\inst10|inst11~q ),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst14~q ),
	.cin(gnd),
	.combout(\inst23|boom2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|boom2~0 .lut_mask = 16'h208E;
defparam \inst23|boom2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N12
fiftyfivenm_lcell_comb \inst23|boom1~0 (
// Equation(s):
// \inst23|boom1~0_combout  = (\inst10|inst12~q  & (\inst10|inst11~q  & ((!\inst10|inst14~q )))) # (!\inst10|inst12~q  & ((\inst10|inst13~q  & ((!\inst10|inst14~q ))) # (!\inst10|inst13~q  & (\inst10|inst11~q ))))

	.dataa(\inst10|inst11~q ),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst14~q ),
	.cin(gnd),
	.combout(\inst23|boom1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|boom1~0 .lut_mask = 16'h02BA;
defparam \inst23|boom1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N2
fiftyfivenm_lcell_comb \inst23|boom~0 (
// Equation(s):
// \inst23|boom~0_combout  = (\inst10|inst12~q  & ((\inst10|inst11~q  & (\inst10|inst13~q )) # (!\inst10|inst11~q  & (!\inst10|inst13~q  & \inst10|inst14~q )))) # (!\inst10|inst12~q  & (!\inst10|inst14~q  & (\inst10|inst11~q  $ (\inst10|inst13~q ))))

	.dataa(\inst10|inst11~q ),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst14~q ),
	.cin(gnd),
	.combout(\inst23|boom~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|boom~0 .lut_mask = 16'h8492;
defparam \inst23|boom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N24
fiftyfivenm_lcell_comb \inst23|boom3~0 (
// Equation(s):
// \inst23|boom3~0_combout  = (\inst10|inst13~q  & (\inst10|inst14~q  & ((\inst10|inst12~q ) # (!\inst10|inst11~q )))) # (!\inst10|inst13~q  & (!\inst10|inst11~q  & (\inst10|inst12~q  & !\inst10|inst14~q )))

	.dataa(\inst10|inst11~q ),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst14~q ),
	.cin(gnd),
	.combout(\inst23|boom3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|boom3~0 .lut_mask = 16'hD004;
defparam \inst23|boom3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N10
fiftyfivenm_lcell_comb \inst23|inst50~0 (
// Equation(s):
// \inst23|inst50~0_combout  = (\inst10|inst12~q  & ((\inst10|inst11~q  & ((!\inst10|inst14~q ))) # (!\inst10|inst11~q  & (!\inst10|inst13~q )))) # (!\inst10|inst12~q  & ((\inst10|inst11~q  $ (!\inst10|inst14~q )) # (!\inst10|inst13~q )))

	.dataa(\inst10|inst11~q ),
	.datab(\inst10|inst12~q ),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst14~q ),
	.cin(gnd),
	.combout(\inst23|inst50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst50~0 .lut_mask = 16'h279F;
defparam \inst23|inst50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N0
fiftyfivenm_lcell_comb \inst23|BOOF~0 (
// Equation(s):
// \inst23|BOOF~0_combout  = (\inst10|inst14~q  & ((\inst10|inst12~q  $ (!\inst10|inst13~q )) # (!\inst10|inst11~q ))) # (!\inst10|inst14~q  & ((\inst10|inst12~q ) # (\inst10|inst11~q  $ (!\inst10|inst13~q ))))

	.dataa(\inst10|inst14~q ),
	.datab(\inst10|inst11~q ),
	.datac(\inst10|inst12~q ),
	.datad(\inst10|inst13~q ),
	.cin(gnd),
	.combout(\inst23|BOOF~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|BOOF~0 .lut_mask = 16'hF67B;
defparam \inst23|BOOF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N18
fiftyfivenm_lcell_comb \inst24|inst17~0 (
// Equation(s):
// \inst24|inst17~0_combout  = (\inst10|inst15~q  & ((\inst10|inst18~q ) # (\inst10|inst16~q  $ (\inst10|inst17~q )))) # (!\inst10|inst15~q  & ((\inst10|inst16~q ) # (\inst10|inst17~q  $ (\inst10|inst18~q ))))

	.dataa(\inst10|inst15~q ),
	.datab(\inst10|inst16~q ),
	.datac(\inst10|inst17~q ),
	.datad(\inst10|inst18~q ),
	.cin(gnd),
	.combout(\inst24|inst17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst17~0 .lut_mask = 16'hEF7C;
defparam \inst24|inst17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N28
fiftyfivenm_lcell_comb \inst24|boom2~0 (
// Equation(s):
// \inst24|boom2~0_combout  = (\inst10|inst15~q  & (\inst10|inst18~q  $ (((\inst10|inst16~q ) # (!\inst10|inst17~q ))))) # (!\inst10|inst15~q  & (\inst10|inst16~q  & (!\inst10|inst17~q  & !\inst10|inst18~q )))

	.dataa(\inst10|inst15~q ),
	.datab(\inst10|inst16~q ),
	.datac(\inst10|inst17~q ),
	.datad(\inst10|inst18~q ),
	.cin(gnd),
	.combout(\inst24|boom2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|boom2~0 .lut_mask = 16'h208E;
defparam \inst24|boom2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N14
fiftyfivenm_lcell_comb \inst24|boom1~0 (
// Equation(s):
// \inst24|boom1~0_combout  = (\inst10|inst16~q  & (\inst10|inst15~q  & ((!\inst10|inst18~q )))) # (!\inst10|inst16~q  & ((\inst10|inst17~q  & ((!\inst10|inst18~q ))) # (!\inst10|inst17~q  & (\inst10|inst15~q ))))

	.dataa(\inst10|inst15~q ),
	.datab(\inst10|inst16~q ),
	.datac(\inst10|inst17~q ),
	.datad(\inst10|inst18~q ),
	.cin(gnd),
	.combout(\inst24|boom1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|boom1~0 .lut_mask = 16'h02BA;
defparam \inst24|boom1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N16
fiftyfivenm_lcell_comb \inst24|boom~0 (
// Equation(s):
// \inst24|boom~0_combout  = (\inst10|inst16~q  & ((\inst10|inst15~q  & (\inst10|inst17~q )) # (!\inst10|inst15~q  & (!\inst10|inst17~q  & \inst10|inst18~q )))) # (!\inst10|inst16~q  & (!\inst10|inst18~q  & (\inst10|inst15~q  $ (\inst10|inst17~q ))))

	.dataa(\inst10|inst15~q ),
	.datab(\inst10|inst16~q ),
	.datac(\inst10|inst17~q ),
	.datad(\inst10|inst18~q ),
	.cin(gnd),
	.combout(\inst24|boom~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|boom~0 .lut_mask = 16'h8492;
defparam \inst24|boom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N10
fiftyfivenm_lcell_comb \inst24|boom3~0 (
// Equation(s):
// \inst24|boom3~0_combout  = (\inst10|inst17~q  & (\inst10|inst18~q  & ((\inst10|inst16~q ) # (!\inst10|inst15~q )))) # (!\inst10|inst17~q  & (!\inst10|inst15~q  & (\inst10|inst16~q  & !\inst10|inst18~q )))

	.dataa(\inst10|inst15~q ),
	.datab(\inst10|inst16~q ),
	.datac(\inst10|inst17~q ),
	.datad(\inst10|inst18~q ),
	.cin(gnd),
	.combout(\inst24|boom3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|boom3~0 .lut_mask = 16'hD004;
defparam \inst24|boom3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N20
fiftyfivenm_lcell_comb \inst24|inst50~0 (
// Equation(s):
// \inst24|inst50~0_combout  = (\inst10|inst16~q  & ((\inst10|inst15~q  & ((!\inst10|inst18~q ))) # (!\inst10|inst15~q  & (!\inst10|inst17~q )))) # (!\inst10|inst16~q  & ((\inst10|inst15~q  $ (!\inst10|inst18~q )) # (!\inst10|inst17~q )))

	.dataa(\inst10|inst15~q ),
	.datab(\inst10|inst16~q ),
	.datac(\inst10|inst17~q ),
	.datad(\inst10|inst18~q ),
	.cin(gnd),
	.combout(\inst24|inst50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|inst50~0 .lut_mask = 16'h279F;
defparam \inst24|inst50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y3_N26
fiftyfivenm_lcell_comb \inst24|BOOF~0 (
// Equation(s):
// \inst24|BOOF~0_combout  = (\inst10|inst17~q  & ((\inst10|inst16~q ) # (\inst10|inst15~q  $ (\inst10|inst18~q )))) # (!\inst10|inst17~q  & ((\inst10|inst16~q  $ (\inst10|inst18~q )) # (!\inst10|inst15~q )))

	.dataa(\inst10|inst15~q ),
	.datab(\inst10|inst16~q ),
	.datac(\inst10|inst17~q ),
	.datad(\inst10|inst18~q ),
	.cin(gnd),
	.combout(\inst24|BOOF~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|BOOF~0 .lut_mask = 16'hD7ED;
defparam \inst24|BOOF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N20
fiftyfivenm_lcell_comb \inst10|inst7|sub|81~0 (
// Equation(s):
// \inst10|inst7|sub|81~0_combout  = ((\inst1|inst2~q  & ((\inst1|inst6~q ) # (\inst1|inst7~q ))) # (!\inst1|inst2~q  & (!\inst1|inst6~q ))) # (!\inst5|MSC[0]~0_combout )

	.dataa(\inst1|inst2~q ),
	.datab(\inst1|inst6~q ),
	.datac(\inst1|inst7~q ),
	.datad(\inst5|MSC[0]~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst7|sub|81~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst7|sub|81~0 .lut_mask = 16'hB9FF;
defparam \inst10|inst7|sub|81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N4
fiftyfivenm_lcell_comb \inst10|inst24|sub|81~3 (
// Equation(s):
// \inst10|inst24|sub|81~3_combout  = (\inst10|inst24|sub|81~2_combout  & ((\inst5|MSA[1]~0_combout ) # ((\inst10|inst12~q  & \inst10|inst7|sub|81~0_combout )))) # (!\inst10|inst24|sub|81~2_combout  & (\inst10|inst12~q  & ((\inst10|inst7|sub|81~0_combout 
// ))))

	.dataa(\inst10|inst24|sub|81~2_combout ),
	.datab(\inst10|inst12~q ),
	.datac(\inst5|MSA[1]~0_combout ),
	.datad(\inst10|inst7|sub|81~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst24|sub|81~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst24|sub|81~3 .lut_mask = 16'hECA0;
defparam \inst10|inst24|sub|81~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N14
fiftyfivenm_lcell_comb \inst10|inst7|sub|81~3 (
// Equation(s):
// \inst10|inst7|sub|81~3_combout  = (\inst5|MSA[1]~0_combout  & ((\inst10|inst7|sub|81~2_combout ) # ((\inst10|inst13~q  & \inst10|inst7|sub|81~0_combout )))) # (!\inst5|MSA[1]~0_combout  & (((\inst10|inst13~q  & \inst10|inst7|sub|81~0_combout ))))

	.dataa(\inst5|MSA[1]~0_combout ),
	.datab(\inst10|inst7|sub|81~2_combout ),
	.datac(\inst10|inst13~q ),
	.datad(\inst10|inst7|sub|81~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst7|sub|81~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst7|sub|81~3 .lut_mask = 16'hF888;
defparam \inst10|inst7|sub|81~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N12
fiftyfivenm_lcell_comb \inst10|inst23|sub|81~4 (
// Equation(s):
// \inst10|inst23|sub|81~4_combout  = (\inst10|inst23|sub|81~5_combout ) # ((\inst10|inst14~q  & \inst10|inst7|sub|81~0_combout ))

	.dataa(gnd),
	.datab(\inst10|inst23|sub|81~5_combout ),
	.datac(\inst10|inst14~q ),
	.datad(\inst10|inst7|sub|81~0_combout ),
	.cin(gnd),
	.combout(\inst10|inst23|sub|81~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst23|sub|81~4 .lut_mask = 16'hFCCC;
defparam \inst10|inst23|sub|81~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N4
fiftyfivenm_lcell_comb \inst25|inst17~0 (
// Equation(s):
// \inst25|inst17~0_combout  = (\inst10|inst4|sub|81~0_combout  & ((\inst10|inst23|sub|81~4_combout ) # (\inst10|inst24|sub|81~3_combout  $ (\inst10|inst7|sub|81~3_combout )))) # (!\inst10|inst4|sub|81~0_combout  & ((\inst10|inst24|sub|81~3_combout ) # 
// (\inst10|inst7|sub|81~3_combout  $ (\inst10|inst23|sub|81~4_combout ))))

	.dataa(\inst10|inst4|sub|81~0_combout ),
	.datab(\inst10|inst24|sub|81~3_combout ),
	.datac(\inst10|inst7|sub|81~3_combout ),
	.datad(\inst10|inst23|sub|81~4_combout ),
	.cin(gnd),
	.combout(\inst25|inst17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst17~0 .lut_mask = 16'hEF7C;
defparam \inst25|inst17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N6
fiftyfivenm_lcell_comb \inst25|boom2~0 (
// Equation(s):
// \inst25|boom2~0_combout  = (\inst10|inst4|sub|81~0_combout  & (\inst10|inst23|sub|81~4_combout  $ (((\inst10|inst24|sub|81~3_combout ) # (!\inst10|inst7|sub|81~3_combout ))))) # (!\inst10|inst4|sub|81~0_combout  & (\inst10|inst24|sub|81~3_combout  & 
// (!\inst10|inst7|sub|81~3_combout  & !\inst10|inst23|sub|81~4_combout )))

	.dataa(\inst10|inst4|sub|81~0_combout ),
	.datab(\inst10|inst24|sub|81~3_combout ),
	.datac(\inst10|inst7|sub|81~3_combout ),
	.datad(\inst10|inst23|sub|81~4_combout ),
	.cin(gnd),
	.combout(\inst25|boom2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|boom2~0 .lut_mask = 16'h208E;
defparam \inst25|boom2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N0
fiftyfivenm_lcell_comb \inst25|boom1~0 (
// Equation(s):
// \inst25|boom1~0_combout  = (\inst10|inst24|sub|81~3_combout  & (\inst10|inst4|sub|81~0_combout  & ((!\inst10|inst23|sub|81~4_combout )))) # (!\inst10|inst24|sub|81~3_combout  & ((\inst10|inst7|sub|81~3_combout  & ((!\inst10|inst23|sub|81~4_combout ))) # 
// (!\inst10|inst7|sub|81~3_combout  & (\inst10|inst4|sub|81~0_combout ))))

	.dataa(\inst10|inst4|sub|81~0_combout ),
	.datab(\inst10|inst24|sub|81~3_combout ),
	.datac(\inst10|inst7|sub|81~3_combout ),
	.datad(\inst10|inst23|sub|81~4_combout ),
	.cin(gnd),
	.combout(\inst25|boom1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|boom1~0 .lut_mask = 16'h02BA;
defparam \inst25|boom1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N22
fiftyfivenm_lcell_comb \inst25|boom~0 (
// Equation(s):
// \inst25|boom~0_combout  = (\inst10|inst24|sub|81~3_combout  & ((\inst10|inst4|sub|81~0_combout  & (\inst10|inst7|sub|81~3_combout )) # (!\inst10|inst4|sub|81~0_combout  & (!\inst10|inst7|sub|81~3_combout  & \inst10|inst23|sub|81~4_combout )))) # 
// (!\inst10|inst24|sub|81~3_combout  & (!\inst10|inst23|sub|81~4_combout  & (\inst10|inst4|sub|81~0_combout  $ (\inst10|inst7|sub|81~3_combout ))))

	.dataa(\inst10|inst4|sub|81~0_combout ),
	.datab(\inst10|inst24|sub|81~3_combout ),
	.datac(\inst10|inst7|sub|81~3_combout ),
	.datad(\inst10|inst23|sub|81~4_combout ),
	.cin(gnd),
	.combout(\inst25|boom~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|boom~0 .lut_mask = 16'h8492;
defparam \inst25|boom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N16
fiftyfivenm_lcell_comb \inst25|boom3~0 (
// Equation(s):
// \inst25|boom3~0_combout  = (\inst10|inst7|sub|81~3_combout  & (\inst10|inst23|sub|81~4_combout  & ((\inst10|inst24|sub|81~3_combout ) # (!\inst10|inst4|sub|81~0_combout )))) # (!\inst10|inst7|sub|81~3_combout  & (!\inst10|inst4|sub|81~0_combout  & 
// (\inst10|inst24|sub|81~3_combout  & !\inst10|inst23|sub|81~4_combout )))

	.dataa(\inst10|inst4|sub|81~0_combout ),
	.datab(\inst10|inst24|sub|81~3_combout ),
	.datac(\inst10|inst7|sub|81~3_combout ),
	.datad(\inst10|inst23|sub|81~4_combout ),
	.cin(gnd),
	.combout(\inst25|boom3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|boom3~0 .lut_mask = 16'hD004;
defparam \inst25|boom3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N14
fiftyfivenm_lcell_comb \inst25|inst50~0 (
// Equation(s):
// \inst25|inst50~0_combout  = (\inst10|inst24|sub|81~3_combout  & ((\inst10|inst4|sub|81~0_combout  & ((!\inst10|inst23|sub|81~4_combout ))) # (!\inst10|inst4|sub|81~0_combout  & (!\inst10|inst7|sub|81~3_combout )))) # (!\inst10|inst24|sub|81~3_combout  & 
// ((\inst10|inst4|sub|81~0_combout  $ (!\inst10|inst23|sub|81~4_combout )) # (!\inst10|inst7|sub|81~3_combout )))

	.dataa(\inst10|inst4|sub|81~0_combout ),
	.datab(\inst10|inst24|sub|81~3_combout ),
	.datac(\inst10|inst7|sub|81~3_combout ),
	.datad(\inst10|inst23|sub|81~4_combout ),
	.cin(gnd),
	.combout(\inst25|inst50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst50~0 .lut_mask = 16'h279F;
defparam \inst25|inst50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N12
fiftyfivenm_lcell_comb \inst25|BOOF~0 (
// Equation(s):
// \inst25|BOOF~0_combout  = (\inst10|inst7|sub|81~3_combout  & ((\inst10|inst24|sub|81~3_combout ) # (\inst10|inst4|sub|81~0_combout  $ (\inst10|inst23|sub|81~4_combout )))) # (!\inst10|inst7|sub|81~3_combout  & ((\inst10|inst24|sub|81~3_combout  $ 
// (\inst10|inst23|sub|81~4_combout )) # (!\inst10|inst4|sub|81~0_combout )))

	.dataa(\inst10|inst4|sub|81~0_combout ),
	.datab(\inst10|inst24|sub|81~3_combout ),
	.datac(\inst10|inst7|sub|81~3_combout ),
	.datad(\inst10|inst23|sub|81~4_combout ),
	.cin(gnd),
	.combout(\inst25|BOOF~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|BOOF~0 .lut_mask = 16'hD7ED;
defparam \inst25|BOOF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign IR_LD = \IR_LD~output_o ;

assign IROUT[2] = \IROUT[2]~output_o ;

assign IROUT[1] = \IROUT[1]~output_o ;

assign IROUT[0] = \IROUT[0]~output_o ;

assign CLK = \CLK~output_o ;

assign Address[14] = \Address[14]~output_o ;

assign Address[13] = \Address[13]~output_o ;

assign Address[12] = \Address[12]~output_o ;

assign Address[11] = \Address[11]~output_o ;

assign Address[10] = \Address[10]~output_o ;

assign Address[9] = \Address[9]~output_o ;

assign Address[8] = \Address[8]~output_o ;

assign Address[7] = \Address[7]~output_o ;

assign Address[6] = \Address[6]~output_o ;

assign Address[5] = \Address[5]~output_o ;

assign Address[4] = \Address[4]~output_o ;

assign Address[3] = \Address[3]~output_o ;

assign Address[2] = \Address[2]~output_o ;

assign Address[1] = \Address[1]~output_o ;

assign Address[0] = \Address[0]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC_INC = \PC_INC~output_o ;

assign PC_LD = \PC_LD~output_o ;

assign X[7] = \X[7]~output_o ;

assign X[6] = \X[6]~output_o ;

assign X[5] = \X[5]~output_o ;

assign X[4] = \X[4]~output_o ;

assign X[3] = \X[3]~output_o ;

assign X[2] = \X[2]~output_o ;

assign X[1] = \X[1]~output_o ;

assign X[0] = \X[0]~output_o ;

assign Q[1] = \Q[1]~output_o ;

assign Q[0] = \Q[0]~output_o ;

assign D[1] = \D[1]~output_o ;

assign D[0] = \D[0]~output_o ;

assign COUT = \COUT~output_o ;

assign MSA[1] = \MSA[1]~output_o ;

assign MSA[0] = \MSA[0]~output_o ;

assign MSB[1] = \MSB[1]~output_o ;

assign MSB[0] = \MSB[0]~output_o ;

assign MSC[2] = \MSC[2]~output_o ;

assign MSC[1] = \MSC[1]~output_o ;

assign MSC[0] = \MSC[0]~output_o ;

assign DPA = \DPA~output_o ;

assign DPB = \DPB~output_o ;

assign AA[6] = \AA[6]~output_o ;

assign AA[5] = \AA[5]~output_o ;

assign AA[4] = \AA[4]~output_o ;

assign AA[3] = \AA[3]~output_o ;

assign AA[2] = \AA[2]~output_o ;

assign AA[1] = \AA[1]~output_o ;

assign AA[0] = \AA[0]~output_o ;

assign REGA[3] = \REGA[3]~output_o ;

assign REGA[2] = \REGA[2]~output_o ;

assign REGA[1] = \REGA[1]~output_o ;

assign REGA[0] = \REGA[0]~output_o ;

assign BB[6] = \BB[6]~output_o ;

assign BB[5] = \BB[5]~output_o ;

assign BB[4] = \BB[4]~output_o ;

assign BB[3] = \BB[3]~output_o ;

assign BB[2] = \BB[2]~output_o ;

assign BB[1] = \BB[1]~output_o ;

assign BB[0] = \BB[0]~output_o ;

assign REGB[3] = \REGB[3]~output_o ;

assign REGB[2] = \REGB[2]~output_o ;

assign REGB[1] = \REGB[1]~output_o ;

assign REGB[0] = \REGB[0]~output_o ;

assign CC[6] = \CC[6]~output_o ;

assign CC[5] = \CC[5]~output_o ;

assign CC[4] = \CC[4]~output_o ;

assign CC[3] = \CC[3]~output_o ;

assign CC[2] = \CC[2]~output_o ;

assign CC[1] = \CC[1]~output_o ;

assign CC[0] = \CC[0]~output_o ;

assign \OUTPUT [3] = \OUTPUT[3]~output_o ;

assign \OUTPUT [2] = \OUTPUT[2]~output_o ;

assign \OUTPUT [1] = \OUTPUT[1]~output_o ;

assign \OUTPUT [0] = \OUTPUT[0]~output_o ;

assign MUXA[3] = \MUXA[3]~output_o ;

assign MUXA[2] = \MUXA[2]~output_o ;

assign MUXA[1] = \MUXA[1]~output_o ;

assign MUXA[0] = \MUXA[0]~output_o ;

assign MUXB[3] = \MUXB[3]~output_o ;

assign MUXB[2] = \MUXB[2]~output_o ;

assign MUXB[1] = \MUXB[1]~output_o ;

assign MUXB[0] = \MUXB[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
