[{"DBLP title": "Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation.", "DBLP authors": ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Onur Mutlu", "Srinivas Devadas"], "year": 2017, "MAG papers": [{"PaperId": 2606571143, "PaperTitle": "banshee bandwidth efficient dram caching via software hardware cooperation", "Year": 2017, "CitationCount": 35, "EstimatedCitation": 47, "Affiliations": {"massachusetts institute of technology": 2.0, "intel": 2.0, "eth zurich": 1.0}}, {"PaperId": 2949219573, "PaperTitle": "banshee bandwidth efficient dram caching via software hardware cooperation", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 5, "Affiliations": {"intel": 2.0, "massachusetts institute of technology": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor.", "DBLP authors": ["Bharat Sukhwani", "Thomas Roewer", "Charles L. Haymes", "Kyu-hyoun Kim", "Adam J. McPadden", "Daniel M. Dreps", "Dean Sanner", "Jan van Lunteren", "Sameh W. Asaad"], "year": 2017, "MAG papers": [{"PaperId": 2761689304, "PaperTitle": "contutto a novel fpga based prototyping platform enabling innovation in the memory subsystem of a server class processor", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ibm": 9.0}}], "source": "ES"}, {"DBLP title": "Detecting and mitigating data-dependent DRAM failures by exploiting current memory content.", "DBLP authors": ["Samira Manabi Khan", "Chris Wilkerson", "Zhe Wang", "Alaa R. Alameldeen", "Donghyuk Lee", "Onur Mutlu"], "year": 2017, "MAG papers": [{"PaperId": 2762750764, "PaperTitle": "detecting and mitigating data dependent dram failures by exploiting current memory content", "Year": 2017, "CitationCount": 64, "EstimatedCitation": 68, "Affiliations": {"intel": 3.0, "nvidia": 1.0, "university of virginia": 1.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems.", "DBLP authors": ["Mike O&aposConnor", "Niladrish Chatterjee", "Donghyuk Lee", "John M. Wilson", "Aditya Agrawal", "Stephen W. Keckler", "William J. Dally"], "year": 2017, "MAG papers": [{"PaperId": 2761132374, "PaperTitle": "fine grained dram energy efficient dram for extreme bandwidth systems", "Year": 2017, "CitationCount": 49, "EstimatedCitation": 71, "Affiliations": {"university of texas at austin": 2.0, "nvidia": 4.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "UDP: a programmable accelerator for extract-transform-load workloads and more.", "DBLP authors": ["Yuanwei Fang", "Chen Zou", "Aaron J. Elmore", "Andrew A. Chien"], "year": 2017, "MAG papers": [{"PaperId": 2761621268, "PaperTitle": "udp a programmable accelerator for extract transform load workloads and more", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of chicago": 4.0}}], "source": "ES"}, {"DBLP title": "UNFOLD: a memory-efficient speech recognizer using on-the-fly WFST composition.", "DBLP authors": ["Reza Yazdani", "Jos\u00e9-Mar\u00eda Arnau", "Antonio Gonz\u00e1lez"], "year": 2017, "MAG papers": [{"PaperId": 2760847610, "PaperTitle": "unfold a memory efficient speech recognizer using on the fly wfst composition", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "IDEAL: image denoising accelerator.", "DBLP authors": ["Mostafa Mahmoud", "Bojian Zheng", "Alberto Delmas Lascorz", "Felix Heide", "Jonathan Assouline", "Paul Boucher", "Emmanuel Onzon", "Andreas Moshovos"], "year": 2017, "MAG papers": [{"PaperId": 2763538132, "PaperTitle": "ideal image denoising accelerator", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of toronto": 4.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Pipelining a triggered processing element.", "DBLP authors": ["Thomas J. Repetti", "Jo\u00e3o Pedro Cerqueira", "Martha A. Kim", "Mingoo Seok"], "year": 2017, "MAG papers": [{"PaperId": 2763025241, "PaperTitle": "pipelining a triggered processing element", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"columbia university": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient exception handling support for GPUs.", "DBLP authors": ["Ivan Tanasic", "Isaac Gelado", "Marc Jord\u00e0", "Eduard Ayguad\u00e9", "Nacho Navarro"], "year": 2017, "MAG papers": [{"PaperId": 2761412899, "PaperTitle": "efficient exception handling support for gpus", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of catalonia": 3.0, "barcelona supercomputing center": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Beyond the socket: NUMA-aware GPUs.", "DBLP authors": ["Ugljesa Milic", "Oreste Villa", "Evgeny Bolotin", "Akhil Arunkumar", "Eiman Ebrahimi", "Aamer Jaleel", "Alex Ram\u00edrez", "David W. Nellans"], "year": 2017, "MAG papers": [{"PaperId": 2761710529, "PaperTitle": "beyond the socket numa aware gpus", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"arizona state university": 1.0, "nvidia": 5.0, "polytechnic university of catalonia": 1.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Mosaic: a GPU memory manager with application-transparent support for multiple page sizes.", "DBLP authors": ["Rachata Ausavarungnirun", "Joshua Landgraf", "Vance Miller", "Saugata Ghose", "Jayneel Gandhi", "Christopher J. Rossbach", "Onur Mutlu"], "year": 2017, "MAG papers": [{"PaperId": 2764065518, "PaperTitle": "mosaic a gpu memory manager with application transparent support for multiple page sizes", "Year": 2017, "CitationCount": 51, "EstimatedCitation": 82, "Affiliations": {"carnegie mellon university": 3.0, "university of texas at austin": 3.0, "vmware": 1.0}}], "source": "ES"}, {"DBLP title": "Regless: just-in-time operand staging for GPUs.", "DBLP authors": ["John Kloosterman", "Jonathan Beaumont", "Davoud Anoushe Jamshidi", "Jonathan Bailey", "Trevor N. Mudge", "Scott A. Mahlke"], "year": 2017, "MAG papers": [{"PaperId": 2763549657, "PaperTitle": "regless just in time operand staging for gpus", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "SCRATCH: an end-to-end application-aware soft-GPGPU architecture and trimming tool.", "DBLP authors": ["Pedro Duarte", "Pedro Tom\u00e1s", "Gabriel Falc\u00e3o"], "year": 2017, "MAG papers": [{"PaperId": 2766677151, "PaperTitle": "scratch an end to end application aware soft gpgpu architecture and trimming tool", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of coimbra": 2.0, "university of lisbon": 1.0}}], "source": "ES"}, {"DBLP title": "Proteus: a flexible and fast software supported hardware logging approach for NVM.", "DBLP authors": ["Seunghee Shin", "Satish Kumar Tirukkovalluri", "James Tuck", "Yan Solihin"], "year": 2017, "MAG papers": [{"PaperId": 2765864547, "PaperTitle": "proteus a flexible and fast software supported hardware logging approach for nvm", "Year": 2017, "CitationCount": 47, "EstimatedCitation": 57, "Affiliations": {"north carolina state university": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient support of position independence on non-volatile memory.", "DBLP authors": ["Guoyang Chen", "Lei Zhang", "Richa Budhiraja", "Xipeng Shen", "Youfeng Wu"], "year": 2017, "MAG papers": [{"PaperId": 2766138099, "PaperTitle": "efficient support of position independence on non volatile memory", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"qualcomm": 2.0, "intel": 1.0, "north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Incidental computing on IoT nonvolatile processors.", "DBLP authors": ["Kaisheng Ma", "Xueqing Li", "Jinyang Li", "Yongpan Liu", "Yuan Xie", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "year": 2017, "MAG papers": [{"PaperId": 2765313912, "PaperTitle": "incidental computing on iot nonvolatile processors", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"tsinghua university": 2.0, "pennsylvania state university": 5.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Summarizer: trading communication with computing near storage.", "DBLP authors": ["Gunjae Koo", "Kiran Kumar Matam", "Te I", "H. V. Krishna Giri Narra", "Jing Li", "Hung-Wei Tseng", "Steven Swanson", "Murali Annavaram"], "year": 2017, "MAG papers": [{"PaperId": 2766040387, "PaperTitle": "summarizer trading communication with computing near storage", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 52, "Affiliations": {"north carolina state university": 2.0, "university of california": 2.0, "university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs.", "DBLP authors": ["Zhaoxia Deng", "Lunkai Zhang", "Nikita Mishra", "Henry Hoffmann", "Frederic T. Chong"], "year": 2017, "MAG papers": [{"PaperId": 2765253392, "PaperTitle": "memory cocktail therapy a general learning based framework to optimize dynamic tradeoffs in nvms", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of chicago": 4.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "A many-core architecture for in-memory data processing.", "DBLP authors": ["Sandeep R. Agrawal", "Sam Idicula", "Arun Raghavan", "Evangelos Vlachos", "Venkatraman Govindaraju", "Venkatanathan Varadarajan", "Cagri Balkesen", "Georgios Giannikis", "Charlie Roth", "Nipun Agarwal", "Eric Sedlar"], "year": 2017, "MAG papers": [{"PaperId": 2766885499, "PaperTitle": "a many core architecture for in memory data processing", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"oracle corporation": 11.0}}], "source": "ES"}, {"DBLP title": "Cache automaton.", "DBLP authors": ["Arun Subramaniyan", "Jingcheng Wang", "Ezhil R. M. Balasubramanian", "David T. Blaauw", "Dennis Sylvester", "Reetuparna Das"], "year": 2017, "MAG papers": [{"PaperId": 2766073137, "PaperTitle": "cache automaton", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology.", "DBLP authors": ["Vivek Seshadri", "Donghyuk Lee", "Thomas Mullins", "Hasan Hassan", "Amirali Boroumand", "Jeremie S. Kim", "Michael A. Kozuch", "Onur Mutlu", "Phillip B. Gibbons", "Todd C. Mowry"], "year": 2017, "MAG papers": [{"PaperId": 2766489088, "PaperTitle": "ambit in memory accelerator for bulk bitwise operations using commodity dram technology", "Year": 2017, "CitationCount": 171, "EstimatedCitation": 220, "Affiliations": {"eth zurich": 1.0, "carnegie mellon university": 8.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "DRISA: a DRAM-based reconfigurable in-situ accelerator.", "DBLP authors": ["Shuangchen Li", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "year": 2017, "MAG papers": [{"PaperId": 2765234579, "PaperTitle": "drisa a dram based reconfigurable in situ accelerator", "Year": 2017, "CitationCount": 107, "EstimatedCitation": 131, "Affiliations": {"samsung": 4.0, "university of california": 2.0}}], "source": "ES"}, {"DBLP title": "Pageforge: a near-memory content-aware page-merging architecture.", "DBLP authors": ["Dimitrios Skarlatos", "Nam Sung Kim", "Josep Torrellas"], "year": 2017, "MAG papers": [{"PaperId": 2765324739, "PaperTitle": "pageforge a near memory content aware page merging architecture", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "RHMD: evasion-resilient hardware malware detectors.", "DBLP authors": ["Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev", "Lei Yu"], "year": 2017, "MAG papers": [{"PaperId": 2766613627, "PaperTitle": "rhmd evasion resilient hardware malware detectors", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california": 2.0, "binghamton university": 2.0}}], "source": "ES"}, {"DBLP title": "Software-based gate-level information flow security for IoT systems.", "DBLP authors": ["Hari Cherupalli", "Henry Duwe", "Weidong Ye", "Rakesh Kumar", "John Sartori"], "year": 2017, "MAG papers": [{"PaperId": 2766016194, "PaperTitle": "software based gate level information flow security for iot systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"iowa state university": 1.0, "university of minnesota": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "How secure is your cache against side-channel attacks?", "DBLP authors": ["Zecheng He", "Ruby B. Lee"], "year": 2017, "MAG papers": [{"PaperId": 2766026515, "PaperTitle": "how secure is your cache against side channel attacks", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Constructing and characterizing covert channels on GPGPUs.", "DBLP authors": ["Hoda Naghibijouybari", "Khaled N. Khasawneh", "Nael B. Abu-Ghazaleh"], "year": 2017, "MAG papers": [{"PaperId": 2766210752, "PaperTitle": "constructing and characterizing covert channels on gpgpus", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california": 3.0}}], "source": "ES"}, {"DBLP title": "Scale-out acceleration for machine learning.", "DBLP authors": ["Jongse Park", "Hardik Sharma", "Divya Mahajan", "Joon Kyung Kim", "Preston Olds", "Hadi Esmaeilzadeh"], "year": 2017, "MAG papers": [{"PaperId": 2765927961, "PaperTitle": "scale out acceleration for machine learning", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"georgia institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Bit-pragmatic deep neural network computing.", "DBLP authors": ["Jorge Albericio", "Alberto Delmas", "Patrick Judd", "Sayeh Sharify", "Gerard O&aposLeary", "Roman Genov", "Andreas Moshovos"], "year": 2017, "MAG papers": [{"PaperId": 2942114164, "PaperTitle": "bit pragmatic deep neural network computing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 5.0}}, {"PaperId": 2541839172, "PaperTitle": "bit pragmatic deep neural network computing", "Year": 2017, "CitationCount": 103, "EstimatedCitation": 126, "Affiliations": {"university of toronto": 7.0}}], "source": "ES"}, {"DBLP title": "CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices.", "DBLP authors": ["Caiwen Ding", "Siyu Liao", "Yanzhi Wang", "Zhe Li", "Ning Liu", "Youwei Zhuo", "Chao Wang", "Xuehai Qian", "Yu Bai", "Geng Yuan", "Xiaolong Ma", "Yipeng Zhang", "Jian Tang", "Qinru Qiu", "Xue Lin", "Bo Yuan"], "year": 2017, "MAG papers": [{"PaperId": 3127358844, "PaperTitle": "circnn accelerating and compressing deep neural networks using block circulant weight matrices", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"syracuse university": 9.0, "university of southern california": 3.0, "california state university fullerton": 1.0, "northeastern university": 1.0, "city university of new york": 1.0}}], "source": "ES"}, {"DBLP title": "Using branch predictors to predict brain activity in brain-machine implants.", "DBLP authors": ["Abhishek Bhattacharjee"], "year": 2017, "MAG papers": [{"PaperId": 2767020560, "PaperTitle": "using branch predictors to predict brain activity in brain machine implants", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores.", "DBLP authors": ["Rami Sheikh", "Harold W. Cain", "Raguram Damodaran"], "year": 2017, "MAG papers": [{"PaperId": 2765548724, "PaperTitle": "load value prediction via path based address prediction avoiding mispredictions due to conflicting stores", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"qualcomm": 3.0}}], "source": "ES"}, {"DBLP title": "Multiperspective reuse prediction.", "DBLP authors": ["Daniel A. Jim\u00e9nez", "Elvira Teran"], "year": 2017, "MAG papers": [{"PaperId": 2765292551, "PaperTitle": "multiperspective reuse prediction", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"intel": 1.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "CSALT: context switch aware large TLB.", "DBLP authors": ["Yashwant Marathe", "Nagendra Gulur", "Jee Ho Ryoo", "Shuang Song", "Lizy K. John"], "year": 2017, "MAG papers": [{"PaperId": 2766507433, "PaperTitle": "csalt context switch aware large tlb", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of texas at austin": 4.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "RTLcheck: verifying the memory consistency of RTL designs.", "DBLP authors": ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Michael Pellauer"], "year": 2017, "MAG papers": [{"PaperId": 2765586026, "PaperTitle": "rtlcheck verifying the memory consistency of rtl designs", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"nvidia": 2.0, "princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecting hierarchical coherence protocols for push-button parametric verification.", "DBLP authors": ["Opeoluwa Matthews", "Daniel J. Sorin"], "year": 2017, "MAG papers": [{"PaperId": 2765110025, "PaperTitle": "architecting hierarchical coherence protocols for push button parametric verification", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 1.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "PARSNIP: performant architecture for race safety with no impact on precision.", "DBLP authors": ["Yuanfeng Peng", "Benjamin P. Wood", "Joseph Devietti"], "year": 2017, "MAG papers": [{"PaperId": 2765174675, "PaperTitle": "parsnip performant architecture for race safety with no impact on precision", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of pennsylvania": 2.0, "wellesley college": 1.0}}], "source": "ES"}, {"DBLP title": "Harnessing voltage margins for energy efficiency in multicore CPUs.", "DBLP authors": ["George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Peter Lawthers", "Shidhartha Das"], "year": 2017, "MAG papers": [{"PaperId": 2766888159, "PaperTitle": "harnessing voltage margins for energy efficiency in multicore cpus", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"national and kapodistrian university of athens": 4.0, "applied micro circuits corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds.", "DBLP authors": ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravi Iyer", "Chita R. Das"], "year": 2017, "MAG papers": [{"PaperId": 2766369723, "PaperTitle": "race to sleep content caching display caching a recipe for energy efficient video streaming on handhelds", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"intel": 1.0, "pennsylvania state university": 7.0}}], "source": "ES"}, {"DBLP title": "BVF: enabling significant on-chip power savings via bit-value-favor for throughput processors.", "DBLP authors": ["Ang Li", "Wenfeng Zhao", "Shuaiwen Leon Song"], "year": 2017, "MAG papers": [{"PaperId": 2767068499, "PaperTitle": "bvf enabling significant on chip power savings via bit value favor for throughput processors", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of minnesota": 1.0, "pacific northwest national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Xylem: enhancing vertical thermal conduction in 3D processor-memory stacks.", "DBLP authors": ["Aditya Agrawal", "Josep Torrellas", "Sachin Idgunji"], "year": 2017, "MAG papers": [{"PaperId": 2767120392, "PaperTitle": "xylem enhancing vertical thermal conduction in 3d processor memory stacks", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of illinois at urbana champaign": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Unleashing the power of GPU for physically-based rendering via dynamic ray shuffling.", "DBLP authors": ["Ya-Shuai L\u00fc", "Libo Huang", "Li Shen", "Zhiying Wang"], "year": 2017, "MAG papers": [{"PaperId": 2765771514, "PaperTitle": "unleashing the power of gpu for physically based rendering via dynamic ray shuffling", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national university of defense technology": 3.0}}], "source": "ES"}, {"DBLP title": "GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution.", "DBLP authors": ["Youngsok Kim", "Jae-Eon Jo", "Hanhwi Jang", "Minsoo Rhu", "Hanjun Kim", "Jangwoo Kim"], "year": 2017, "MAG papers": [{"PaperId": 2767112700, "PaperTitle": "gpupd a fast and scalable multi gpu architecture using cooperative projection and distribution", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pohang university of science and technology": 4.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Versapipe: a versatile programming framework for pipelined computing on GPU.", "DBLP authors": ["Zhen Zheng", "Chanyoung Oh", "Jidong Zhai", "Xipeng Shen", "Youngmin Yi", "Wenguang Chen"], "year": 2017, "MAG papers": [{"PaperId": 2766166018, "PaperTitle": "versapipe a versatile programming framework for pipelined computing on gpu", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"tsinghua university": 3.0, "seoul national university": 2.0, "north carolina state university": 1.0}}], "source": "ES"}, {"DBLP title": "Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs.", "DBLP authors": ["AmirAli Abdolrashidi", "Devashree Tripathy", "Mehmet Esat Belviranli", "Laxmi Narayan Bhuyan", "Daniel Wong"], "year": 2017, "MAG papers": [{"PaperId": 2765329037, "PaperTitle": "wireframe supporting data dependent parallelism through dependency graph execution in gpus", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california": 5.0}}], "source": "ES"}, {"DBLP title": "Schedtask: a hardware-assisted task scheduler.", "DBLP authors": ["Prathmesh Kallurkar", "Smruti R. Sarangi"], "year": 2017, "MAG papers": [{"PaperId": 2765448242, "PaperTitle": "schedtask a hardware assisted task scheduler", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 1.0, "indian institute of technology delhi": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting heterogeneity for tail latency and energy efficiency.", "DBLP authors": ["Md. Enamul Haque", "Yuxiong He", "Sameh Elnikety", "Thu D. Nguyen", "Ricardo Bianchini", "Kathryn S. McKinley"], "year": 2017, "MAG papers": [{"PaperId": 2766032408, "PaperTitle": "exploiting heterogeneity for tail latency and energy efficiency", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"microsoft": 3.0, "google": 1.0, "rutgers university": 2.0}}], "source": "ES"}, {"DBLP title": "TMI: thread memory isolation for false sharing repair.", "DBLP authors": ["Christian DeLozier", "Ariel Eizenberg", "Shiliang Hu", "Gilles Pokam", "Joseph Devietti"], "year": 2017, "MAG papers": [{"PaperId": 2766440306, "PaperTitle": "tmi thread memory isolation for false sharing repair", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pennsylvania": 3.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Estimating and understanding architectural risk.", "DBLP authors": ["Weilong Cui", "Timothy Sherwood"], "year": 2017, "MAG papers": [{"PaperId": 2766667549, "PaperTitle": "estimating and understanding architectural risk", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid analog-digital solution of nonlinear partial differential equations.", "DBLP authors": ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Kyle T. Mandli", "Simha Sethumadhavan"], "year": 2017, "MAG papers": [{"PaperId": 2766623884, "PaperTitle": "hybrid analog digital solution of nonlinear partial differential equations", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"columbia university": 6.0}}], "source": "ES"}, {"DBLP title": "Taming the instruction bandwidth of quantum computers via hardware-managed error correction.", "DBLP authors": ["Swamit S. Tannu", "Zachary A. Myers", "Prashant J. Nair", "Douglas M. Carmean", "Moinuddin K. Qureshi"], "year": 2017, "MAG papers": [{"PaperId": 2766390815, "PaperTitle": "taming the instruction bandwidth of quantum computers via hardware managed error correction", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"georgia institute of technology": 3.0, "stanford university": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Optimized surface code communication in superconducting quantum computers.", "DBLP authors": ["Ali JavadiAbhari", "Pranav Gokhale", "Adam Holmes", "Diana Franklin", "Kenneth R. Brown", "Margaret Martonosi", "Frederic T. Chong"], "year": 2017, "MAG papers": [{"PaperId": 3101075151, "PaperTitle": "optimized surface code communication in superconducting quantum computers", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of chicago": 4.0, "princeton university": 2.0, "georgia institute of technology": 1.0}}, {"PaperId": 2750837442, "PaperTitle": "optimized surface code communication in superconducting quantum computers", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"princeton university": 2.0, "georgia institute of technology": 1.0, "university of chicago": 4.0}}], "source": "ES"}, {"DBLP title": "Architectural tradeoffs for biodegradable computing.", "DBLP authors": ["Ting-Jung Chang", "Zhuozhi Yao", "Paul J. Jackson", "Barry P. Rand", "David Wentzlaff"], "year": 2017, "MAG papers": [{"PaperId": 2765510447, "PaperTitle": "architectural tradeoffs for biodegradable computing", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"princeton university": 5.0}}], "source": "ES"}, {"DBLP title": "Improving the effectiveness of searching for isomorphic chains in superword level parallelism.", "DBLP authors": ["Joonmoo Huh", "James Tuck"], "year": 2017, "MAG papers": [{"PaperId": 2766828645, "PaperTitle": "improving the effectiveness of searching for isomorphic chains in superword level parallelism", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Data movement aware computation partitioning.", "DBLP authors": ["Xulong Tang", "Orhan Kislal", "Mahmut T. Kandemir", "Mustafa Karak\u00f6y"], "year": 2017, "MAG papers": [{"PaperId": 2766789999, "PaperTitle": "data movement aware computation partitioning", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"pennsylvania state university": 3.0, "tobb university of economics and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Mirage cores: the illusion of many out-of-order cores using in-order hardware.", "DBLP authors": ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "year": 2017, "MAG papers": [{"PaperId": 2765144052, "PaperTitle": "mirage cores the illusion of many out of order cores using in order hardware", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indiana university": 1.0, "university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs.", "DBLP authors": ["Ji Kim", "Shunning Jiang", "Christopher Torng", "Moyang Wang", "Shreesha Srinath", "Berkin Ilbeyi", "Khalid Al-Hawaj", "Christopher Batten"], "year": 2017, "MAG papers": [{"PaperId": 2765095808, "PaperTitle": "using intra core loop task accelerators to improve the productivity and performance of task based parallel programs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"cornell university": 8.0}}], "source": "ES"}, {"DBLP title": "Architectural opportunities for novel dynamic EMI shifting (DEMIS).", "DBLP authors": ["Daphne I. Gorman", "Matthew R. Guthaus", "Jose Renau"], "year": 2017, "MAG papers": [{"PaperId": 2766463593, "PaperTitle": "architectural opportunities for novel dynamic emi shifting demis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california santa cruz": 3.0}}], "source": "ES"}, {"DBLP title": "DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission.", "DBLP authors": ["Parker Hill", "Animesh Jain", "Mason Hill", "Babak Zamirai", "Chang-Hong Hsu", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "year": 2017, "MAG papers": [{"PaperId": 2765315405, "PaperTitle": "deftnn addressing bottlenecks for dnn execution on gpus via synapse vector elimination and near compute data fission", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"university of michigan": 9.0}}], "source": "ES"}, {"DBLP title": "Hardware supported persistent object address translation.", "DBLP authors": ["Tiancong Wang", "Sakthikumaran Sambasivam", "Yan Solihin", "James Tuck"], "year": 2017, "MAG papers": [{"PaperId": 2765511509, "PaperTitle": "hardware supported persistent object address translation", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"north carolina state university": 4.0}}], "source": "ES"}, {"DBLP title": "An experimental microarchitecture for a superconducting quantum processor.", "DBLP authors": ["Xiang Fu", "Michiel Adriaan Rol", "Cornelis Christiaan Bultink", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almud\u00e9ver", "Leonardo DiCarlo", "Koen Bertels"], "year": 2017, "MAG papers": [{"PaperId": 3102314136, "PaperTitle": "an experimental microarchitecture for a superconducting quantum processor", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 46, "Affiliations": {"delft university of technology": 13.0}}, {"PaperId": 2748080430, "PaperTitle": "an experimental microarchitecture for a superconducting quantum processor", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"delft university of technology": 13.0}}], "source": "ES"}]