module reg16(
	input [15:0] In,
	input [0:0] reset,
	input [0:0] preset,
	input [0:0] CLK,
	output reg [15:0] Out
);

DDF d0(
	.D(In[0]),
	.PRN(preset),
	.CLRN(reset),
	.CLK(CLK),
	.Q(Out[0]),
);

DDF d1(
	.D(In[1]),
	.PRN(preset),
	.CLRN(reset),
	.CLK(CLK),
	.Q(Out[1]),
);

DDF d2(
	.D(In[2]),
	.PRN(preset),
	.CLRN(reset),
	.CLK(CLK),
	.Q(Out[0]),
)

always @ (CLK) begin

end

endmodule
