# Compile of adder.sv was successful.
# Compile of ALU.sv was successful.
# Compile of ALUControl.sv was successful.
# Compile of branchControl.sv was successful.
# Compile of datamem.sv was successful.
# Compile of extend.sv was successful with warnings.
# Compile of HazardUnit.sv was successful.
# Compile of InstructionMemory.sv was successful.
# Compile of MainController.sv was successful.
# Compile of Mux2to1.v was successful.
# Compile of Mux4to1.v was successful.
# Compile of RegEX_Mem.v was successful.
# Compile of RegID_EX.v was successful.
# Compile of RegIF_ID.v was successful.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project ca4
# Filename C:/uni/sem4/Computer Architecture/no git project/ca4/Register.v was not found in the project
# Filename C:/uni/sem4/Computer Architecture/no git project/ca4/Register.v was not found in the project
# Compile of Register.v was successful.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 12:58:02 on Jun 12,2025
# Loading work.TB
# Loading work.RISC_V
# Loading work.RISC_V_Controller
# Loading work.MainController
# Loading work.ALU_Controller
# Loading work.RISC_V_Datapath
# Loading work.Adder
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Mux4to1
# Loading work.RegIF_ID
# Loading work.RegisterFile
# Loading work.ImmExtension
# Loading work.ALU
# Loading work.RegID_EX
# Loading work.Mux2to1
# Loading work.RegEX_MEM
# Loading work.DataMemory
# Loading work.RegMEM_WB
# Loading work.HazardUnit
# Loading work.BranchController
run -all
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
run -all
# Break key hit
# Break in Module RegisterFile at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/RegisterFile.v line 27
quit -sim
# End time: 12:59:50 on Jun 12,2025, Elapsed time: 0:01:48
# Errors: 0, Warnings: 1
restart -f
# No Design Loaded!
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 13:00:02 on Jun 12,2025
# Loading work.TB
# Loading work.RISC_V
# Loading work.RISC_V_Controller
# Loading work.MainController
# Loading work.ALU_Controller
# Loading work.RISC_V_Datapath
# Loading work.Adder
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Mux4to1
# Loading work.RegIF_ID
# Loading work.RegisterFile
# Loading work.ImmExtension
# Loading work.ALU
# Loading work.RegID_EX
# Loading work.Mux2to1
# Loading work.RegEX_MEM
# Loading work.DataMemory
# Loading work.RegMEM_WB
# Loading work.HazardUnit
# Loading work.BranchController
run -all
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
restart -f
# Load canceled
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Controller.v was successful.
# Compile of BranchController.v was successful.
# Compile of DataMemory.v was successful.
# Compile of HazardUnit.v was successful.
# Compile of ImmediateExtend.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of MainController.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of Mux4to1.v was successful.
# Compile of RegEX_Mem.v was successful.
# Compile of RegID_EX.v was successful.
# Compile of RegIF_ID.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RegMEM_Wb.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Controller.v was successful.
# Compile of RISC_V_Datapath.v was successful.
# Compile of TestBench.v was successful.
# 21 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.RISC_V
# Loading work.RISC_V_Controller
# Loading work.MainController
# Loading work.ALU_Controller
# Loading work.RISC_V_Datapath
# Loading work.Adder
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Mux4to1
# Loading work.RegIF_ID
# Loading work.RegisterFile
# Loading work.ImmExtension
# Loading work.ALU
# Loading work.RegID_EX
# Loading work.Mux2to1
# Loading work.RegEX_MEM
# Loading work.DataMemory
# Loading work.RegMEM_WB
# Loading work.HazardUnit
# Loading work.BranchController
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_Controller.v was successful.
# Compile of BranchController.v was successful.
# Compile of DataMemory.v was successful.
# Compile of HazardUnit.v was successful.
# Compile of ImmediateExtend.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of MainController.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of Mux4to1.v was successful.
# Compile of RegEX_Mem.v was successful.
# Compile of RegID_EX.v was successful.
# Compile of RegIF_ID.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RegMEM_Wb.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Controller.v was successful.
# Compile of RISC_V_Datapath.v was successful.
# Compile of TestBench.v was successful.
# 21 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.RISC_V
# Loading work.RISC_V_Controller
# Loading work.MainController
# Loading work.ALU_Controller
# Loading work.RISC_V_Datapath
# Loading work.Adder
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Mux4to1
# Loading work.RegIF_ID
# Loading work.RegisterFile
# Loading work.ImmExtension
# Loading work.ALU
# Loading work.RegID_EX
# Loading work.Mux2to1
# Loading work.RegEX_MEM
# Loading work.DataMemory
# Loading work.RegMEM_WB
# Loading work.HazardUnit
# Loading work.BranchController
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
restart -f
add wave -position insertpoint sim:/TB/risc_v/DP/PCreg/*
add wave -position insertpoint sim:/TB/risc_v/DP/RF/*
add wave -position insertpoint sim:/TB/risc_v/DP/DM/*
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v(10)
#    Time: 4008 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/uni/sem4/Computer Architecture/no git project/ca uneidited/TestBench.v line 10
