	systemFile u0 (
		.altpll_0_c2_clk            (<connected-to-altpll_0_c2_clk>),            //     altpll_0_c2.clk
		.clk_clk                    (<connected-to-clk_clk>),                    //             clk.clk
		.lcd_conduit_end_cs_n       (<connected-to-lcd_conduit_end_cs_n>),       // lcd_conduit_end.cs_n
		.lcd_conduit_end_data       (<connected-to-lcd_conduit_end_data>),       //                .data
		.lcd_conduit_end_dc_n       (<connected-to-lcd_conduit_end_dc_n>),       //                .dc_n
		.lcd_conduit_end_im0        (<connected-to-lcd_conduit_end_im0>),        //                .im0
		.lcd_conduit_end_lcdreset_n (<connected-to-lcd_conduit_end_lcdreset_n>), //                .lcdreset_n
		.lcd_conduit_end_rd_n       (<connected-to-lcd_conduit_end_rd_n>),       //                .rd_n
		.lcd_conduit_end_wr_n       (<connected-to-lcd_conduit_end_wr_n>),       //                .wr_n
		.reset_reset_n              (<connected-to-reset_reset_n>),              //           reset.reset_n
		.sdram_ctrl_wire_addr       (<connected-to-sdram_ctrl_wire_addr>),       // sdram_ctrl_wire.addr
		.sdram_ctrl_wire_ba         (<connected-to-sdram_ctrl_wire_ba>),         //                .ba
		.sdram_ctrl_wire_cas_n      (<connected-to-sdram_ctrl_wire_cas_n>),      //                .cas_n
		.sdram_ctrl_wire_cke        (<connected-to-sdram_ctrl_wire_cke>),        //                .cke
		.sdram_ctrl_wire_cs_n       (<connected-to-sdram_ctrl_wire_cs_n>),       //                .cs_n
		.sdram_ctrl_wire_dq         (<connected-to-sdram_ctrl_wire_dq>),         //                .dq
		.sdram_ctrl_wire_dqm        (<connected-to-sdram_ctrl_wire_dqm>),        //                .dqm
		.sdram_ctrl_wire_ras_n      (<connected-to-sdram_ctrl_wire_ras_n>),      //                .ras_n
		.sdram_ctrl_wire_we_n       (<connected-to-sdram_ctrl_wire_we_n>)        //                .we_n
	);

