// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception1835[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1875[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<302>;
	.reg .b16 	%rs<195>;
	.reg .b32 	%r<3021>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<273>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r258, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r267, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r267, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd13, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r259, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r268, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	mul.lo.s32 	%r5, %r4, 192;
	or.b32  	%r269, %r3, %r268;
	add.s32 	%r270, %r269, %r5;
	mul.wide.u32 	%rd20, %r270, 4;
	add.s64 	%rd6, %rd13, %rd20;
	mov.u32 	%r271, 1;
	st.global.u32 	[%rd6], %r271;
	setp.gt.u32 	%p5, %r259, 8191;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r260, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r260, %r259;
	setp.gt.s32 	%p7, %r260, 16383;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r261, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r272, %r260, %r259;
	mul.hi.s32 	%r274, %r272, 715827883;
	shr.u32 	%r275, %r274, 31;
	shr.s32 	%r276, %r274, 3;
	add.s32 	%r6, %r276, %r275;
	mul.lo.s32 	%r277, %r6, -48;
	neg.s32 	%r278, %r272;
	setp.ne.s32 	%p9, %r277, %r278;
	setp.gt.u32 	%p10, %r261, 1023;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r262, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r262, %r261;
	setp.lt.s32 	%p13, %r262, 2048;
	and.pred  	%p14, %p12, %p13;
	sub.s32 	%r279, %r262, %r261;
	setp.eq.s32 	%p15, %r279, %r6;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %L262
	ld.param.u32 	%r263, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p17, %r263, 0;
	@%p17 bra 	$L__BB0_12;
// %bb.8:                               // %L264
	ld.param.u32 	%r264, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p18, %r264, %r263;
	setp.gt.s32 	%p19, %r264, 512;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_12;
// %bb.9:                               // %L274
	ld.param.u32 	%r265, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r264, %r263;
	and.b32  	%r280, %r7, 3;
	setp.ne.s32 	%p21, %r280, 0;
	setp.lt.s32 	%p22, %r265, 0;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_12;
// %bb.10:                              // %L280
	ld.param.u32 	%r266, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p24, %r266, %r265;
	setp.gt.s32 	%p25, %r266, 4096;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_12;
// %bb.11:                              // %L290
	sub.s32 	%r281, %r266, %r265;
	and.b32  	%r282, %r281, 3;
	setp.eq.s32 	%p27, %r282, 0;
	setp.eq.s32 	%p28, %r281, %r7;
	and.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_170;
	bra.uni 	$L__BB0_12;
$L__BB0_170:                            // %pass162
	and.b32  	%r143, %r268, 3;
	shr.u32 	%r144, %r268, 2;
	mul.lo.s32 	%r283, %r143, %r144;
	and.b32  	%r284, %r283, 7;
	cvt.rn.f32.s32 	%f205, %r284;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p30, %f788, 0f40000000;
	setp.gtu.f32 	%p301, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p30 bra 	$L__BB0_182;
// %bb.171:
	@%p301 bra 	$L__BB0_178;
	bra.uni 	$L__BB0_172;
$L__BB0_178:
	mov.b32 	%r146, %f788;
	and.b32  	%r285, %r146, 8388607;
	or.b32  	%r3016, %r285, 1065353216;
	mov.b32 	%f783, %r3016;
	add.s32 	%r286, %r146, -1073741824;
	and.b32  	%r3017, %r286, -8388608;
	setp.eq.s32 	%p37, %r3017, 0;
	@%p37 bra 	$L__BB0_181;
// %bb.179:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_180:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r287, %r3017, 192937984;
	add.s32 	%r288, %r3016, %r287;
	mov.b32 	%f217, %r288;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3017, %r3017, %r287;
	mov.b32 	%r3016, %f783;
	setp.ne.s32 	%p38, %r3017, 0;
	setp.ne.s32 	%p39, %r3016, 0;
	and.pred  	%p40, %p38, %p39;
	@%p40 bra 	$L__BB0_180;
$L__BB0_181:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p41, %r146, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p41;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_182;
$L__BB0_172:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r145, %f172;
	setp.lt.u32 	%p32, %r145, 1073741824;
	@%p32 bra 	$L__BB0_177;
// %bb.173:
	setp.lt.u32 	%p33, %r145, -2147483647;
	@%p33 bra 	$L__BB0_175;
// %bb.174:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p36, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p36;
	bra.uni 	$L__BB0_177;
$L__BB0_175:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p34, %f172, 0f40800000;
	@%p34 bra 	$L__BB0_177;
// %bb.176:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p35, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p35;
$L__BB0_177:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_182:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p42, %f226, 0f7F800000;
	mov.b32 	%r289, %f169;
	and.b32  	%r153, %r289, -2147483648;
	@%p42 bra 	$L__BB0_184;
// %bb.183:
	mov.b32 	%r290, %f784;
	or.b32  	%r291, %r153, %r290;
	mov.b32 	%f784, %r291;
$L__BB0_184:                            // %__nv_fmodf.exit
	shl.b32 	%r156, %r268, 1;
	and.b32  	%r157, %r156, 2;
	mul.lo.s32 	%r306, %r157, %r144;
	cvt.rn.f32.s32 	%f259, %r306;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p50, %f734, 0f40000000;
	@%p50 bra 	$L__BB0_24;
// %bb.13:
	setp.gtu.f32 	%p51, %f734, 0f4B800000;
	@%p51 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_14;
$L__BB0_20:
	mov.b32 	%r9, %f734;
	and.b32  	%r307, %r9, 8388607;
	or.b32  	%r2966, %r307, 1065353216;
	mov.b32 	%f733, %r2966;
	add.s32 	%r308, %r9, -1073741824;
	and.b32  	%r2967, %r308, -8388608;
	setp.eq.s32 	%p57, %r2967, 0;
	@%p57 bra 	$L__BB0_23;
// %bb.21:                              // %__nv_fmaf_rn.exit4.i.i.i1990.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_22:                             // %__nv_fmaf_rn.exit4.i.i.i1990
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r309, %r2967, 192937984;
	add.s32 	%r310, %r2966, %r309;
	mov.b32 	%f271, %r310;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r2967, %r2967, %r309;
	mov.b32 	%r2966, %f733;
	setp.ne.s32 	%p58, %r2967, 0;
	setp.ne.s32 	%p59, %r2966, 0;
	and.pred  	%p60, %p58, %p59;
	@%p60 bra 	$L__BB0_22;
$L__BB0_23:                             // %__internal_fmodf_slowpath_mod.exit.i.i1992
	setp.gt.u32 	%p61, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p61;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_24;
$L__BB0_14:                             // %__nv_fast_fdividef.exit.i.i.i1969
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p52, %r8, 1073741824;
	@%p52 bra 	$L__BB0_19;
// %bb.15:
	setp.lt.u32 	%p53, %r8, -2147483647;
	@%p53 bra 	$L__BB0_17;
// %bb.16:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p56, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p56;
	bra.uni 	$L__BB0_19;
$L__BB0_17:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p54, %f2, 0f40800000;
	@%p54 bra 	$L__BB0_19;
// %bb.18:                              // %__nv_fmaf_rn.exit.i.i.i1973
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p55, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p55;
$L__BB0_19:                             // %__internal_fmodf_fastpath_quot.exit.i.i1976
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_24:                             // %__internal_fmodf_kernel.exit.i1995
	or.b32  	%r158, %r157, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p62, %f280, 0f7F800000;
	@%p62 bra 	$L__BB0_26;
// %bb.25:
	mov.b32 	%r311, %f186;
	and.b32  	%r312, %r311, -2147483648;
	mov.b32 	%r313, %f734;
	or.b32  	%r314, %r312, %r313;
	mov.b32 	%f734, %r314;
$L__BB0_26:                             // %__nv_fmodf.exit1996
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p70, %r158, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p70 bra 	$L__BB0_42;
// %bb.27:                              // %L531
	mul.lo.s32 	%r323, %r158, %r144;
	mul.hi.u32 	%r324, %r323, -1431655765;
	shr.u32 	%r325, %r324, 4;
	mul.lo.s32 	%r326, %r325, 24;
	sub.s32 	%r327, %r323, %r326;
	cvt.rn.f32.s32 	%f311, %r327;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p71, %f738, 0f40000000;
	@%p71 bra 	$L__BB0_39;
// %bb.28:
	setp.gtu.f32 	%p72, %f738, 0f4B800000;
	@%p72 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r17, %f738;
	and.b32  	%r328, %r17, 8388607;
	or.b32  	%r2968, %r328, 1065353216;
	mov.b32 	%f737, %r2968;
	add.s32 	%r329, %r17, -1073741824;
	and.b32  	%r2969, %r329, -8388608;
	setp.eq.s32 	%p78, %r2969, 0;
	@%p78 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2021.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2021
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r330, %r2969, 192937984;
	add.s32 	%r331, %r2968, %r330;
	mov.b32 	%f323, %r331;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r2969, %r2969, %r330;
	mov.b32 	%r2968, %f737;
	setp.ne.s32 	%p79, %r2969, 0;
	setp.ne.s32 	%p80, %r2968, 0;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2023
	setp.gt.u32 	%p82, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p82;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2000
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p73, %r16, 1073741824;
	@%p73 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p74, %r16, -2147483647;
	@%p74 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p77, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p77;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p75, %f21, 0f40800000;
	@%p75 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2004
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p76, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p76;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2007
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2026
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p83, %f332, 0f7F800000;
	@%p83 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r332, %f18;
	and.b32  	%r333, %r332, -2147483648;
	mov.b32 	%r334, %f738;
	or.b32  	%r335, %r333, %r334;
	mov.b32 	%f738, %r335;
$L__BB0_41:                             // %__nv_fmodf.exit2027
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r336, %f333;
	and.b32  	%r337, %r336, -2147483648;
	or.b32  	%r338, %r337, 1056964608;
	mov.b32 	%f334, %r338;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p84, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p84;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p85, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p85;
	cvt.rzi.s32.f32 	%r339, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r340, %r339, 1;
	setp.eq.b32 	%p86, %r340, 1;
	selp.f32 	%f352, %f350, %f351, %p86;
	selp.f32 	%f353, %f351, %f350, %p86;
	and.b32  	%r341, %r339, 2;
	setp.eq.s32 	%p87, %r341, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p87;
	add.s32 	%r342, %r339, 1;
	and.b32  	%r343, %r342, 2;
	setp.eq.s32 	%p88, %r343, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p88;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p89, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p89;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p90, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p90;
$L__BB0_42:                             // %L565
	and.b32  	%r26, %r144, 3;
	setp.eq.s32 	%p91, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p91 bra 	$L__BB0_58;
// %bb.43:                              // %L603
	mul.lo.s32 	%r350, %r157, %r26;
	cvt.u16.u32 	%rs9, %r350;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p92, %f744, 0f40000000;
	@%p92 bra 	$L__BB0_55;
// %bb.44:
	setp.gtu.f32 	%p93, %f744, 0f4B800000;
	@%p93 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_45;
$L__BB0_51:
	mov.b32 	%r28, %f744;
	and.b32  	%r351, %r28, 8388607;
	or.b32  	%r2970, %r351, 1065353216;
	mov.b32 	%f743, %r2970;
	add.s32 	%r352, %r28, -1073741824;
	and.b32  	%r2971, %r352, -8388608;
	setp.eq.s32 	%p99, %r2971, 0;
	@%p99 bra 	$L__BB0_54;
// %bb.52:                              // %__nv_fmaf_rn.exit4.i.i.i2052.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_53:                             // %__nv_fmaf_rn.exit4.i.i.i2052
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r353, %r2971, 192937984;
	add.s32 	%r354, %r2970, %r353;
	mov.b32 	%f376, %r354;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r2971, %r2971, %r353;
	mov.b32 	%r2970, %f743;
	setp.ne.s32 	%p100, %r2971, 0;
	setp.ne.s32 	%p101, %r2970, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_53;
$L__BB0_54:                             // %__internal_fmodf_slowpath_mod.exit.i.i2054
	setp.gt.u32 	%p103, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p103;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_55;
$L__BB0_45:                             // %__nv_fast_fdividef.exit.i.i.i2031
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p94, %r27, 1073741824;
	@%p94 bra 	$L__BB0_50;
// %bb.46:
	setp.lt.u32 	%p95, %r27, -2147483647;
	@%p95 bra 	$L__BB0_48;
// %bb.47:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p98, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p98;
	bra.uni 	$L__BB0_50;
$L__BB0_48:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p96, %f42, 0f40800000;
	@%p96 bra 	$L__BB0_50;
// %bb.49:                              // %__nv_fmaf_rn.exit.i.i.i2035
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p97, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p97;
$L__BB0_50:                             // %__internal_fmodf_fastpath_quot.exit.i.i2038
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_55:                             // %__internal_fmodf_kernel.exit.i2057
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p104, %f385, 0f7F800000;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	mov.b32 	%r355, %f39;
	and.b32  	%r356, %r355, -2147483648;
	mov.b32 	%r357, %f744;
	or.b32  	%r358, %r356, %r357;
	mov.b32 	%f744, %r358;
$L__BB0_57:                             // %__nv_fmodf.exit2058
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r359, %f386;
	and.b32  	%r360, %r359, -2147483648;
	or.b32  	%r361, %r360, 1056964608;
	mov.b32 	%f387, %r361;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p105, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p105;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p106, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p106;
	cvt.rzi.s32.f32 	%r362, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r363, %r362, 1;
	setp.eq.b32 	%p107, %r363, 1;
	selp.f32 	%f405, %f403, %f404, %p107;
	selp.f32 	%f406, %f404, %f403, %p107;
	and.b32  	%r364, %r362, 2;
	setp.eq.s32 	%p108, %r364, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p108;
	add.s32 	%r365, %r362, 1;
	and.b32  	%r366, %r365, 2;
	setp.eq.s32 	%p109, %r366, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p109;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p110, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p110;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p111, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p111;
$L__BB0_58:                             // %L637
	or.pred  	%p114, %p70, %p91;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p114 bra 	$L__BB0_74;
// %bb.59:                              // %L645
	mul.lo.s32 	%r367, %r158, %r26;
	mul.hi.u32 	%r368, %r367, -1431655765;
	shr.u32 	%r369, %r368, 1;
	mul.lo.s32 	%r370, %r369, 3;
	sub.s32 	%r371, %r367, %r370;
	cvt.rn.f32.s32 	%f417, %r371;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p115, %f750, 0f40000000;
	@%p115 bra 	$L__BB0_71;
// %bb.60:
	setp.gtu.f32 	%p116, %f750, 0f4B800000;
	@%p116 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_61;
$L__BB0_67:
	mov.b32 	%r36, %f750;
	and.b32  	%r372, %r36, 8388607;
	or.b32  	%r2972, %r372, 1065353216;
	mov.b32 	%f749, %r2972;
	add.s32 	%r373, %r36, -1073741824;
	and.b32  	%r2973, %r373, -8388608;
	setp.eq.s32 	%p122, %r2973, 0;
	@%p122 bra 	$L__BB0_70;
// %bb.68:                              // %__nv_fmaf_rn.exit4.i.i.i2083.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_69:                             // %__nv_fmaf_rn.exit4.i.i.i2083
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r374, %r2973, 192937984;
	add.s32 	%r375, %r2972, %r374;
	mov.b32 	%f429, %r375;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r2973, %r2973, %r374;
	mov.b32 	%r2972, %f749;
	setp.ne.s32 	%p123, %r2973, 0;
	setp.ne.s32 	%p124, %r2972, 0;
	and.pred  	%p125, %p123, %p124;
	@%p125 bra 	$L__BB0_69;
$L__BB0_70:                             // %__internal_fmodf_slowpath_mod.exit.i.i2085
	setp.gt.u32 	%p126, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p126;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_71;
$L__BB0_61:                             // %__nv_fast_fdividef.exit.i.i.i2062
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p117, %r35, 1073741824;
	@%p117 bra 	$L__BB0_66;
// %bb.62:
	setp.lt.u32 	%p118, %r35, -2147483647;
	@%p118 bra 	$L__BB0_64;
// %bb.63:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p121, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p121;
	bra.uni 	$L__BB0_66;
$L__BB0_64:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p119, %f63, 0f40800000;
	@%p119 bra 	$L__BB0_66;
// %bb.65:                              // %__nv_fmaf_rn.exit.i.i.i2066
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p120, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p120;
$L__BB0_66:                             // %__internal_fmodf_fastpath_quot.exit.i.i2069
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_71:                             // %__internal_fmodf_kernel.exit.i2088
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p127, %f438, 0f7F800000;
	@%p127 bra 	$L__BB0_73;
// %bb.72:
	mov.b32 	%r376, %f60;
	and.b32  	%r377, %r376, -2147483648;
	mov.b32 	%r378, %f750;
	or.b32  	%r379, %r377, %r378;
	mov.b32 	%f750, %r379;
$L__BB0_73:                             // %__nv_fmodf.exit2089
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r380, %f439;
	and.b32  	%r381, %r380, -2147483648;
	or.b32  	%r382, %r381, 1056964608;
	mov.b32 	%f440, %r382;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p128, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p128;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p129, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p129;
	cvt.rzi.s32.f32 	%r383, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r384, %r383, 1;
	setp.eq.b32 	%p130, %r384, 1;
	selp.f32 	%f458, %f456, %f457, %p130;
	selp.f32 	%f459, %f457, %f456, %p130;
	and.b32  	%r385, %r383, 2;
	setp.eq.s32 	%p131, %r385, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p131;
	add.s32 	%r386, %r383, 1;
	and.b32  	%r387, %r386, 2;
	setp.eq.s32 	%p132, %r387, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p132;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p133, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p133;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p134, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p134;
$L__BB0_74:                             // %L679
	and.b32  	%r43, %r268, 2;
	setp.eq.s32 	%p135, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p135 bra 	$L__BB0_76;
// %bb.75:                              // %L688
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_76:                             // %L690
	@%p30 bra 	$L__BB0_192;
// %bb.77:
	@%p301 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_78;
$L__BB0_188:
	mov.b32 	%r160, %f788;
	and.b32  	%r394, %r160, 8388607;
	or.b32  	%r3018, %r394, 1065353216;
	mov.b32 	%f787, %r3018;
	add.s32 	%r395, %r160, -1073741824;
	and.b32  	%r3019, %r395, -8388608;
	setp.eq.s32 	%p143, %r3019, 0;
	@%p143 bra 	$L__BB0_191;
// %bb.189:                             // %__nv_fmaf_rn.exit4.i.i.i2114.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_190:                            // %__nv_fmaf_rn.exit4.i.i.i2114
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r396, %r3019, 192937984;
	add.s32 	%r397, %r3018, %r396;
	mov.b32 	%f479, %r397;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3019, %r3019, %r396;
	mov.b32 	%r3018, %f787;
	setp.ne.s32 	%p144, %r3019, 0;
	setp.ne.s32 	%p145, %r3018, 0;
	and.pred  	%p146, %p144, %p145;
	@%p146 bra 	$L__BB0_190;
$L__BB0_191:                            // %__internal_fmodf_slowpath_mod.exit.i.i2116
	setp.gt.u32 	%p147, %r160, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p147;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_192;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i2093
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r159, %f189;
	setp.lt.u32 	%p138, %r159, 1073741824;
	@%p138 bra 	$L__BB0_187;
// %bb.79:
	setp.lt.u32 	%p139, %r159, -2147483647;
	@%p139 bra 	$L__BB0_185;
// %bb.80:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p142, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p142;
	bra.uni 	$L__BB0_187;
$L__BB0_185:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p140, %f189, 0f40800000;
	@%p140 bra 	$L__BB0_187;
// %bb.186:                             // %__nv_fmaf_rn.exit.i.i.i2097
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p141, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p141;
$L__BB0_187:                            // %__internal_fmodf_fastpath_quot.exit.i.i2100
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_192:                            // %__internal_fmodf_kernel.exit.i2119
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p148, %f488, 0f7F800000;
	@%p148 bra 	$L__BB0_194;
// %bb.193:
	mov.b32 	%r398, %f788;
	or.b32  	%r399, %r153, %r398;
	mov.b32 	%f788, %r399;
$L__BB0_194:                            // %__nv_fmodf.exit2120
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p156, %f760, 0f40000000;
	@%p156 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p157, %f760, 0f4B800000;
	@%p157 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r47, %f760;
	and.b32  	%r414, %r47, 8388607;
	or.b32  	%r2974, %r414, 1065353216;
	mov.b32 	%f759, %r2974;
	add.s32 	%r415, %r47, -1073741824;
	and.b32  	%r2975, %r415, -8388608;
	setp.eq.s32 	%p163, %r2975, 0;
	@%p163 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i2145.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i2145
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r416, %r2975, 192937984;
	add.s32 	%r417, %r2974, %r416;
	mov.b32 	%f532, %r417;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r2975, %r2975, %r416;
	mov.b32 	%r2974, %f759;
	setp.ne.s32 	%p164, %r2975, 0;
	setp.ne.s32 	%p165, %r2974, 0;
	and.pred  	%p166, %p164, %p165;
	@%p166 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i2147
	setp.gt.u32 	%p167, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p167;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i2124
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p158, %r46, 1073741824;
	@%p158 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p159, %r46, -2147483647;
	@%p159 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p162, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p162;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p160, %f88, 0f40800000;
	@%p160 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i2128
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p161, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p161;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i2131
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i2150
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p168, %f541, 0f7F800000;
	@%p168 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r418, %f203;
	and.b32  	%r419, %r418, -2147483648;
	mov.b32 	%r420, %f760;
	or.b32  	%r421, %r419, %r420;
	mov.b32 	%f760, %r421;
$L__BB0_94:                             // %__nv_fmodf.exit2151
	cvt.rn.f32.s32 	%f572, %r144;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p176, %f764, 0f40000000;
	@%p176 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p177, %f764, 0f4B800000;
	@%p177 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r55, %f764;
	and.b32  	%r430, %r55, 8388607;
	or.b32  	%r2976, %r430, 1065353216;
	mov.b32 	%f763, %r2976;
	add.s32 	%r431, %r55, -1073741824;
	and.b32  	%r2977, %r431, -8388608;
	setp.eq.s32 	%p183, %r2977, 0;
	@%p183 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i2176.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i2176
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r432, %r2977, 192937984;
	add.s32 	%r433, %r2976, %r432;
	mov.b32 	%f584, %r433;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r2977, %r2977, %r432;
	mov.b32 	%r2976, %f763;
	setp.ne.s32 	%p184, %r2977, 0;
	setp.ne.s32 	%p185, %r2976, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i2178
	setp.gt.u32 	%p187, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p187;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i2155
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p178, %r54, 1073741824;
	@%p178 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p179, %r54, -2147483647;
	@%p179 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p182, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p182;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p180, %f107, 0f40800000;
	@%p180 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i2159
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p181, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p181;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i2162
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i2181
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p188, %f593, 0f7F800000;
	@%p188 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r434, %f104;
	and.b32  	%r435, %r434, -2147483648;
	mov.b32 	%r436, %f764;
	or.b32  	%r437, %r435, %r436;
	mov.b32 	%f764, %r437;
$L__BB0_108:                            // %__nv_fmodf.exit2182
	and.b32  	%r65, %r268, 1;
	shr.u32 	%r66, %r268, 4;
	setp.ne.s32 	%p196, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p196 bra 	$L__BB0_124;
// %bb.109:                             // %L895
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p197, %f768, 0f40000000;
	@%p197 bra 	$L__BB0_121;
// %bb.110:
	setp.gtu.f32 	%p198, %f768, 0f4B800000;
	@%p198 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_111;
$L__BB0_117:
	mov.b32 	%r68, %f768;
	and.b32  	%r452, %r68, 8388607;
	or.b32  	%r2978, %r452, 1065353216;
	mov.b32 	%f767, %r2978;
	add.s32 	%r453, %r68, -1073741824;
	and.b32  	%r2979, %r453, -8388608;
	setp.eq.s32 	%p204, %r2979, 0;
	@%p204 bra 	$L__BB0_120;
// %bb.118:                             // %__nv_fmaf_rn.exit4.i.i.i2207.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_119:                            // %__nv_fmaf_rn.exit4.i.i.i2207
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r454, %r2979, 192937984;
	add.s32 	%r455, %r2978, %r454;
	mov.b32 	%f638, %r455;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r2979, %r2979, %r454;
	mov.b32 	%r2978, %f767;
	setp.ne.s32 	%p205, %r2979, 0;
	setp.ne.s32 	%p206, %r2978, 0;
	and.pred  	%p207, %p205, %p206;
	@%p207 bra 	$L__BB0_119;
$L__BB0_120:                            // %__internal_fmodf_slowpath_mod.exit.i.i2209
	setp.gt.u32 	%p208, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p208;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_121;
$L__BB0_111:                            // %__nv_fast_fdividef.exit.i.i.i2186
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p199, %r67, 1073741824;
	@%p199 bra 	$L__BB0_116;
// %bb.112:
	setp.lt.u32 	%p200, %r67, -2147483647;
	@%p200 bra 	$L__BB0_114;
// %bb.113:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p203, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p203;
	bra.uni 	$L__BB0_116;
$L__BB0_114:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p201, %f124, 0f40800000;
	@%p201 bra 	$L__BB0_116;
// %bb.115:                             // %__nv_fmaf_rn.exit.i.i.i2190
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p202, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p202;
$L__BB0_116:                            // %__internal_fmodf_fastpath_quot.exit.i.i2193
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_121:                            // %__internal_fmodf_kernel.exit.i2212
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p209, %f647, 0f7F800000;
	@%p209 bra 	$L__BB0_123;
// %bb.122:
	mov.b32 	%r456, %f121;
	and.b32  	%r457, %r456, -2147483648;
	mov.b32 	%r458, %f768;
	or.b32  	%r459, %r457, %r458;
	mov.b32 	%f768, %r459;
$L__BB0_123:                            // %__nv_fmodf.exit2213
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r460, %f648;
	and.b32  	%r461, %r460, -2147483648;
	or.b32  	%r462, %r461, 1056964608;
	mov.b32 	%f649, %r462;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p210, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p210;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p211, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p211;
	cvt.rzi.s32.f32 	%r463, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r464, %r463, 1;
	setp.eq.b32 	%p212, %r464, 1;
	selp.f32 	%f667, %f665, %f666, %p212;
	selp.f32 	%f668, %f666, %f665, %p212;
	and.b32  	%r465, %r463, 2;
	setp.eq.s32 	%p213, %r465, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p213;
	add.s32 	%r466, %r463, 1;
	and.b32  	%r467, %r466, 2;
	setp.eq.s32 	%p214, %r467, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p214;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p215, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p215;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p216, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p216;
$L__BB0_124:                            // %L934
	and.b32  	%r64, %r144, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p196 bra 	$L__BB0_140;
// %bb.125:                             // %L937
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p218, %f774, 0f40000000;
	@%p218 bra 	$L__BB0_137;
// %bb.126:
	setp.gtu.f32 	%p219, %f774, 0f4B800000;
	@%p219 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_127;
$L__BB0_133:
	mov.b32 	%r76, %f774;
	and.b32  	%r468, %r76, 8388607;
	or.b32  	%r2980, %r468, 1065353216;
	mov.b32 	%f773, %r2980;
	add.s32 	%r469, %r76, -1073741824;
	and.b32  	%r2981, %r469, -8388608;
	setp.eq.s32 	%p225, %r2981, 0;
	@%p225 bra 	$L__BB0_136;
// %bb.134:                             // %__nv_fmaf_rn.exit4.i.i.i2238.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_135:                            // %__nv_fmaf_rn.exit4.i.i.i2238
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r470, %r2981, 192937984;
	add.s32 	%r471, %r2980, %r470;
	mov.b32 	%f691, %r471;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r2981, %r2981, %r470;
	mov.b32 	%r2980, %f773;
	setp.ne.s32 	%p226, %r2981, 0;
	setp.ne.s32 	%p227, %r2980, 0;
	and.pred  	%p228, %p226, %p227;
	@%p228 bra 	$L__BB0_135;
$L__BB0_136:                            // %__internal_fmodf_slowpath_mod.exit.i.i2240
	setp.gt.u32 	%p229, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p229;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_137;
$L__BB0_127:                            // %__nv_fast_fdividef.exit.i.i.i2217
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p220, %r75, 1073741824;
	@%p220 bra 	$L__BB0_132;
// %bb.128:
	setp.lt.u32 	%p221, %r75, -2147483647;
	@%p221 bra 	$L__BB0_130;
// %bb.129:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p224, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p224;
	bra.uni 	$L__BB0_132;
$L__BB0_130:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p222, %f145, 0f40800000;
	@%p222 bra 	$L__BB0_132;
// %bb.131:                             // %__nv_fmaf_rn.exit.i.i.i2221
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p223, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p223;
$L__BB0_132:                            // %__internal_fmodf_fastpath_quot.exit.i.i2224
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_137:                            // %__internal_fmodf_kernel.exit.i2243
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p230, %f700, 0f7F800000;
	@%p230 bra 	$L__BB0_139;
// %bb.138:
	mov.b32 	%r472, %f142;
	and.b32  	%r473, %r472, -2147483648;
	mov.b32 	%r474, %f774;
	or.b32  	%r475, %r473, %r474;
	mov.b32 	%f774, %r475;
$L__BB0_139:                            // %__nv_fmodf.exit2244
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r476, %f701;
	and.b32  	%r477, %r476, -2147483648;
	or.b32  	%r478, %r477, 1056964608;
	mov.b32 	%f702, %r478;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p231, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p231;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p232, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p232;
	cvt.rzi.s32.f32 	%r479, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r480, %r479, 1;
	setp.eq.b32 	%p233, %r480, 1;
	selp.f32 	%f720, %f718, %f719, %p233;
	selp.f32 	%f721, %f719, %f718, %p233;
	and.b32  	%r481, %r479, 2;
	setp.eq.s32 	%p234, %r481, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p234;
	add.s32 	%r482, %r479, 1;
	and.b32  	%r483, %r482, 2;
	setp.eq.s32 	%p235, %r483, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p235;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p236, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p236;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p237, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p237;
$L__BB0_140:                            // %L971
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p135 bra 	$L__BB0_142;
// %bb.141:                             // %L980
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_142:                            // %L982
	setp.gt.u32 	%p239, %r268, 15;
	mov.u32 	%r169, 999999999;
	@%p239 bra 	$L__BB0_196;
// %bb.143:                             // %L1012
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r491, %r268, 6, %r2;
	cvt.u16.u32 	%rs15, %r491;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r492, %rs20;
	and.b32  	%r493, %r492, 255;
	mul.wide.u32 	%rd21, %r493, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r494, [%rd22];
	shl.b32 	%r495, %r494, 16;
	cvt.s32.s16 	%r85, %r494;
	shr.s32 	%r86, %r494, 16;
	or.b32  	%r496, %r495, 65535;
	setp.lt.u32 	%p240, %r496, 589823;
	setp.lt.u32 	%p241, %r494, 786432;
	and.pred  	%p242, %p240, %p241;
	@%p242 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_144;
$L__BB0_195:                            // %L1254
	mul.lo.s32 	%r500, %r86, 290;
	mad.lo.s32 	%r169, %r85, 33, %r500;
$L__BB0_196:                            // %pass548
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r298, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r299, %r298, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r406, %f489;
	or.b32  	%r300, %r299, 1056964608;
	mov.b32 	%r315, %f282;
	and.b32  	%r407, %r406, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r300;
	and.b32  	%r316, %r315, -2147483648;
	or.b32  	%r408, %r407, 1056964608;
	mov.b32 	%r422, %f542;
	mov.b32 	%r444, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r317, %r316, 1056964608;
	mov.b32 	%f490, %r408;
	and.b32  	%r423, %r422, -2147483648;
	and.b32  	%r445, %r444, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p43, %f231, 0f4B000000;
	mov.b32 	%f283, %r317;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r424, %r423, 1056964608;
	or.b32  	%r446, %r445, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p43;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p44, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p149, %f493, 0f4B000000;
	mov.b32 	%f543, %r424;
	mov.b32 	%f596, %r446;
	selp.f32 	%f234, %f233, %f232, %p44;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p63, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p149;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p150, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p63;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p64, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p150;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p169, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p189, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p64;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p169;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p170, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p189;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p190, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p170;
	selp.f32 	%f602, %f601, %f600, %p190;
	cvt.rzi.s32.f32 	%r301, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r302, %r301, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r409, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p45, %r302, 1;
	cvt.rzi.s32.f32 	%r318, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r410, %r409, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p45;
	and.b32  	%r303, %r301, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r319, %r318, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p151, %r410, 1;
	cvt.rzi.s32.f32 	%r425, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r447, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p46, %r303, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r304, %r301, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p65, %r319, 1;
	selp.f32 	%f508, %f506, %f507, %p151;
	and.b32  	%r411, %r409, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r426, %r425, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r448, %r447, 1;
	selp.f32 	%f247, %f245, %f244, %p45;
	selp.f32 	%f249, %f246, %f248, %p46;
	and.b32  	%r305, %r304, 2;
	setp.eq.f32 	%p48, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p65;
	and.b32  	%r320, %r318, 2;
	setp.eq.s32 	%p152, %r411, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r412, %r409, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p171, %r426, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p191, %r448, 1;
	setp.eq.s32 	%p47, %r305, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p48;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p66, %r320, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r321, %r318, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p151;
	selp.f32 	%f511, %f508, %f510, %p152;
	and.b32  	%r413, %r412, 2;
	setp.eq.f32 	%p154, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p171;
	and.b32  	%r427, %r425, 2;
	selp.f32 	%f614, %f612, %f613, %p191;
	and.b32  	%r449, %r447, 2;
	selp.f32 	%f252, %f247, %f251, %p47;
	setp.gt.f32 	%p49, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p65;
	selp.f32 	%f304, %f301, %f303, %p66;
	and.b32  	%r322, %r321, 2;
	setp.eq.f32 	%p68, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p153, %r413, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p154;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p172, %r427, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r428, %r425, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p192, %r449, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r450, %r447, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p49;
	setp.eq.s32 	%p67, %r322, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p68;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p153;
	setp.gt.f32 	%p155, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p171;
	selp.f32 	%f564, %f561, %f563, %p172;
	and.b32  	%r429, %r428, 2;
	setp.eq.f32 	%p174, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p191;
	selp.f32 	%f617, %f614, %f616, %p192;
	and.b32  	%r451, %r450, 2;
	setp.eq.f32 	%p194, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r294, %f258;
	mov.b32 	%r297, %f255;
	selp.f32 	%f306, %f302, %f305, %p67;
	setp.gt.f32 	%p69, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p155;
	setp.eq.s32 	%p173, %r429, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p174;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p193, %r451, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p194;
	abs.f32 	%f623, %f764;
	xor.b32  	%r293, %r297, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p69;
	mov.b32 	%r402, %f520;
	mov.b32 	%r405, %f517;
	selp.f32 	%f567, %f562, %f566, %p173;
	setp.gt.f32 	%p175, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p193;
	setp.gt.f32 	%p195, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r292, %r294, %r293;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r295, %r297, %r294;
	// end inline asm
	mov.b32 	%r345, %f17;
	mov.b32 	%r346, %f37;
	mov.b32 	%r348, %f16;
	mov.b32 	%r349, %f38;
	mov.b32 	%r389, %f83;
	mov.b32 	%r390, %f85;
	mov.b32 	%r392, %f755;
	mov.b32 	%r393, %f757;
	xor.b32  	%r401, %r405, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p175;
	selp.f32 	%f625, %f624, %f619, %p195;
	// begin inline asm
	cvt.rn.f16x2.f32 %r344, %r346, %r345;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r347, %r349, %r348;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r388, %r390, %r389;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r391, %r393, %r392;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r400, %r402, %r401;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r403, %r405, %r402;
	// end inline asm
	mov.b32 	%r440, %f625;
	mov.b32 	%r439, %f103;
	mov.b32 	%r443, %f622;
	mov.b32 	%r442, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r438, %r440, %r439;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r441, %r443, %r442;
	// end inline asm
	mov.b32 	%r485, %f165;
	mov.b32 	%r486, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r484, %r486, %r485;
	// end inline asm
	mov.b32 	%r488, %f779;
	mov.b32 	%r489, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r487, %r489, %r488;
	// end inline asm
	shr.u32 	%r170, %r268, 3;
	bfe.u32 	%r502, %r268, 3, 1;
	shl.b32 	%r503, %r2, 1;
	and.b32  	%r504, %r503, 2;
	or.b32  	%r505, %r502, %r504;
	and.b32  	%r506, %r170, 2;
	or.b32  	%r171, %r506, %r64;
	cvt.u16.u32 	%rs23, %r171;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r507, %rs27;
	and.b32  	%r508, %r507, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r509, %rs28, 8;
	mul.lo.s32 	%r510, %r143, 24;
	add.s32 	%r511, %r510, %r5;
	or.b32  	%r512, %r511, %r505;
	add.s32 	%r513, %r512, %r509;
	mul.wide.u32 	%rd28, %r513, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r172, [%rd29];
	or.b32  	%r514, %r505, 4;
	cvt.u64.u32 	%rd30, %r509;
	cvt.u64.u32 	%rd31, %r511;
	cvt.u64.u32 	%rd32, %r505;
	add.s64 	%rd33, %rd31, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.u32 	%r173, [%rd36+16];
	cvt.u64.u32 	%rd37, %r510;
	cvt.u64.u32 	%rd38, %r5;
	add.s64 	%rd39, %rd38, %rd37;
	add.s64 	%rd40, %rd39, %rd32;
	add.s64 	%rd41, %rd40, %rd30;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.u32 	%r174, [%rd43+384];
	cvt.u64.u32 	%rd44, %r514;
	add.s64 	%rd45, %rd39, %rd44;
	add.s64 	%rd46, %rd45, %rd30;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.u32 	%r175, [%rd48+384];
	shl.b32 	%r515, %r259, 14;
	shl.b32 	%r516, %r263, 5;
	add.s32 	%r176, %r516, %r515;
	shl.b32 	%r177, %r2, 2;
	shl.b32 	%r517, %r268, 2;
	and.b32  	%r178, %r517, 16;
	and.b32  	%r179, %r517, 12;
	shl.b32 	%r180, %r4, 5;
	and.b32  	%r181, %r268, 4;
	and.b32  	%r518, %r156, 8;
	shl.b32 	%r519, %r268, 4;
	or.b32  	%r520, %r518, %r519;
	bfe.u32 	%r521, %r520, 3, 3;
	mul.lo.s32 	%r182, %r521, 260;
	cvt.u16.u32 	%rs29, %r268;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r522, %rs34;
	and.b32  	%r183, %r522, 255;
	add.s32 	%r523, %r2, 6;
	shr.u32 	%r524, %r523, 3;
	add.s32 	%r525, %r3, 192;
	and.b32  	%r526, %r525, 224;
	mad.lo.s32 	%r184, %r524, 260, %r526;
	add.s32 	%r527, %r2, 12;
	shr.u32 	%r528, %r527, 3;
	add.s32 	%r529, %r3, 128;
	and.b32  	%r530, %r529, 224;
	mad.lo.s32 	%r185, %r528, 260, %r530;
	add.s32 	%r531, %r2, 18;
	shr.u32 	%r532, %r531, 3;
	add.s32 	%r533, %r3, 64;
	and.b32  	%r534, %r533, 224;
	mad.lo.s32 	%r186, %r532, 260, %r534;
	or.b32  	%r187, %r3, 780;
	add.s32 	%r535, %r2, 30;
	shr.u32 	%r536, %r535, 3;
	mad.lo.s32 	%r188, %r536, 260, %r526;
	add.s32 	%r537, %r2, 36;
	shr.u32 	%r538, %r537, 3;
	mad.lo.s32 	%r189, %r538, 260, %r530;
	add.s32 	%r539, %r2, 42;
	shr.u32 	%r540, %r539, 3;
	mad.lo.s32 	%r190, %r540, 260, %r534;
	or.b32  	%r191, %r3, 1560;
	add.s32 	%r541, %r2, 54;
	shr.u32 	%r542, %r541, 3;
	mad.lo.s32 	%r192, %r542, 260, %r526;
	add.s32 	%r543, %r2, 60;
	bfe.u32 	%r544, %r543, 3, 3;
	mad.lo.s32 	%r193, %r544, 260, %r530;
	shr.u32 	%r545, %r2, 1;
	cvt.u16.u32 	%rs35, %r545;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r546, %rs40;
	and.b32  	%r194, %r546, 255;
	mul.lo.s32 	%r547, %r143, 870;
	mad.lo.s32 	%r548, %r505, 33, %r547;
	mad.lo.s32 	%r195, %r508, 290, %r548;
	add.s32 	%r196, %r195, 132;
	setp.lt.u32 	%p243, %r268, 4;
	setp.eq.s32 	%p244, %r144, 1;
	setp.eq.s32 	%p245, %r144, 4;
	setp.eq.s32 	%p246, %r144, 5;
	shr.u32 	%r549, %r2, 2;
	mul.lo.s32 	%r550, %r549, 98;
	and.b32  	%r551, %r2, 1;
	neg.s32 	%r552, %r551;
	and.b32  	%r553, %r552, 392;
	and.b32  	%r554, %r156, 6;
	bfe.s32 	%r555, %r2, 1, 1;
	and.b32  	%r556, %r555, 196;
	bfe.s32 	%r557, %r268, 3, 1;
	and.b32  	%r558, %r557, 1576;
	or.b32  	%r559, %r550, %r64;
	add.s32 	%r560, %r559, %r554;
	mad.lo.s32 	%r561, %r66, 784, %r560;
	add.s32 	%r562, %r561, %r553;
	add.s32 	%r563, %r562, %r556;
	add.s32 	%r197, %r563, %r558;
	add.s32 	%r198, %r197, 8;
	mul.lo.s32 	%r564, %r261, 786432;
	mad.lo.s32 	%r565, %r265, 192, %r564;
	and.b32  	%r199, %r268, 7;
	or.b32  	%r566, %r170, %r177;
	cvt.u16.u32 	%rs41, %r566;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r567, %rs47;
	and.b32  	%r200, %r567, 248;
	cvt.s64.s32 	%rd7, %r565;
	add.s32 	%r568, %r195, %r194;
	mul.wide.u32 	%rd49, %r568, 4;
	mov.u64 	%rd50, shmem;
	add.s64 	%rd8, %rd50, %rd49;
	add.s32 	%r569, %r196, %r194;
	mul.wide.u32 	%rd51, %r569, 4;
	add.s64 	%rd9, %rd50, %rd51;
	cvt.u64.u32 	%rd52, %r195;
	cvt.u64.u16 	%rd53, %rs40;
	and.b64  	%rd54, %rd53, 255;
	add.s64 	%rd55, %rd52, %rd54;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd10, %rd50, %rd56;
	cvt.u64.u32 	%rd57, %r196;
	add.s64 	%rd58, %rd57, %rd54;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd11, %rd50, %rd59;
	or.pred  	%p247, %p243, %p244;
	and.b32  	%r570, %r268, 24;
	setp.eq.s32 	%p248, %r570, 8;
	or.pred  	%p249, %p247, %p248;
	or.pred  	%p250, %p249, %p245;
	setp.eq.s32 	%p251, %r570, 24;
	or.pred  	%p252, %p246, %p251;
	selp.b32 	%r201, 1145324612, -286331154, %p249;
	or.pred  	%p1, %p250, %p252;
	selp.b32 	%r202, 1145324612, -286331154, %p247;
	add.s32 	%r571, %r144, -1;
	setp.lt.u32 	%p253, %r571, 3;
	or.pred  	%p2, %p243, %p253;
	setp.eq.s32 	%p254, %r570, 16;
	or.pred  	%p3, %p254, %p251;
	selp.b32 	%r203, 1145324612, -286331154, %p254;
	mov.u32 	%r88, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 29;
	selp.b32 	%r253, %r202, %r203, %p2;
	or.pred  	%p285, %p2, %p3;
	mov.u32 	%r108, %r88;
	mov.u32 	%r109, %r88;
	mov.u32 	%r110, %r88;
	bra.uni 	$L__BB0_197;
$L__BB0_168:                            // %L23452
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r142, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p300, %r88, 8112;
	mov.u32 	%r88, %r142;
	@%p300 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_169;
$L__BB0_197:                            // %L1937
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_162 Depth 2
                                        //     Child Loop BB0_166 Depth 2
	add.s32 	%r572, %r88, %r259;
	setp.lt.s32 	%p255, %r572, %r260;
	@%p255 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_169;
$L__BB0_198:                            // %oksrem863
                                        //   in Loop: Header=BB0_197 Depth=1
	setp.eq.s32 	%p256, %r181, 0;
	mul.hi.u32 	%r669, %r88, -1431655765;
	shr.u32 	%r670, %r669, 5;
	mul.lo.s32 	%r204, %r670, 48;
	add.s32 	%r671, %r204, %r177;
	or.b32  	%r672, %r671, %r170;
	shr.s32 	%r673, %r671, 31;
	shr.u32 	%r674, %r673, 19;
	add.s32 	%r675, %r672, %r674;
	and.b32  	%r676, %r675, 253952;
	sub.s32 	%r677, %r672, %r676;
	shl.b32 	%r678, %r677, 14;
	or.b32  	%r679, %r678, %r178;
	or.b32  	%r680, %r679, %r179;
	or.b32  	%r681, %r680, %r180;
	add.s32 	%r682, %r176, %r681;
	shr.s32 	%r683, %r682, 31;
	shr.u32 	%r684, %r683, 5;
	add.s32 	%r685, %r682, %r684;
	shr.s32 	%r686, %r685, 27;
	setp.lt.s32 	%p257, %r682, 0;
	and.b32  	%r687, %r685, -134217728;
	setp.ne.s32 	%p258, %r687, %r682;
	and.pred  	%p259, %p257, %p258;
	selp.u32 	%r688, 1, 0, %p259;
	sub.s32 	%r689, %r688, %r686;
	shl.b32 	%r690, %r689, 27;
	add.s32 	%r691, %r690, %r682;
	mul.wide.s32 	%rd60, %r691, 4;
	add.s64 	%rd61, %rd3, %rd60;
	ld.global.v4.u32 	{%r692, %r693, %r694, %r695}, [%rd61];
	add.s32 	%r696, %r671, 24;
	or.b32  	%r697, %r696, %r170;
	shr.s32 	%r698, %r696, 31;
	shr.u32 	%r699, %r698, 19;
	add.s32 	%r700, %r697, %r699;
	and.b32  	%r701, %r700, 253952;
	sub.s32 	%r702, %r697, %r701;
	shl.b32 	%r703, %r702, 14;
	or.b32  	%r704, %r703, %r178;
	or.b32  	%r705, %r704, %r179;
	or.b32  	%r706, %r705, %r180;
	add.s32 	%r707, %r176, %r706;
	shr.s32 	%r708, %r707, 31;
	shr.u32 	%r709, %r708, 5;
	add.s32 	%r710, %r707, %r709;
	shr.s32 	%r711, %r710, 27;
	setp.lt.s32 	%p260, %r707, 0;
	and.b32  	%r712, %r710, -134217728;
	setp.ne.s32 	%p261, %r712, %r707;
	and.pred  	%p262, %p260, %p261;
	selp.u32 	%r713, 1, 0, %p262;
	sub.s32 	%r714, %r713, %r711;
	shl.b32 	%r715, %r714, 27;
	add.s32 	%r716, %r715, %r707;
	mul.wide.s32 	%rd62, %r716, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.global.v4.u32 	{%r717, %r718, %r719, %r720}, [%rd63];
	selp.b32 	%r721, %r694, %r692, %p256;
	shfl.sync.bfly.b32	%r722, %r721, 4, 31, -1;
	selp.b32 	%r575, %r692, %r722, %p256;
	selp.b32 	%r580, %r722, %r694, %p256;
	selp.b32 	%r723, %r695, %r693, %p256;
	shfl.sync.bfly.b32	%r724, %r723, 4, 31, -1;
	selp.b32 	%r583, %r693, %r724, %p256;
	selp.b32 	%r588, %r724, %r695, %p256;
	selp.b32 	%r725, %r719, %r717, %p256;
	shfl.sync.bfly.b32	%r726, %r725, 4, 31, -1;
	selp.b32 	%r591, %r717, %r726, %p256;
	selp.b32 	%r596, %r726, %r719, %p256;
	selp.b32 	%r727, %r720, %r718, %p256;
	shfl.sync.bfly.b32	%r728, %r727, 4, 31, -1;
	selp.b32 	%r599, %r718, %r728, %p256;
	selp.b32 	%r604, %r728, %r720, %p256;
	shl.b32 	%r576, %r580, 4;
	mov.u32 	%r574, 252645135;
	// begin inline asm
	lop3.b32 %r606, %r574, %r575, %r576, 202;
	// end inline asm
	shr.u32 	%r579, %r575, 4;
	// begin inline asm
	lop3.b32 %r622, %r574, %r579, %r580, 202;
	// end inline asm
	shl.b32 	%r584, %r588, 4;
	// begin inline asm
	lop3.b32 %r614, %r574, %r583, %r584, 202;
	// end inline asm
	shr.u32 	%r587, %r583, 4;
	// begin inline asm
	lop3.b32 %r630, %r574, %r587, %r588, 202;
	// end inline asm
	shl.b32 	%r592, %r596, 4;
	// begin inline asm
	lop3.b32 %r607, %r574, %r591, %r592, 202;
	// end inline asm
	shr.u32 	%r595, %r591, 4;
	// begin inline asm
	lop3.b32 %r623, %r574, %r595, %r596, 202;
	// end inline asm
	shl.b32 	%r600, %r604, 4;
	// begin inline asm
	lop3.b32 %r615, %r574, %r599, %r600, 202;
	// end inline asm
	shr.u32 	%r603, %r599, 4;
	// begin inline asm
	lop3.b32 %r631, %r574, %r603, %r604, 202;
	// end inline asm
	mov.u32 	%r608, 25152;
	// begin inline asm
	prmt.b32 %r638, %r606, %r607, %r608;
	// end inline asm
	mov.u32 	%r612, 29521;
	// begin inline asm
	prmt.b32 %r654, %r606, %r607, %r612;
	// end inline asm
	// begin inline asm
	prmt.b32 %r646, %r614, %r615, %r608;
	// end inline asm
	// begin inline asm
	prmt.b32 %r662, %r614, %r615, %r612;
	// end inline asm
	// begin inline asm
	prmt.b32 %r639, %r622, %r623, %r608;
	// end inline asm
	// begin inline asm
	prmt.b32 %r655, %r622, %r623, %r612;
	// end inline asm
	// begin inline asm
	prmt.b32 %r647, %r630, %r631, %r608;
	// end inline asm
	// begin inline asm
	prmt.b32 %r663, %r630, %r631, %r612;
	// end inline asm
	mov.u32 	%r640, 21520;
	// begin inline asm
	prmt.b32 %r637, %r638, %r639, %r640;
	// end inline asm
	mov.u32 	%r644, 30258;
	// begin inline asm
	prmt.b32 %r641, %r638, %r639, %r644;
	// end inline asm
	// begin inline asm
	prmt.b32 %r645, %r646, %r647, %r640;
	// end inline asm
	// begin inline asm
	prmt.b32 %r649, %r646, %r647, %r644;
	// end inline asm
	// begin inline asm
	prmt.b32 %r653, %r654, %r655, %r640;
	// end inline asm
	// begin inline asm
	prmt.b32 %r657, %r654, %r655, %r644;
	// end inline asm
	// begin inline asm
	prmt.b32 %r661, %r662, %r663, %r640;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r662, %r663, %r644;
	// end inline asm
	mul.hi.s32 	%r729, %r672, 715827883;
	shr.u32 	%r730, %r729, 31;
	shr.s32 	%r731, %r729, 2;
	add.s32 	%r732, %r731, %r730;
	mul.lo.s32 	%r733, %r732, 24;
	sub.s32 	%r734, %r672, %r733;
	add.s32 	%r735, %r734, %r182;
	mul.wide.s32 	%rd64, %r735, 4;
	add.s64 	%rd66, %rd50, %rd64;
	st.shared.u32 	[%rd66], %r637;
	add.s32 	%r736, %r735, 128;
	mul.wide.u32 	%rd67, %r736, 4;
	add.s64 	%rd68, %rd50, %rd67;
	st.shared.u32 	[%rd68], %r645;
	add.s32 	%r737, %r735, 64;
	mul.wide.u32 	%rd69, %r737, 4;
	add.s64 	%rd70, %rd50, %rd69;
	st.shared.u32 	[%rd70], %r641;
	add.s32 	%r738, %r735, 192;
	mul.wide.u32 	%rd71, %r738, 4;
	add.s64 	%rd72, %rd50, %rd71;
	st.shared.u32 	[%rd72], %r649;
	add.s32 	%r739, %r735, 32;
	mul.wide.u32 	%rd73, %r739, 4;
	add.s64 	%rd74, %rd50, %rd73;
	st.shared.u32 	[%rd74], %r653;
	add.s32 	%r740, %r735, 160;
	mul.wide.u32 	%rd75, %r740, 4;
	add.s64 	%rd76, %rd50, %rd75;
	st.shared.u32 	[%rd76], %r661;
	add.s32 	%r741, %r735, 96;
	mul.wide.u32 	%rd77, %r741, 4;
	add.s64 	%rd78, %rd50, %rd77;
	st.shared.u32 	[%rd78], %r657;
	add.s32 	%r742, %r735, 224;
	mul.wide.u32 	%rd79, %r742, 4;
	add.s64 	%rd80, %rd50, %rd79;
	st.shared.u32 	[%rd80], %r665;
	bar.sync 	0;
	add.s32 	%r743, %r204, %r183;
	cvt.u16.u32 	%rs48, %r743;
	mul.hi.s16 	%rs49, %rs48, 10923;
	shr.u16 	%rs50, %rs49, 15;
	shr.s16 	%rs51, %rs49, 2;
	add.s16 	%rs52, %rs51, %rs50;
	mul.lo.s16 	%rs53, %rs52, 24;
	sub.s16 	%rs54, %rs48, %rs53;
	cvt.s32.s16 	%r205, %rs54;
	add.s32 	%r744, %r3, %r205;
	mul.wide.s32 	%rd81, %r744, 4;
	add.s64 	%rd82, %rd50, %rd81;
	ld.shared.u32 	%r206, [%rd82];
	add.s32 	%r745, %r184, %r205;
	mul.wide.s32 	%rd83, %r745, 4;
	add.s64 	%rd84, %rd50, %rd83;
	ld.shared.u32 	%r207, [%rd84];
	add.s32 	%r746, %r185, %r205;
	mul.wide.u32 	%rd85, %r746, 4;
	add.s64 	%rd86, %rd50, %rd85;
	ld.shared.u32 	%r208, [%rd86];
	add.s32 	%r747, %r186, %r205;
	mul.wide.u32 	%rd87, %r747, 4;
	add.s64 	%rd88, %rd50, %rd87;
	ld.shared.u32 	%r209, [%rd88];
	add.s32 	%r748, %r187, %r205;
	mul.wide.u32 	%rd89, %r748, 4;
	add.s64 	%rd90, %rd50, %rd89;
	ld.shared.u32 	%r210, [%rd90];
	add.s32 	%r749, %r188, %r205;
	mul.wide.u32 	%rd91, %r749, 4;
	add.s64 	%rd92, %rd50, %rd91;
	ld.shared.u32 	%r211, [%rd92];
	add.s32 	%r750, %r189, %r205;
	mul.wide.u32 	%rd93, %r750, 4;
	add.s64 	%rd94, %rd50, %rd93;
	ld.shared.u32 	%r212, [%rd94];
	add.s32 	%r751, %r190, %r205;
	mul.wide.u32 	%rd95, %r751, 4;
	add.s64 	%rd96, %rd50, %rd95;
	ld.shared.u32 	%r213, [%rd96];
	add.s32 	%r752, %r191, %r205;
	mul.wide.u32 	%rd97, %r752, 4;
	add.s64 	%rd98, %rd50, %rd97;
	ld.shared.u32 	%r214, [%rd98];
	add.s32 	%r753, %r192, %r205;
	mul.wide.u32 	%rd99, %r753, 4;
	add.s64 	%rd100, %rd50, %rd99;
	ld.shared.u32 	%r215, [%rd100];
	add.s32 	%r754, %r193, %r205;
	mul.wide.s32 	%rd101, %r754, 4;
	add.s64 	%rd102, %rd50, %rd101;
	ld.shared.u32 	%r216, [%rd102];
	bar.sync 	0;
	shfl.sync.idx.b32	%r217, %r169, 0, 31, -1;
	shfl.sync.idx.b32	%r218, %r169, 1, 31, -1;
	shfl.sync.idx.b32	%r219, %r169, 2, 31, -1;
	shfl.sync.idx.b32	%r220, %r169, 3, 31, -1;
	shfl.sync.idx.b32	%r221, %r169, 4, 31, -1;
	shfl.sync.idx.b32	%r222, %r169, 5, 31, -1;
	shfl.sync.idx.b32	%r223, %r169, 6, 31, -1;
	shfl.sync.idx.b32	%r224, %r169, 7, 31, -1;
	shfl.sync.idx.b32	%r225, %r169, 8, 31, -1;
	shfl.sync.idx.b32	%r226, %r169, 9, 31, -1;
	shfl.sync.idx.b32	%r227, %r169, 10, 31, -1;
	shfl.sync.idx.b32	%r228, %r169, 11, 31, -1;
	shfl.sync.idx.b32	%r229, %r169, 12, 31, -1;
	shfl.sync.idx.b32	%r230, %r169, 13, 31, -1;
	shfl.sync.idx.b32	%r231, %r169, 14, 31, -1;
	shfl.sync.idx.b32	%r232, %r169, 15, 31, -1;
	setp.eq.s32 	%p263, %r217, 999999999;
	@%p263 bra 	$L__BB0_145;
// %bb.199:                             // %oksrem2312
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r755, %r217, %r205;
	mul.wide.s32 	%rd103, %r755, 4;
	add.s64 	%rd105, %rd50, %rd103;
	st.shared.u32 	[%rd105], %r206;
	setp.eq.s32 	%p264, %r218, 999999999;
	@%p264 bra 	$L__BB0_146;
// %bb.200:                             // %oksrem2380
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r756, %r218, %r205;
	mul.wide.s32 	%rd106, %r756, 4;
	add.s64 	%rd108, %rd50, %rd106;
	st.shared.u32 	[%rd108], %r207;
	setp.eq.s32 	%p265, %r219, 999999999;
	@%p265 bra 	$L__BB0_147;
// %bb.201:                             // %oksrem2448
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r757, %r219, %r205;
	mul.wide.s32 	%rd109, %r757, 4;
	add.s64 	%rd111, %rd50, %rd109;
	st.shared.u32 	[%rd111], %r208;
	setp.eq.s32 	%p266, %r220, 999999999;
	@%p266 bra 	$L__BB0_148;
// %bb.202:                             // %oksrem2516
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r758, %r220, %r205;
	mul.wide.s32 	%rd112, %r758, 4;
	add.s64 	%rd114, %rd50, %rd112;
	st.shared.u32 	[%rd114], %r209;
	setp.eq.s32 	%p267, %r221, 999999999;
	@%p267 bra 	$L__BB0_149;
// %bb.203:                             // %oksrem2584
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r759, %r221, %r205;
	mul.wide.s32 	%rd115, %r759, 4;
	add.s64 	%rd117, %rd50, %rd115;
	st.shared.u32 	[%rd117], %r210;
	setp.eq.s32 	%p268, %r222, 999999999;
	@%p268 bra 	$L__BB0_150;
// %bb.204:                             // %oksrem2652
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r760, %r222, %r205;
	mul.wide.s32 	%rd118, %r760, 4;
	add.s64 	%rd120, %rd50, %rd118;
	st.shared.u32 	[%rd120], %r211;
	setp.eq.s32 	%p269, %r223, 999999999;
	@%p269 bra 	$L__BB0_151;
// %bb.205:                             // %oksrem2720
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r761, %r223, %r205;
	mul.wide.s32 	%rd121, %r761, 4;
	add.s64 	%rd123, %rd50, %rd121;
	st.shared.u32 	[%rd123], %r212;
	setp.eq.s32 	%p270, %r224, 999999999;
	@%p270 bra 	$L__BB0_152;
// %bb.206:                             // %oksrem2788
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r762, %r224, %r205;
	mul.wide.s32 	%rd124, %r762, 4;
	add.s64 	%rd126, %rd50, %rd124;
	st.shared.u32 	[%rd126], %r213;
	setp.eq.s32 	%p271, %r225, 999999999;
	@%p271 bra 	$L__BB0_153;
// %bb.207:                             // %oksrem2856
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r763, %r225, %r205;
	mul.wide.s32 	%rd127, %r763, 4;
	add.s64 	%rd129, %rd50, %rd127;
	st.shared.u32 	[%rd129], %r214;
	setp.eq.s32 	%p272, %r226, 999999999;
	@%p272 bra 	$L__BB0_154;
// %bb.208:                             // %oksrem2924
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r764, %r226, %r205;
	mul.wide.s32 	%rd130, %r764, 4;
	add.s64 	%rd132, %rd50, %rd130;
	st.shared.u32 	[%rd132], %r215;
	setp.eq.s32 	%p273, %r227, 999999999;
	@%p273 bra 	$L__BB0_155;
// %bb.209:                             // %oksrem2993
                                        //   in Loop: Header=BB0_197 Depth=1
	setp.gt.u32 	%p274, %r2, 3;
	selp.b32 	%r765, 0, %r216, %p274;
	add.s32 	%r766, %r227, %r205;
	mul.wide.s32 	%rd133, %r766, 4;
	add.s64 	%rd135, %rd50, %rd133;
	st.shared.u32 	[%rd135], %r765;
	setp.eq.s32 	%p275, %r228, 999999999;
	@%p275 bra 	$L__BB0_156;
// %bb.210:                             // %oksrem3061
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r767, %r228, %r205;
	mul.wide.s32 	%rd136, %r767, 4;
	add.s64 	%rd138, %rd50, %rd136;
	mov.u32 	%r768, 0;
	st.shared.u32 	[%rd138], %r768;
	setp.eq.s32 	%p276, %r229, 999999999;
	@%p276 bra 	$L__BB0_157;
// %bb.211:                             // %oksrem3128
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r769, %r229, %r205;
	mul.wide.s32 	%rd139, %r769, 4;
	add.s64 	%rd141, %rd50, %rd139;
	st.shared.u32 	[%rd141], %r768;
	setp.eq.s32 	%p277, %r230, 999999999;
	@%p277 bra 	$L__BB0_158;
// %bb.212:                             // %oksrem3195
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r771, %r230, %r205;
	mul.wide.s32 	%rd142, %r771, 4;
	add.s64 	%rd144, %rd50, %rd142;
	st.shared.u32 	[%rd144], %r768;
	setp.eq.s32 	%p278, %r231, 999999999;
	@%p278 bra 	$L__BB0_159;
// %bb.213:                             // %oksrem3262
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r773, %r231, %r205;
	mul.wide.s32 	%rd145, %r773, 4;
	add.s64 	%rd147, %rd50, %rd145;
	st.shared.u32 	[%rd147], %r768;
	setp.eq.s32 	%p279, %r232, 999999999;
	@%p279 bra 	$L__BB0_160;
// %bb.214:                             // %oksrem3329
                                        //   in Loop: Header=BB0_197 Depth=1
	setp.eq.s32 	%p280, %r171, 3;
	add.s32 	%r776, %r232, %r205;
	mul.wide.s32 	%rd148, %r776, 4;
	add.s64 	%rd150, %rd50, %rd148;
	st.shared.u32 	[%rd150], %r768;
	bar.sync 	0;
	mov.u32 	%r92, %r768;
	mov.u32 	%r93, %r768;
	mov.u32 	%r94, %r768;
	mov.u32 	%r95, %r768;
	mov.u32 	%r96, %r768;
	mov.u32 	%r97, %r768;
	mov.u32 	%r98, %r768;
	mov.u32 	%r99, %r768;
	mov.u32 	%r100, %r768;
	mov.u32 	%r101, %r768;
	mov.u32 	%r102, %r768;
	mov.u32 	%r103, %r768;
	mov.u32 	%r104, %r768;
	mov.u32 	%r105, %r768;
	mov.u32 	%r106, %r768;
	mov.u32 	%r107, %r768;
	@%p280 bra 	$L__BB0_161;
// %bb.215:                             // %oksrem3396
                                        //   in Loop: Header=BB0_197 Depth=1
	add.s32 	%r777, %r204, %r194;
	ld.shared.u32 	%r92, [%rd8];
	ld.shared.u32 	%r93, [%rd9];
	ld.shared.u32 	%r94, [%rd10+12];
	ld.shared.u32 	%r95, [%rd11+12];
	ld.shared.u32 	%r96, [%rd10+24];
	ld.shared.u32 	%r97, [%rd11+24];
	ld.shared.u32 	%r98, [%rd10+36];
	ld.shared.u32 	%r99, [%rd11+36];
	add.s32 	%r778, %r777, 12;
	mul.hi.u32 	%r779, %r778, -1431655765;
	shr.u32 	%r780, %r779, 4;
	mul.lo.s32 	%r781, %r780, 24;
	sub.s32 	%r782, %r778, %r781;
	add.s32 	%r783, %r195, %r782;
	mul.wide.u32 	%rd151, %r783, 4;
	add.s64 	%rd153, %rd50, %rd151;
	ld.shared.u32 	%r100, [%rd153];
	add.s32 	%r784, %r196, %r782;
	mul.wide.u32 	%rd154, %r784, 4;
	add.s64 	%rd155, %rd50, %rd154;
	ld.shared.u32 	%r101, [%rd155];
	ld.shared.u32 	%r102, [%rd10+60];
	ld.shared.u32 	%r103, [%rd11+60];
	ld.shared.u32 	%r104, [%rd10+72];
	ld.shared.u32 	%r105, [%rd11+72];
	ld.shared.u32 	%r106, [%rd10+84];
	ld.shared.u32 	%r107, [%rd11+84];
$L__BB0_161:                            // %L10647
                                        //   in Loop: Header=BB0_197 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r111, %r768;
	bra.uni 	$L__BB0_162;
$L__BB0_164:                            // %L17040
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	add.s32 	%r111, %r111, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p290, %r111, 24;
	@%p290 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_165;
$L__BB0_162:                            // %L10665
                                        //   Parent Loop BB0_197 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p281, %r111, 0;
	selp.b32 	%r1178, %r92, 0, %p281;
	setp.eq.s32 	%p282, %r111, 6;
	selp.b32 	%r1179, %r96, %r1178, %p282;
	setp.eq.s32 	%p283, %r111, 12;
	selp.b32 	%r1180, %r100, %r1179, %p283;
	setp.eq.s32 	%p284, %r111, 18;
	selp.b32 	%r1181, %r104, %r1180, %p284;
	selp.b32 	%r1182, %r93, 0, %p281;
	selp.b32 	%r1183, %r97, %r1182, %p282;
	selp.b32 	%r1184, %r101, %r1183, %p283;
	selp.b32 	%r1185, %r105, %r1184, %p284;
	selp.b32 	%r1186, %r94, 0, %p281;
	selp.b32 	%r1187, %r98, %r1186, %p282;
	selp.b32 	%r1188, %r102, %r1187, %p283;
	selp.b32 	%r1189, %r106, %r1188, %p284;
	selp.b32 	%r1190, %r95, 0, %p281;
	selp.b32 	%r1191, %r99, %r1190, %p282;
	selp.b32 	%r1192, %r103, %r1191, %p283;
	selp.b32 	%r1193, %r107, %r1192, %p284;
	mov.u16 	%rs92, 25600;
	// begin inline asm
	mov.b32 %r791, {%rs92, %rs92};
	// end inline asm
	mov.u16 	%rs94, 21504;
	// begin inline asm
	mov.b32 %r802, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r790, %r1181, -2004318072;
	mov.u32 	%r927, 983055;
	// begin inline asm
	lop3.b32 %r788, %r927, %r790, %r791, 202;
	// end inline asm
	mov.u16 	%rs98, 18432;
	// begin inline asm
	mov.b32 %r792, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r793, %r791, %r792;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r796, %r788, %r793;
	// end inline asm
	mov.u32 	%r938, 15728880;
	// begin inline asm
	lop3.b32 %r799, %r938, %r790, %r802, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r803, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r804, %r802, %r803;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r807, %r799, %r804;
	// end inline asm
	// begin inline asm
	mov.b32 %r837, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r848, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r836, %r1185, -2004318072;
	// begin inline asm
	lop3.b32 %r834, %r927, %r836, %r837, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r838, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r839, %r837, %r838;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r842, %r834, %r839;
	// end inline asm
	// begin inline asm
	lop3.b32 %r845, %r938, %r836, %r848, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r849, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r850, %r848, %r849;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r853, %r845, %r850;
	// end inline asm
	// begin inline asm
	mov.b32 %r883, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r894, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r882, %r1189, -2004318072;
	// begin inline asm
	lop3.b32 %r880, %r927, %r882, %r883, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r884, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r885, %r883, %r884;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r888, %r880, %r885;
	// end inline asm
	// begin inline asm
	lop3.b32 %r891, %r938, %r882, %r894, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r895, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r896, %r894, %r895;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r899, %r891, %r896;
	// end inline asm
	// begin inline asm
	mov.b32 %r929, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r940, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r928, %r1193, -2004318072;
	// begin inline asm
	lop3.b32 %r926, %r927, %r928, %r929, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r930, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r931, %r929, %r930;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r934, %r926, %r931;
	// end inline asm
	// begin inline asm
	lop3.b32 %r937, %r938, %r928, %r940, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r941, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r942, %r940, %r941;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r945, %r937, %r942;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r796;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r970, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r842;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r973, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r807;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r976, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r853;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r979, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r888;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r982, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r934;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r985, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r899;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r988, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r945;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r991, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r994, %r995}, {%r292, %r295}, {%r970}, {%r768, %r768};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1001, %r1002}, {%r292, %r295}, {%r973}, {%r768, %r768};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1008, %r1009}, {%r292, %r295}, {%r976}, {%r768, %r768};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1015, %r1016}, {%r292, %r295}, {%r979}, {%r768, %r768};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1022, %r1023}, {%r292, %r295}, {%r982}, {%r768, %r768};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1029, %r1030}, {%r292, %r295}, {%r985}, {%r768, %r768};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1036, %r1037}, {%r292, %r295}, {%r988}, {%r768, %r768};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1043, %r1044}, {%r292, %r295}, {%r991}, {%r768, %r768};
	// end inline asm
	@%p1 bra 	$L__BB0_216;
	bra.uni 	$L__BB0_163;
$L__BB0_216:                            // %pass4747
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1050, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1052, %r1050, %r995;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1055, %r344, %r994, %r1052;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1059, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1061, %r1059, %r1002;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1064, %r344, %r1001, %r1061;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1068, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1070, %r1068, %r1009;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1073, %r344, %r1008, %r1070;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1077, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1079, %r1077, %r1016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1082, %r344, %r1015, %r1079;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1086, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1088, %r1086, %r1023;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1091, %r344, %r1022, %r1088;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1095, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1097, %r1095, %r1030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1100, %r344, %r1029, %r1097;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1104, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1106, %r1104, %r1037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1109, %r344, %r1036, %r1106;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1113, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1115, %r1113, %r1044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1118, %r344, %r1043, %r1115;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1122, %r347, %r994;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1125, %r344, %r995, %r1122;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1129, %r347, %r1001;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1132, %r344, %r1002, %r1129;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1136, %r347, %r1008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1139, %r344, %r1009, %r1136;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1143, %r347, %r1015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1146, %r344, %r1016, %r1143;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1150, %r347, %r1022;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1153, %r344, %r1023, %r1150;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1157, %r347, %r1029;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1160, %r344, %r1030, %r1157;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1164, %r347, %r1036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1167, %r344, %r1037, %r1164;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1171, %r347, %r1043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1174, %r344, %r1044, %r1171;
	// end inline asm
	mov.u32 	%r1343, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1194, %r1195}, {%r388, %r391}, {%r1055, %r1125}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1203, %r1204}, {%r388, %r391}, {%r1064, %r1132}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1212, %r1213}, {%r388, %r391}, {%r1073, %r1139}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1221, %r1222}, {%r388, %r391}, {%r1082, %r1146}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1230, %r1231}, {%r388, %r391}, {%r1091, %r1153}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1239, %r1240}, {%r388, %r391}, {%r1100, %r1160}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1248, %r1249}, {%r388, %r391}, {%r1109, %r1167}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1257, %r1258}, {%r388, %r391}, {%r1118, %r1174}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	bar.sync 	0;
	mul.hi.s16 	%rs103, %rs3, 10923;
	shr.u16 	%rs104, %rs103, 15;
	add.s16 	%rs105, %rs103, %rs104;
	mul.lo.s16 	%rs106, %rs105, 6;
	sub.s16 	%rs107, %rs3, %rs106;
	mul.wide.s16 	%r1376, %rs107, 16;
	add.s32 	%r1377, %r197, %r1376;
	mul.wide.s32 	%rd158, %r1377, 4;
	add.s64 	%rd160, %rd50, %rd158;
	ld.shared.u32 	%r1334, [%rd160];
	add.s32 	%r1378, %r198, %r1376;
	mul.wide.s32 	%rd161, %r1378, 4;
	add.s64 	%rd162, %rd50, %rd161;
	ld.shared.u32 	%r1341, [%rd162];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1330, %r1331}, {%r400, %r403}, {%r1334}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1337, %r1338}, {%r400, %r403}, {%r1341}, {%r1343, %r1343};
	// end inline asm
	@%p285 bra 	$L__BB0_218;
	bra.uni 	$L__BB0_217;
$L__BB0_218:                            // %pass5243
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1344, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1346, %r1344, %r1331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1349, %r438, %r1330, %r1346;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1353, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1355, %r1353, %r1338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1358, %r438, %r1337, %r1355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1362, %r441, %r1330;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1365, %r438, %r1331, %r1362;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1369, %r441, %r1337;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1372, %r438, %r1338, %r1369;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1398, %r1401}, {%r484, %r487}, {%r1349, %r1365}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1405, %r1409}, {%r484, %r487}, {%r1358, %r1372}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1397, %r1398, %r1398;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1400, %r1401, %r1401, %r1397;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1404, %r1405, %r1405, %r1400;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1408, %r1409, %r1409, %r1404;
	// end inline asm
	mov.u32 	%r1828, 425007445;
	// begin inline asm
	fma.rn.f16x2 %r1412, %r1828, %r1408, %r110;
	// end inline asm
	add.s32 	%r1831, %r88, %r111;
	add.s32 	%r1832, %r1831, 1;
	mul.hi.u32 	%r1833, %r1832, -1431655765;
	shr.u32 	%r1834, %r1833, 2;
	mul.lo.s32 	%r1835, %r1834, 6;
	sub.s32 	%r1836, %r1832, %r1835;
	shl.b32 	%r1837, %r1836, 4;
	add.s32 	%r1838, %r197, %r1837;
	mul.wide.u32 	%rd165, %r1838, 4;
	add.s64 	%rd167, %rd50, %rd165;
	ld.shared.u32 	%r1420, [%rd167];
	add.s32 	%r1839, %r198, %r1837;
	mul.wide.u32 	%rd168, %r1839, 4;
	add.s64 	%rd169, %rd50, %rd168;
	ld.shared.u32 	%r1427, [%rd169];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1437, %r1434}, {%r400, %r403}, {%r1420}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1446, %r1443}, {%r400, %r403}, {%r1427}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1430, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1432, %r1430, %r1434;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1435, %r438, %r1437, %r1432;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1439, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1441, %r1439, %r1443;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1444, %r438, %r1446, %r1441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1448, %r441, %r1437;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1451, %r438, %r1434, %r1448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1455, %r441, %r1446;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1458, %r438, %r1443, %r1455;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1481, %r1484}, {%r484, %r487}, {%r1435, %r1451}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1488, %r1492}, {%r484, %r487}, {%r1444, %r1458}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1480, %r1481, %r1481;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1483, %r1484, %r1484, %r1480;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1487, %r1488, %r1488, %r1483;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1491, %r1492, %r1492, %r1487;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1495, %r1828, %r1491, %r1412;
	// end inline asm
	add.s32 	%r1840, %r1831, 2;
	mul.hi.u32 	%r1841, %r1840, -1431655765;
	shr.u32 	%r1842, %r1841, 2;
	mul.lo.s32 	%r1843, %r1842, 6;
	sub.s32 	%r1844, %r1840, %r1843;
	shl.b32 	%r1845, %r1844, 4;
	add.s32 	%r1846, %r197, %r1845;
	mul.wide.u32 	%rd170, %r1846, 4;
	add.s64 	%rd171, %rd50, %rd170;
	ld.shared.u32 	%r1503, [%rd171];
	add.s32 	%r1847, %r198, %r1845;
	mul.wide.u32 	%rd172, %r1847, 4;
	add.s64 	%rd173, %rd50, %rd172;
	ld.shared.u32 	%r1510, [%rd173];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1520, %r1517}, {%r400, %r403}, {%r1503}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1529, %r1526}, {%r400, %r403}, {%r1510}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1513, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1515, %r1513, %r1517;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1518, %r438, %r1520, %r1515;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1522, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1524, %r1522, %r1526;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1527, %r438, %r1529, %r1524;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1531, %r441, %r1520;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1534, %r438, %r1517, %r1531;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1538, %r441, %r1529;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1541, %r438, %r1526, %r1538;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1564, %r1567}, {%r484, %r487}, {%r1518, %r1534}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1571, %r1575}, {%r484, %r487}, {%r1527, %r1541}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1563, %r1564, %r1564;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1566, %r1567, %r1567, %r1563;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1570, %r1571, %r1571, %r1566;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1574, %r1575, %r1575, %r1570;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1578, %r1828, %r1574, %r1495;
	// end inline asm
	add.s32 	%r1848, %r1831, 3;
	mul.hi.u32 	%r1849, %r1848, -1431655765;
	shr.u32 	%r1850, %r1849, 2;
	mul.lo.s32 	%r1851, %r1850, 6;
	sub.s32 	%r1852, %r1848, %r1851;
	shl.b32 	%r1853, %r1852, 4;
	add.s32 	%r1854, %r197, %r1853;
	mul.wide.u32 	%rd174, %r1854, 4;
	add.s64 	%rd175, %rd50, %rd174;
	ld.shared.u32 	%r1586, [%rd175];
	add.s32 	%r1855, %r198, %r1853;
	mul.wide.u32 	%rd176, %r1855, 4;
	add.s64 	%rd177, %rd50, %rd176;
	ld.shared.u32 	%r1593, [%rd177];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1603, %r1600}, {%r400, %r403}, {%r1586}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1612, %r1609}, {%r400, %r403}, {%r1593}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1596, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1598, %r1596, %r1600;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1601, %r438, %r1603, %r1598;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1605, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1607, %r1605, %r1609;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1610, %r438, %r1612, %r1607;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1614, %r441, %r1603;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1617, %r438, %r1600, %r1614;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1621, %r441, %r1612;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1624, %r438, %r1609, %r1621;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1647, %r1650}, {%r484, %r487}, {%r1601, %r1617}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1654, %r1658}, {%r484, %r487}, {%r1610, %r1624}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1646, %r1647, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1649, %r1650, %r1650, %r1646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1653, %r1654, %r1654, %r1649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1657, %r1658, %r1658, %r1653;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1661, %r1828, %r1657, %r1578;
	// end inline asm
	add.s32 	%r1856, %r1831, 4;
	mul.hi.u32 	%r1857, %r1856, -1431655765;
	shr.u32 	%r1858, %r1857, 2;
	mul.lo.s32 	%r1859, %r1858, 6;
	sub.s32 	%r1860, %r1856, %r1859;
	shl.b32 	%r1861, %r1860, 4;
	add.s32 	%r1862, %r197, %r1861;
	mul.wide.u32 	%rd178, %r1862, 4;
	add.s64 	%rd179, %rd50, %rd178;
	ld.shared.u32 	%r1669, [%rd179];
	add.s32 	%r1863, %r198, %r1861;
	mul.wide.u32 	%rd180, %r1863, 4;
	add.s64 	%rd181, %rd50, %rd180;
	ld.shared.u32 	%r1676, [%rd181];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1686, %r1683}, {%r400, %r403}, {%r1669}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1695, %r1692}, {%r400, %r403}, {%r1676}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1679, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1681, %r1679, %r1683;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1684, %r438, %r1686, %r1681;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1688, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1690, %r1688, %r1692;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1693, %r438, %r1695, %r1690;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1697, %r441, %r1686;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1700, %r438, %r1683, %r1697;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1704, %r441, %r1695;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1707, %r438, %r1692, %r1704;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1730, %r1733}, {%r484, %r487}, {%r1684, %r1700}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1737, %r1741}, {%r484, %r487}, {%r1693, %r1707}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1729, %r1730, %r1730;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1732, %r1733, %r1733, %r1729;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1736, %r1737, %r1737, %r1732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1740, %r1741, %r1741, %r1736;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1744, %r1828, %r1740, %r1661;
	// end inline asm
	add.s32 	%r1864, %r1831, 5;
	mul.hi.u32 	%r1865, %r1864, -1431655765;
	shr.u32 	%r1866, %r1865, 2;
	mul.lo.s32 	%r1867, %r1866, 6;
	sub.s32 	%r1868, %r1864, %r1867;
	shl.b32 	%r1869, %r1868, 4;
	add.s32 	%r1870, %r197, %r1869;
	mul.wide.u32 	%rd182, %r1870, 4;
	add.s64 	%rd183, %rd50, %rd182;
	ld.shared.u32 	%r1752, [%rd183];
	add.s32 	%r1871, %r198, %r1869;
	mul.wide.u32 	%rd184, %r1871, 4;
	add.s64 	%rd185, %rd50, %rd184;
	ld.shared.u32 	%r1759, [%rd185];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1769, %r1766}, {%r400, %r403}, {%r1752}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1778, %r1775}, {%r400, %r403}, {%r1759}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1762, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1764, %r1762, %r1766;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1767, %r438, %r1769, %r1764;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1771, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1773, %r1771, %r1775;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r438, %r1778, %r1773;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1780, %r441, %r1769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1783, %r438, %r1766, %r1780;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1787, %r441, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r438, %r1775, %r1787;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1813, %r1816}, {%r484, %r487}, {%r1767, %r1783}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1820, %r1824}, {%r484, %r487}, {%r1776, %r1790}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1812, %r1813, %r1813;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1815, %r1816, %r1816, %r1812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1819, %r1820, %r1820, %r1815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r1824, %r1824, %r1819;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1828, %r1823, %r1744;
	// end inline asm
	add.s32 	%r108, %r108, 6;
	setp.ne.s32 	%p286, %r108, 48;
	@%p286 bra 	$L__BB0_164;
// %bb.219:                             // %pass7227
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1873, %r109, 786432;
	or.b32  	%r1874, %r1873, %r199;
	or.b32  	%r1875, %r1874, %r5;
	add.s32 	%r1876, %r1875, %r200;
	cvt.u64.u32 	%rd186, %r1876;
	add.s64 	%rd187, %rd186, %rd7;
	mul.hi.s64 	%rd188, %rd187, 3074457345618258603;
	shr.u64 	%rd189, %rd188, 63;
	shr.s64 	%rd190, %rd188, 27;
	add.s64 	%rd191, %rd190, %rd189;
	setp.lt.s64 	%p287, %rd187, 0;
	mul.lo.s64 	%rd192, %rd191, 805306368;
	setp.ne.s64 	%p288, %rd192, %rd187;
	and.pred  	%p289, %p287, %p288;
	selp.s64 	%rd193, -1, 0, %p289;
	add.s64 	%rd194, %rd191, %rd193;
	mul.lo.s64 	%rd195, %rd194, -805306368;
	add.s64 	%rd196, %rd195, %rd187;
	shl.b64 	%rd197, %rd196, 2;
	add.s64 	%rd198, %rd4, %rd197;
	st.global.u32 	[%rd198], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, 0;
	mov.u32 	%r110, %r108;
	bra.uni 	$L__BB0_164;
$L__BB0_165:                            // %L17061.preheader
                                        //   in Loop: Header=BB0_197 Depth=1
	mov.u16 	%rs194, %rs1;
	mov.u32 	%r3012, %r1343;
	bra.uni 	$L__BB0_166;
$L__BB0_167:                            // %L23436
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s32 	%r3012, %r3012, 6;
	add.s16 	%rs194, %rs194, 6;
	setp.ne.s32 	%p299, %r3012, 24;
	@%p299 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_168;
$L__BB0_166:                            // %L17061
                                        //   Parent Loop BB0_197 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p291, %r3012, 0;
	selp.b32 	%r2904, %r92, 0, %p291;
	setp.eq.s32 	%p292, %r3012, 6;
	selp.b32 	%r2905, %r96, %r2904, %p292;
	setp.eq.s32 	%p293, %r3012, 12;
	selp.b32 	%r2906, %r100, %r2905, %p293;
	setp.eq.s32 	%p294, %r3012, 18;
	selp.b32 	%r2907, %r104, %r2906, %p294;
	selp.b32 	%r2908, %r93, 0, %p291;
	selp.b32 	%r2909, %r97, %r2908, %p292;
	selp.b32 	%r2910, %r101, %r2909, %p293;
	selp.b32 	%r2911, %r105, %r2910, %p294;
	selp.b32 	%r2912, %r94, 0, %p291;
	selp.b32 	%r2913, %r98, %r2912, %p292;
	selp.b32 	%r2914, %r102, %r2913, %p293;
	selp.b32 	%r2915, %r106, %r2914, %p294;
	selp.b32 	%r2916, %r95, 0, %p291;
	selp.b32 	%r2917, %r99, %r2916, %p292;
	selp.b32 	%r2918, %r103, %r2917, %p293;
	selp.b32 	%r2919, %r107, %r2918, %p294;
	// begin inline asm
	mov.b32 %r1905, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1916, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2920, %r2907, 8;
	xor.b32  	%r1915, %r2920, 8947848;
	// begin inline asm
	lop3.b32 %r1902, %r927, %r1915, %r1905, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1906, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1907, %r1905, %r1906;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1910, %r1902, %r1907;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1913, %r938, %r1915, %r1916, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1917, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1918, %r1916, %r1917;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1921, %r1913, %r1918;
	// end inline asm
	// begin inline asm
	mov.b32 %r1951, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1962, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2921, %r2911, 8;
	xor.b32  	%r1961, %r2921, 8947848;
	// begin inline asm
	lop3.b32 %r1948, %r927, %r1961, %r1951, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1952, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1953, %r1951, %r1952;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1956, %r1948, %r1953;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1959, %r938, %r1961, %r1962, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1963, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1964, %r1962, %r1963;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1967, %r1959, %r1964;
	// end inline asm
	// begin inline asm
	mov.b32 %r1997, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r2008, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2922, %r2915, 8;
	xor.b32  	%r2007, %r2922, 8947848;
	// begin inline asm
	lop3.b32 %r1994, %r927, %r2007, %r1997, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1998, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1999, %r1997, %r1998;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2002, %r1994, %r1999;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2005, %r938, %r2007, %r2008, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2009, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2010, %r2008, %r2009;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2013, %r2005, %r2010;
	// end inline asm
	// begin inline asm
	mov.b32 %r2043, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r2054, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2923, %r2919, 8;
	xor.b32  	%r2053, %r2923, 8947848;
	// begin inline asm
	lop3.b32 %r2040, %r927, %r2053, %r2043, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2044, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2045, %r2043, %r2044;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2048, %r2040, %r2045;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2051, %r938, %r2053, %r2054, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2055, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2056, %r2054, %r2055;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2059, %r2051, %r2056;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1910;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2062, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1956;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2065, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r1921;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2068, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r1967;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2071, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2002;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2074, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2048;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2077, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r2013;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2080, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r175;
    mov.b32 {%r2re, %r2im}, %r2059;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2083, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2149, %r2146}, {%r292, %r295}, {%r2062}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2158, %r2155}, {%r292, %r295}, {%r2065}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2167, %r2164}, {%r292, %r295}, {%r2068}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2176, %r2173}, {%r292, %r295}, {%r2071}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2185, %r2182}, {%r292, %r295}, {%r2074}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2194, %r2191}, {%r292, %r295}, {%r2077}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2203, %r2200}, {%r292, %r295}, {%r2080}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2212, %r2209}, {%r292, %r295}, {%r2083}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2142, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2144, %r2142, %r2146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2147, %r344, %r2149, %r2144;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2151, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2153, %r2151, %r2155;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2156, %r344, %r2158, %r2153;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2160, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2162, %r2160, %r2164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2165, %r344, %r2167, %r2162;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2169, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2171, %r2169, %r2173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2174, %r344, %r2176, %r2171;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2178, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2180, %r2178, %r2182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2183, %r344, %r2185, %r2180;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2187, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2189, %r2187, %r2191;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2192, %r344, %r2194, %r2189;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2196, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2198, %r2196, %r2200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2201, %r344, %r2203, %r2198;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2205, %r347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2207, %r2205, %r2209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2210, %r344, %r2212, %r2207;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2214, %r347, %r2149;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2217, %r344, %r2146, %r2214;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2221, %r347, %r2158;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2224, %r344, %r2155, %r2221;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2228, %r347, %r2167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2231, %r344, %r2164, %r2228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2235, %r347, %r2176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2238, %r344, %r2173, %r2235;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2242, %r347, %r2185;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2245, %r344, %r2182, %r2242;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2249, %r347, %r2194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2252, %r344, %r2191, %r2249;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2256, %r347, %r2203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2259, %r344, %r2200, %r2256;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2263, %r347, %r2212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2266, %r344, %r2209, %r2263;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2270, %r2271}, {%r388, %r391}, {%r2147, %r2217}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2279, %r2280}, {%r388, %r391}, {%r2156, %r2224}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2288, %r2289}, {%r388, %r391}, {%r2165, %r2231}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2297, %r2298}, {%r388, %r391}, {%r2174, %r2238}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2306, %r2307}, {%r388, %r391}, {%r2183, %r2245}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2315, %r2316}, {%r388, %r391}, {%r2192, %r2252}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2324, %r2325}, {%r388, %r391}, {%r2201, %r2259}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2333, %r2334}, {%r388, %r391}, {%r2210, %r2266}, {%r1343, %r1343}, %r201, 0;
	// end inline asm
	bar.sync 	0;
	add.s16 	%rs156, %rs194, -5;
	mul.hi.s16 	%rs157, %rs156, 10923;
	shr.u16 	%rs158, %rs157, 15;
	add.s16 	%rs159, %rs157, %rs158;
	mul.lo.s16 	%rs160, %rs159, 6;
	sub.s16 	%rs161, %rs156, %rs160;
	mul.wide.s16 	%r2924, %rs161, 16;
	add.s32 	%r2925, %r197, %r2924;
	mul.wide.s32 	%rd199, %r2925, 4;
	add.s64 	%rd201, %rd50, %rd199;
	ld.shared.u32 	%r2410, [%rd201];
	add.s32 	%r2926, %r198, %r2924;
	mul.wide.s32 	%rd202, %r2926, 4;
	add.s64 	%rd203, %rd50, %rd202;
	ld.shared.u32 	%r2417, [%rd203];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2427, %r2424}, {%r400, %r403}, {%r2410}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2436, %r2433}, {%r400, %r403}, {%r2417}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2420, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2422, %r2420, %r2424;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2425, %r438, %r2427, %r2422;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2429, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2431, %r2429, %r2433;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2434, %r438, %r2436, %r2431;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2438, %r441, %r2427;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2441, %r438, %r2424, %r2438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2445, %r441, %r2436;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2448, %r438, %r2433, %r2445;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2471, %r2474}, {%r484, %r487}, {%r2425, %r2441}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2478, %r2482}, {%r484, %r487}, {%r2434, %r2448}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2470, %r2471, %r2471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2473, %r2474, %r2474, %r2470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2477, %r2478, %r2478, %r2473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2481, %r2482, %r2482, %r2477;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2485, %r1828, %r2481, %r110;
	// end inline asm
	add.s16 	%rs162, %rs194, -4;
	mul.hi.s16 	%rs163, %rs162, 10923;
	shr.u16 	%rs164, %rs163, 15;
	add.s16 	%rs165, %rs163, %rs164;
	mul.lo.s16 	%rs166, %rs165, 6;
	sub.s16 	%rs167, %rs162, %rs166;
	mul.wide.s16 	%r2927, %rs167, 16;
	add.s32 	%r2928, %r197, %r2927;
	mul.wide.s32 	%rd204, %r2928, 4;
	add.s64 	%rd205, %rd50, %rd204;
	ld.shared.u32 	%r2493, [%rd205];
	add.s32 	%r2929, %r198, %r2927;
	mul.wide.s32 	%rd206, %r2929, 4;
	add.s64 	%rd207, %rd50, %rd206;
	ld.shared.u32 	%r2500, [%rd207];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2510, %r2507}, {%r400, %r403}, {%r2493}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2519, %r2516}, {%r400, %r403}, {%r2500}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2503, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2505, %r2503, %r2507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2508, %r438, %r2510, %r2505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2512, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2514, %r2512, %r2516;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2517, %r438, %r2519, %r2514;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2521, %r441, %r2510;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2524, %r438, %r2507, %r2521;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2528, %r441, %r2519;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2531, %r438, %r2516, %r2528;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2554, %r2557}, {%r484, %r487}, {%r2508, %r2524}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2561, %r2565}, {%r484, %r487}, {%r2517, %r2531}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2553, %r2554, %r2554;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2556, %r2557, %r2557, %r2553;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2560, %r2561, %r2561, %r2556;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2564, %r2565, %r2565, %r2560;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2568, %r1828, %r2564, %r2485;
	// end inline asm
	add.s16 	%rs168, %rs194, -3;
	mul.hi.s16 	%rs169, %rs168, 10923;
	shr.u16 	%rs170, %rs169, 15;
	add.s16 	%rs171, %rs169, %rs170;
	mul.lo.s16 	%rs172, %rs171, 6;
	sub.s16 	%rs173, %rs168, %rs172;
	mul.wide.s16 	%r2930, %rs173, 16;
	add.s32 	%r2931, %r197, %r2930;
	mul.wide.s32 	%rd208, %r2931, 4;
	add.s64 	%rd209, %rd50, %rd208;
	ld.shared.u32 	%r2576, [%rd209];
	add.s32 	%r2932, %r198, %r2930;
	mul.wide.s32 	%rd210, %r2932, 4;
	add.s64 	%rd211, %rd50, %rd210;
	ld.shared.u32 	%r2583, [%rd211];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2593, %r2590}, {%r400, %r403}, {%r2576}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2602, %r2599}, {%r400, %r403}, {%r2583}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2586, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2588, %r2586, %r2590;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2591, %r438, %r2593, %r2588;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2595, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2597, %r2595, %r2599;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2600, %r438, %r2602, %r2597;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2604, %r441, %r2593;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2607, %r438, %r2590, %r2604;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2611, %r441, %r2602;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2614, %r438, %r2599, %r2611;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2637, %r2640}, {%r484, %r487}, {%r2591, %r2607}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2644, %r2648}, {%r484, %r487}, {%r2600, %r2614}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2636, %r2637, %r2637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2639, %r2640, %r2640, %r2636;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2643, %r2644, %r2644, %r2639;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2647, %r2648, %r2648, %r2643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2651, %r1828, %r2647, %r2568;
	// end inline asm
	add.s16 	%rs174, %rs194, -2;
	mul.hi.s16 	%rs175, %rs174, 10923;
	shr.u16 	%rs176, %rs175, 15;
	add.s16 	%rs177, %rs175, %rs176;
	mul.lo.s16 	%rs178, %rs177, 6;
	sub.s16 	%rs179, %rs174, %rs178;
	mul.wide.s16 	%r2933, %rs179, 16;
	add.s32 	%r2934, %r197, %r2933;
	mul.wide.s32 	%rd212, %r2934, 4;
	add.s64 	%rd213, %rd50, %rd212;
	ld.shared.u32 	%r2659, [%rd213];
	add.s32 	%r2935, %r198, %r2933;
	mul.wide.s32 	%rd214, %r2935, 4;
	add.s64 	%rd215, %rd50, %rd214;
	ld.shared.u32 	%r2666, [%rd215];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2676, %r2673}, {%r400, %r403}, {%r2659}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2685, %r2682}, {%r400, %r403}, {%r2666}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2669, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2671, %r2669, %r2673;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2674, %r438, %r2676, %r2671;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2678, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2680, %r2678, %r2682;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2683, %r438, %r2685, %r2680;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2687, %r441, %r2676;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2690, %r438, %r2673, %r2687;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2694, %r441, %r2685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2697, %r438, %r2682, %r2694;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2720, %r2723}, {%r484, %r487}, {%r2674, %r2690}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2727, %r2731}, {%r484, %r487}, {%r2683, %r2697}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2719, %r2720, %r2720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2722, %r2723, %r2723, %r2719;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2726, %r2727, %r2727, %r2722;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2730, %r2731, %r2731, %r2726;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2734, %r1828, %r2730, %r2651;
	// end inline asm
	add.s16 	%rs180, %rs194, -1;
	mul.hi.s16 	%rs181, %rs180, 10923;
	shr.u16 	%rs182, %rs181, 15;
	add.s16 	%rs183, %rs181, %rs182;
	mul.lo.s16 	%rs184, %rs183, 6;
	sub.s16 	%rs185, %rs180, %rs184;
	mul.wide.s16 	%r2936, %rs185, 16;
	add.s32 	%r2937, %r197, %r2936;
	mul.wide.s32 	%rd216, %r2937, 4;
	add.s64 	%rd217, %rd50, %rd216;
	ld.shared.u32 	%r2742, [%rd217];
	add.s32 	%r2938, %r198, %r2936;
	mul.wide.s32 	%rd218, %r2938, 4;
	add.s64 	%rd219, %rd50, %rd218;
	ld.shared.u32 	%r2749, [%rd219];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2759, %r2756}, {%r400, %r403}, {%r2742}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2768, %r2765}, {%r400, %r403}, {%r2749}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2752, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2754, %r2752, %r2756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2757, %r438, %r2759, %r2754;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2761, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2763, %r2761, %r2765;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2766, %r438, %r2768, %r2763;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2770, %r441, %r2759;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2773, %r438, %r2756, %r2770;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2777, %r441, %r2768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2780, %r438, %r2765, %r2777;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2803, %r2806}, {%r484, %r487}, {%r2757, %r2773}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2810, %r2814}, {%r484, %r487}, {%r2766, %r2780}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2802, %r2803, %r2803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2805, %r2806, %r2806, %r2802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2809, %r2810, %r2810, %r2805;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2813, %r2814, %r2814, %r2809;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2817, %r1828, %r2813, %r2734;
	// end inline asm
	mul.hi.s16 	%rs186, %rs194, 10923;
	shr.u16 	%rs187, %rs186, 15;
	add.s16 	%rs188, %rs186, %rs187;
	mul.lo.s16 	%rs189, %rs188, 6;
	sub.s16 	%rs190, %rs194, %rs189;
	mul.wide.s16 	%r2939, %rs190, 16;
	add.s32 	%r2940, %r197, %r2939;
	mul.wide.s32 	%rd220, %r2940, 4;
	add.s64 	%rd221, %rd50, %rd220;
	ld.shared.u32 	%r2825, [%rd221];
	add.s32 	%r2941, %r198, %r2939;
	mul.wide.s32 	%rd222, %r2941, 4;
	add.s64 	%rd223, %rd50, %rd222;
	ld.shared.u32 	%r2832, [%rd223];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2842, %r2839}, {%r400, %r403}, {%r2825}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2851, %r2848}, {%r400, %r403}, {%r2832}, {%r1343, %r1343};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2835, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2837, %r2835, %r2839;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2840, %r438, %r2842, %r2837;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2844, %r441;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2846, %r2844, %r2848;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2849, %r438, %r2851, %r2846;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2853, %r441, %r2842;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2856, %r438, %r2839, %r2853;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2860, %r441, %r2851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2863, %r438, %r2848, %r2860;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2886, %r2889}, {%r484, %r487}, {%r2840, %r2856}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2893, %r2897}, {%r484, %r487}, {%r2849, %r2863}, {%r1343, %r1343}, %r253, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2885, %r2886, %r2886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2888, %r2889, %r2889, %r2885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2892, %r2893, %r2893, %r2888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2896, %r2897, %r2897, %r2892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1828, %r2896, %r2817;
	// end inline asm
	add.s32 	%r108, %r108, 6;
	setp.eq.s32 	%p295, %r108, 48;
	@%p295 bra 	$L__BB0_220;
	bra.uni 	$L__BB0_167;
$L__BB0_220:                            // %pass9844
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r2943, %r109, 786432;
	or.b32  	%r2944, %r2943, %r199;
	or.b32  	%r2945, %r2944, %r5;
	add.s32 	%r2946, %r2945, %r200;
	cvt.u64.u32 	%rd224, %r2946;
	add.s64 	%rd225, %rd224, %rd7;
	mul.hi.s64 	%rd226, %rd225, 3074457345618258603;
	shr.u64 	%rd227, %rd226, 63;
	shr.s64 	%rd228, %rd226, 27;
	add.s64 	%rd229, %rd228, %rd227;
	setp.lt.s64 	%p296, %rd225, 0;
	mul.lo.s64 	%rd230, %rd229, 805306368;
	setp.ne.s64 	%p297, %rd230, %rd225;
	and.pred  	%p298, %p296, %p297;
	selp.s64 	%rd231, -1, 0, %p298;
	add.s64 	%rd232, %rd229, %rd231;
	mul.lo.s64 	%rd233, %rd232, -805306368;
	add.s64 	%rd234, %rd233, %rd225;
	shl.b64 	%rd235, %rd234, 2;
	add.s64 	%rd236, %rd4, %rd235;
	st.global.u32 	[%rd236], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, 0;
	mov.u32 	%r110, %r108;
	bra.uni 	$L__BB0_167;
$L__BB0_169:                            // %L23467
	mov.u32 	%r2947, 0;
	st.global.u32 	[%rd6], %r2947;
	ret;
$L__BB0_163:                            // %post_box_union
	mov.u64 	%rd156, exception1875;
	cvta.global.u64 	%rd157, %rd156;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd157;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_217:                            // %post_box_union5238
	mov.u64 	%rd163, exception1875;
	cvta.global.u64 	%rd164, %rd163;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd164;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L5153
	mov.u32 	%r2963, 5;
	st.global.u32 	[%rd6], %r2963;
	mov.u64 	%rd267, exception1835;
	cvta.global.u64 	%rd268, %rd267;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd268;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5313
	mov.u32 	%r2962, 5;
	st.global.u32 	[%rd6], %r2962;
	mov.u64 	%rd265, exception1835;
	cvta.global.u64 	%rd266, %rd265;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd266;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5473
	mov.u32 	%r2961, 5;
	st.global.u32 	[%rd6], %r2961;
	mov.u64 	%rd263, exception1835;
	cvta.global.u64 	%rd264, %rd263;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd264;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5633
	mov.u32 	%r2960, 5;
	st.global.u32 	[%rd6], %r2960;
	mov.u64 	%rd261, exception1835;
	cvta.global.u64 	%rd262, %rd261;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd262;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5793
	mov.u32 	%r2959, 5;
	st.global.u32 	[%rd6], %r2959;
	mov.u64 	%rd259, exception1835;
	cvta.global.u64 	%rd260, %rd259;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd260;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5953
	mov.u32 	%r2958, 5;
	st.global.u32 	[%rd6], %r2958;
	mov.u64 	%rd257, exception1835;
	cvta.global.u64 	%rd258, %rd257;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd258;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L6113
	mov.u32 	%r2957, 5;
	st.global.u32 	[%rd6], %r2957;
	mov.u64 	%rd255, exception1835;
	cvta.global.u64 	%rd256, %rd255;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd256;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6273
	mov.u32 	%r2956, 5;
	st.global.u32 	[%rd6], %r2956;
	mov.u64 	%rd253, exception1835;
	cvta.global.u64 	%rd254, %rd253;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd254;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6433
	mov.u32 	%r2955, 5;
	st.global.u32 	[%rd6], %r2955;
	mov.u64 	%rd251, exception1835;
	cvta.global.u64 	%rd252, %rd251;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd252;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6593
	mov.u32 	%r2954, 5;
	st.global.u32 	[%rd6], %r2954;
	mov.u64 	%rd249, exception1835;
	cvta.global.u64 	%rd250, %rd249;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd250;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6779
	mov.u32 	%r2953, 5;
	st.global.u32 	[%rd6], %r2953;
	mov.u64 	%rd247, exception1835;
	cvta.global.u64 	%rd248, %rd247;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd248;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6939
	mov.u32 	%r2952, 5;
	st.global.u32 	[%rd6], %r2952;
	mov.u64 	%rd245, exception1835;
	cvta.global.u64 	%rd246, %rd245;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd246;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L7099
	mov.u32 	%r2951, 5;
	st.global.u32 	[%rd6], %r2951;
	mov.u64 	%rd243, exception1835;
	cvta.global.u64 	%rd244, %rd243;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd244;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7259
	mov.u32 	%r2950, 5;
	st.global.u32 	[%rd6], %r2950;
	mov.u64 	%rd241, exception1835;
	cvta.global.u64 	%rd242, %rd241;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd242;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7419
	mov.u32 	%r2949, 5;
	st.global.u32 	[%rd6], %r2949;
	mov.u64 	%rd239, exception1835;
	cvta.global.u64 	%rd240, %rd239;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd240;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7579
	mov.u32 	%r2948, 5;
	st.global.u32 	[%rd6], %r2948;
	mov.u64 	%rd237, exception1835;
	cvta.global.u64 	%rd238, %rd237;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd238;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L312
	mov.u32 	%r2964, 3;
	st.global.u32 	[%rd6], %r2964;
	mov.u64 	%rd269, exception1835;
	cvta.global.u64 	%rd270, %rd269;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd270;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r2965, 2;
	st.global.u32 	[%rd6], %r2965;
	mov.u64 	%rd271, exception1835;
	cvta.global.u64 	%rd272, %rd271;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd272;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L1158
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r268, %r2};
	st.local.v2.u32 	[%rd5+8], {%r4, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd23, __unnamed_1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r497, [retval0+0];
	} // callseq 49
	mov.u32 	%r499, 4;
	st.global.u32 	[%rd6], %r499;
	mov.u64 	%rd26, exception1835;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r258;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
