\hypertarget{group___i2_c}{}\doxysection{I2C}
\label{group___i2_c}\index{I2C@{I2C}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___i2_c___exported___constants}{I2\+C\+\_\+\+Exported\+\_\+\+Constants}}
\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2C Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2C handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_c_ga74c8fd72a78882720c28448ce8bd33d8}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset I2C handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_c_gac9d8b249b06b2d30f987acc9ceebd1d9}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable or disable the specified I2C interrupts. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___i2_c_ga33d0c7202ae298fa3ae128c5da49d455}\label{group___i2_c_ga33d0c7202ae298fa3ae128c5da49d455}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \&= ($\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\item 
\#define \mbox{\hyperlink{group___i2_c_ga932024bf4a259e0cdaf9e50b38e3d41a}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) ? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Checks if the specified I2C interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}{I2\+C\+\_\+\+FLAG\+\_\+\+MASK}}~((uint32\+\_\+t)0x0000\+FFFF)
\begin{DoxyCompactList}\small\item\em Checks whether the specified I2C flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_c_gafbdf01a7dc3183de7af56456cab93551}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_c_ga933e2ea67e86db857a06b70a93be1186}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR1 \&= $\sim$((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& \mbox{\hyperlink{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}{I2\+C\+\_\+\+FLAG\+\_\+\+MASK}}))
\begin{DoxyCompactList}\small\item\em Clears the I2C pending flags which are cleared by writing 0 in a specific bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_c_ga15a0a1a04971d44f9a1b82cab10af24f}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+CLEAR\+\_\+\+ADDRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the I2C ADDR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_c_gae8e94c16809df16411862b11fea781db}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+CLEAR\+\_\+\+STOPFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the I2C STOPF pending flag. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___i2_c_gacff412c47b0c1d63ef3b2a07f65988b7}\label{group___i2_c_gacff412c47b0c1d63ef3b2a07f65988b7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 $\vert$=  \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}})
\item 
\mbox{\Hypertarget{group___i2_c_ga3d6a35da02ca72537a15570912c80412}\label{group___i2_c_ga3d6a35da02ca72537a15570912c80412}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \&=  $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}})
\item 
\mbox{\Hypertarget{group___i2_c_gab2be8b623e1ad2d0d8d08d616fb85426}\label{group___i2_c_gab2be8b623e1ad2d0d8d08d616fb85426}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+FREQRANGE}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)~((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/1000000)
\item 
\mbox{\Hypertarget{group___i2_c_gab28a0b2c20296a6343f8a8a0206fbb19}\label{group___i2_c_gab28a0b2c20296a6343f8a8a0206fbb19}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+RISE\+\_\+\+TIME}(\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+,  \+\_\+\+\_\+\+SPEED\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$= 100000) ? ((\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+) + 1) \+: ((((\+\_\+\+\_\+\+FREQRANGE\+\_\+\+\_\+) $\ast$ 300) / 1000) + 1))
\item 
\mbox{\Hypertarget{group___i2_c_gacb4cea5c5bde7614853ed761f055f731}\label{group___i2_c_gacb4cea5c5bde7614853ed761f055f731}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+SPEED\+\_\+\+STANDARD}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+SPEED\+\_\+\+\_\+)~(((((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$$<$ 1)) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}) $<$ 4)? 4\+:((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $<$$<$ 1)))
\item 
\mbox{\Hypertarget{group___i2_c_ga0d48fe0b84f50a8fb3555b2b1ee056ca}\label{group___i2_c_ga0d48fe0b84f50a8fb3555b2b1ee056ca}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+SPEED\+\_\+\+FAST}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+SPEED\+\_\+\+\_\+,  \+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+) == I2\+C\+\_\+\+DUTYCYCLE\+\_\+2)? ((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $\ast$ 3)) \+: (((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+) $\ast$ 25)) $\vert$ I2\+C\+\_\+\+DUTYCYCLE\+\_\+16\+\_\+9))
\item 
\#define \mbox{\hyperlink{group___i2_c_gab249c789f95139f961313f7b0da9299d}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+SPEED}}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+SPEED\+\_\+\+\_\+,  \+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+)
\item 
\mbox{\Hypertarget{group___i2_c_gac6a0c48e5aa3590922bc2a805233af59}\label{group___i2_c_gac6a0c48e5aa3590922bc2a805233af59}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+WRITE}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& ($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}})))
\item 
\mbox{\Hypertarget{group___i2_c_ga84cba81af221281f39424ed62774ba6b}\label{group___i2_c_ga84cba81af221281f39424ed62774ba6b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+7\+BIT\+\_\+\+ADD\+\_\+\+READ}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}))
\item 
\mbox{\Hypertarget{group___i2_c_gad41ecb188680ad96c9f0f4c009b29e15}\label{group___i2_c_gad41ecb188680ad96c9f0f4c009b29e15}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+10\+BIT\+\_\+\+ADDRESS}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x00\+FF))))
\item 
\mbox{\Hypertarget{group___i2_c_gacaeaa830bef5933fcf25a969c4d03f37}\label{group___i2_c_gacaeaa830bef5933fcf25a969c4d03f37}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+WRITE}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x0300))) $>$$>$ 7) $\vert$ (uint16\+\_\+t)(0x\+F0))))
\item 
\mbox{\Hypertarget{group___i2_c_gacc0da1baaf1a2621659248fa025a9bbb}\label{group___i2_c_gacc0da1baaf1a2621659248fa025a9bbb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+10\+BIT\+\_\+\+HEADER\+\_\+\+READ}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x0300))) $>$$>$ 7) $\vert$ (uint16\+\_\+t)(0x\+F1))))
\item 
\mbox{\Hypertarget{group___i2_c_ga09507cddfc40405e27cf6a2051469d5e}\label{group___i2_c_ga09507cddfc40405e27cf6a2051469d5e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+MSB}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x\+FF00))) $>$$>$ 8)))
\item 
\mbox{\Hypertarget{group___i2_c_ga1b00b0af2f6707444b2d25e4068724a1}\label{group___i2_c_ga1b00b0af2f6707444b2d25e4068724a1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+MEM\+\_\+\+ADD\+\_\+\+LSB}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+) \& (uint16\+\_\+t)(0x00\+FF))))
\item 
\mbox{\Hypertarget{group___i2_c_gae0d731df1b264d853703716c29309b9b}\label{group___i2_c_gae0d731df1b264d853703716c29309b9b}} 
\#define {\bfseries IS\+\_\+\+I2\+C\+\_\+\+CLOCK\+\_\+\+SPEED}(SPEED)~(((SPEED) $>$ 0) \&\& ((SPEED) $<$= 400000))
\item 
\mbox{\Hypertarget{group___i2_c_gad84e8b9523d45b6105b4d5cb68994a79}\label{group___i2_c_gad84e8b9523d45b6105b4d5cb68994a79}} 
\#define {\bfseries IS\+\_\+\+I2\+C\+\_\+\+OWN\+\_\+\+ADDRESS1}(ADDRESS1)~(((ADDRESS1) \& (uint32\+\_\+t)(0x\+FFFFFC00)) == 0)
\item 
\mbox{\Hypertarget{group___i2_c_ga83001d53612b83ee90730d3bb2732537}\label{group___i2_c_ga83001d53612b83ee90730d3bb2732537}} 
\#define {\bfseries IS\+\_\+\+I2\+C\+\_\+\+OWN\+\_\+\+ADDRESS2}(ADDRESS2)~(((ADDRESS2) \& (uint32\+\_\+t)(0x\+FFFFFF01)) == 0)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___i2_c_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+RESET}} = 0x00
, \mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37af859ce60c5e462b0bfde3a5010bc72d1}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+READY}} = 0x01
, \mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a0c503d6c0388f0d872b368557e278b5a}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02
, \mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37acb3a9e3d4d1076e0f4e65f91ca0161bc}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x12
, \newline
\mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a4ea4ecc2dc3cb64c4877c123d9d73170}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x22
, \mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a066fa01c246e6663566170f251233d0d}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MEM\+\_\+\+BUSY\+\_\+\+TX}} = 0x32
, \mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37ace78b825fa91b289f6414faab26c0f5f}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MEM\+\_\+\+BUSY\+\_\+\+RX}} = 0x42
, \mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a378abf24301fe7a23620fd78ff3f168b}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x03
, \newline
\mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37afe3c9b304462901099426a0d414be2a2}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+ERROR}} = 0x04
 \}
\begin{DoxyCompactList}\small\item\em HAL State structures definition. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___i2_c_gad384b843d04a1b0b6da7b41f9869c1c8}{HAL\+\_\+\+I2\+C\+\_\+\+Error\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a0988a63dfb4541fdb5d6fec495714dec}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+NONE}} = 0x00
, \mbox{\hyperlink{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a11974e9e61e9d82de28504f852e68d2b}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+BERR}} = 0x01
, \mbox{\hyperlink{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a94ba8165576b598d22906350720149de}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+ARLO}} = 0x02
, \mbox{\hyperlink{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8af2df5ee36a4fc8d2b91d67bc624ebebf}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+AF}} = 0x04
, \newline
\mbox{\hyperlink{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8ae86993df90e9689716c4023ce1590a98}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+OVR}} = 0x08
, \mbox{\hyperlink{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8ab17368b17831c4afc8d077103c6b42b9}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+DMA}} = 0x10
, \mbox{\hyperlink{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a3e0ea9661f8843e23a81d21b124a1e69}{HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+TIMEOUT}} = 0x20
 \}
\begin{DoxyCompactList}\small\item\em HAL I2C Error Code structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c_ga9d29159a6da072287fff73743fd93260}\label{group___i2_c_ga9d29159a6da072287fff73743fd93260}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Init} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_gabda634ba18f874775d1262c887d273b4}\label{group___i2_c_gabda634ba18f874775d1262c887d273b4}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_gabe01a202c27b23fc150aa66af3130073}\label{group___i2_c_gabe01a202c27b23fc150aa66af3130073}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_ga2ec8d9b09854c732e2feed549278f048}\label{group___i2_c_ga2ec8d9b09854c732e2feed549278f048}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_ga9440a306e25c7bd038cfa8619ec9a830}\label{group___i2_c_ga9440a306e25c7bd038cfa8619ec9a830}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Transmit} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___i2_c_ga6b3cef8c309e88ed6d3b8deba149aac9}\label{group___i2_c_ga6b3cef8c309e88ed6d3b8deba149aac9}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Receive} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___i2_c_ga9128c5f01406d0da061a2bce00b6866e}\label{group___i2_c_ga9128c5f01406d0da061a2bce00b6866e}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Transmit} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___i2_c_ga92b445a5ca4f5b8195f1c10ebdc41687}\label{group___i2_c_ga92b445a5ca4f5b8195f1c10ebdc41687}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Receive} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___i2_c_ga33e725a824eb672f9f999d9d5ce088fb}\label{group___i2_c_ga33e725a824eb672f9f999d9d5ce088fb}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Write} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___i2_c_ga7b593a1b85bd989dd002ee209eae4ad2}\label{group___i2_c_ga7b593a1b85bd989dd002ee209eae4ad2}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Read} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___i2_c_gade6a669a25f0e99ef7fd52724acb3dec}\label{group___i2_c_gade6a669a25f0e99ef7fd52724acb3dec}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Is\+Device\+Ready} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint32\+\_\+t Trials, uint32\+\_\+t Timeout)
\item 
\mbox{\Hypertarget{group___i2_c_ga48b84e0cff0e44d10e10bf9cc5a6726d}\label{group___i2_c_ga48b84e0cff0e44d10e10bf9cc5a6726d}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Transmit\+\_\+\+IT} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_ga2aebdb302ffc0a4dff28dc2c8b59e1e9}\label{group___i2_c_ga2aebdb302ffc0a4dff28dc2c8b59e1e9}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Receive\+\_\+\+IT} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_gabb5814408402b2e9d07c0b414e64fc9d}\label{group___i2_c_gabb5814408402b2e9d07c0b414e64fc9d}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Transmit\+\_\+\+IT} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_ga48113a4abed4b32ac19da51babb530eb}\label{group___i2_c_ga48113a4abed4b32ac19da51babb530eb}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Receive\+\_\+\+IT} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_gab57ffc32b01392d8bcce3c7ec32b3120}\label{group___i2_c_gab57ffc32b01392d8bcce3c7ec32b3120}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Write\+\_\+\+IT} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_ga2274a9d894a1dc783bc647f937200f65}\label{group___i2_c_ga2274a9d894a1dc783bc647f937200f65}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Read\+\_\+\+IT} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_ga978126d41a3a67384f4cb2fe3e6e7e8f}\label{group___i2_c_ga978126d41a3a67384f4cb2fe3e6e7e8f}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Transmit\+\_\+\+DMA} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_ga299f5e16a92826b9856c60265bc22cf2}\label{group___i2_c_ga299f5e16a92826b9856c60265bc22cf2}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Master\+\_\+\+Receive\+\_\+\+DMA} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_ga59e69e0da57150f980deea0d235f0397}\label{group___i2_c_ga59e69e0da57150f980deea0d235f0397}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Transmit\+\_\+\+DMA} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_gad9dd42a10e5c108e30e6546cb64639c2}\label{group___i2_c_gad9dd42a10e5c108e30e6546cb64639c2}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Slave\+\_\+\+Receive\+\_\+\+DMA} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_ga12a2a86be393359534f630cdd090d8bb}\label{group___i2_c_ga12a2a86be393359534f630cdd090d8bb}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Write\+\_\+\+DMA} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_gab25b99552182d2486d8eb441fffdd0a4}\label{group___i2_c_gab25b99552182d2486d8eb441fffdd0a4}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Mem\+\_\+\+Read\+\_\+\+DMA} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint16\+\_\+t Dev\+Address, uint16\+\_\+t Mem\+Address, uint16\+\_\+t Mem\+Add\+Size, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\Hypertarget{group___i2_c_ga0cd3cc56c83b85a65e31c945c854d9d5}\label{group___i2_c_ga0cd3cc56c83b85a65e31c945c854d9d5}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+EV\+\_\+\+IRQHandler} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_ga78739c0d57d55034a9c8bc39c8ee6bc2}\label{group___i2_c_ga78739c0d57d55034a9c8bc39c8ee6bc2}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+ER\+\_\+\+IRQHandler} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_gaa258e0eb52bbc34002a46dc2db89a84b}\label{group___i2_c_gaa258e0eb52bbc34002a46dc2db89a84b}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Master\+Tx\+Cplt\+Callback} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_ga5782358f977ddf450b203fc075833a1d}\label{group___i2_c_ga5782358f977ddf450b203fc075833a1d}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Master\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_ga7e086b3ee67187ea072aec6fb4d52aad}\label{group___i2_c_ga7e086b3ee67187ea072aec6fb4d52aad}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Slave\+Tx\+Cplt\+Callback} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_gae23a5b1ce68867c35093ff2b5931e9a0}\label{group___i2_c_gae23a5b1ce68867c35093ff2b5931e9a0}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Slave\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_ga874f6104d2cdbced9f2ab6e941ec58f0}\label{group___i2_c_ga874f6104d2cdbced9f2ab6e941ec58f0}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Mem\+Tx\+Cplt\+Callback} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_gac16a95413b35f05c5ce725fefd8531a5}\label{group___i2_c_gac16a95413b35f05c5ce725fefd8531a5}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Mem\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_ga4d5338cd64a656dfdc4154773bc4f05d}\label{group___i2_c_ga4d5338cd64a656dfdc4154773bc4f05d}} 
void {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Error\+Callback} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_gad63373b093502b83d5f9bd5e292385f0}\label{group___i2_c_gad63373b093502b83d5f9bd5e292385f0}} 
\mbox{\hyperlink{group___i2_c_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\item 
\mbox{\Hypertarget{group___i2_c_ga5db5fcfa0c3fd3e45e176d000738f7bc}\label{group___i2_c_ga5db5fcfa0c3fd3e45e176d000738f7bc}} 
uint32\+\_\+t {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+Get\+Error} (\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_c_ga15a0a1a04971d44f9a1b82cab10af24f}\label{group___i2_c_ga15a0a1a04971d44f9a1b82cab10af24f}} 
\index{I2C@{I2C}!\_\_HAL\_I2C\_CLEAR\_ADDRFLAG@{\_\_HAL\_I2C\_CLEAR\_ADDRFLAG}}
\index{\_\_HAL\_I2C\_CLEAR\_ADDRFLAG@{\_\_HAL\_I2C\_CLEAR\_ADDRFLAG}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_I2C\_CLEAR\_ADDRFLAG}{\_\_HAL\_I2C\_CLEAR\_ADDRFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+CLEAR\+\_\+\+ADDRFLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                \textcolor{keywordflow}{do}\{(\_\_HANDLE\_\_)-\/>Instance-\/>SR1;\(\backslash\)}
\DoxyCodeLine{                                                (\_\_HANDLE\_\_)-\/>Instance-\/>SR2;\}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Clears the I2C ADDR pending flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the I2C Handle. This parameter can be I2C where x\+: 1, 2, or 3 to select the I2C peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___i2_c_ga933e2ea67e86db857a06b70a93be1186}\label{group___i2_c_ga933e2ea67e86db857a06b70a93be1186}} 
\index{I2C@{I2C}!\_\_HAL\_I2C\_CLEAR\_FLAG@{\_\_HAL\_I2C\_CLEAR\_FLAG}}
\index{\_\_HAL\_I2C\_CLEAR\_FLAG@{\_\_HAL\_I2C\_CLEAR\_FLAG}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_I2C\_CLEAR\_FLAG}{\_\_HAL\_I2C\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR1 \&= $\sim$((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& \mbox{\hyperlink{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}{I2\+C\+\_\+\+FLAG\+\_\+\+MASK}}))}



Clears the I2C pending flags which are cleared by writing 0 in a specific bit. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the I2C Handle. This parameter can be I2C where x\+: 1, 2, or 3 to select the I2C peripheral. \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+FLAG\+\_\+\+SMBALERT\+: SMBus Alert flag \item I2\+C\+\_\+\+FLAG\+\_\+\+TIMEOUT\+: Timeout or Tlow error flag \item I2\+C\+\_\+\+FLAG\+\_\+\+PECERR\+: PEC error in reception flag \item I2\+C\+\_\+\+FLAG\+\_\+\+OVR\+: Overrun/\+Underrun flag (Slave mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+AF\+: Acknowledge failure flag \item I2\+C\+\_\+\+FLAG\+\_\+\+ARLO\+: Arbitration lost flag (Master mode) \item I2\+C\+\_\+\+FLAG\+\_\+\+BERR\+: Bus error flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___i2_c_gae8e94c16809df16411862b11fea781db}\label{group___i2_c_gae8e94c16809df16411862b11fea781db}} 
\index{I2C@{I2C}!\_\_HAL\_I2C\_CLEAR\_STOPFLAG@{\_\_HAL\_I2C\_CLEAR\_STOPFLAG}}
\index{\_\_HAL\_I2C\_CLEAR\_STOPFLAG@{\_\_HAL\_I2C\_CLEAR\_STOPFLAG}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_I2C\_CLEAR\_STOPFLAG}{\_\_HAL\_I2C\_CLEAR\_STOPFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+CLEAR\+\_\+\+STOPFLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                \textcolor{keywordflow}{do}\{(\_\_HANDLE\_\_)-\/>Instance-\/>SR1;\(\backslash\)}
\DoxyCodeLine{                                                (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2C\_CR1\_PE}};\}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Clears the I2C STOPF pending flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the I2C Handle. This parameter can be I2C where x\+: 1, 2, or 3 to select the I2C peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___i2_c_gac9d8b249b06b2d30f987acc9ceebd1d9}\label{group___i2_c_gac9d8b249b06b2d30f987acc9ceebd1d9}} 
\index{I2C@{I2C}!\_\_HAL\_I2C\_ENABLE\_IT@{\_\_HAL\_I2C\_ENABLE\_IT}}
\index{\_\_HAL\_I2C\_ENABLE\_IT@{\_\_HAL\_I2C\_ENABLE\_IT}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_I2C\_ENABLE\_IT}{\_\_HAL\_I2C\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Enable or disable the specified I2C interrupts. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the I2C Handle. This parameter can be I2C where x\+: 1, 2, or 3 to select the I2C peripheral. \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the interrupt source to enable or disable. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+IT\+\_\+\+BUF\+: Buffer interrupt enable \item I2\+C\+\_\+\+IT\+\_\+\+EVT\+: Event interrupt enable \item I2\+C\+\_\+\+IT\+\_\+\+ERR\+: Error interrupt enable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___i2_c_gafbdf01a7dc3183de7af56456cab93551}\label{group___i2_c_gafbdf01a7dc3183de7af56456cab93551}} 
\index{I2C@{I2C}!\_\_HAL\_I2C\_GET\_FLAG@{\_\_HAL\_I2C\_GET\_FLAG}}
\index{\_\_HAL\_I2C\_GET\_FLAG@{\_\_HAL\_I2C\_GET\_FLAG}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_I2C\_GET\_FLAG}{\_\_HAL\_I2C\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 ((((uint8\_t)((\_\_FLAG\_\_) >> 16)) == 0x01)?((((\_\_HANDLE\_\_)-\/>Instance-\/>SR1) \& ((\_\_FLAG\_\_) \& \mbox{\hyperlink{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}{I2C\_FLAG\_MASK}})) == ((\_\_FLAG\_\_) \& \mbox{\hyperlink{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}{I2C\_FLAG\_MASK}})): \(\backslash\)}
\DoxyCodeLine{                                                 ((((\_\_HANDLE\_\_)-\/>Instance-\/>SR2) \& ((\_\_FLAG\_\_) \& \mbox{\hyperlink{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}{I2C\_FLAG\_MASK}})) == ((\_\_FLAG\_\_) \& \mbox{\hyperlink{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}{I2C\_FLAG\_MASK}})))}

\end{DoxyCode}
\mbox{\Hypertarget{group___i2_c_ga932024bf4a259e0cdaf9e50b38e3d41a}\label{group___i2_c_ga932024bf4a259e0cdaf9e50b38e3d41a}} 
\index{I2C@{I2C}!\_\_HAL\_I2C\_GET\_IT\_SOURCE@{\_\_HAL\_I2C\_GET\_IT\_SOURCE}}
\index{\_\_HAL\_I2C\_GET\_IT\_SOURCE@{\_\_HAL\_I2C\_GET\_IT\_SOURCE}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_I2C\_GET\_IT\_SOURCE}{\_\_HAL\_I2C\_GET\_IT\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) ? SET \+: RESET)}



Checks if the specified I2C interrupt source is enabled or disabled. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the I2C Handle. This parameter can be I2C where x\+: 1, 2, or 3 to select the I2C peripheral. \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the I2C interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+IT\+\_\+\+BUF\+: Buffer interrupt enable \item I2\+C\+\_\+\+IT\+\_\+\+EVT\+: Event interrupt enable \item I2\+C\+\_\+\+IT\+\_\+\+ERR\+: Error interrupt enable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{INTERRUPT}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___i2_c_ga74c8fd72a78882720c28448ce8bd33d8}\label{group___i2_c_ga74c8fd72a78882720c28448ce8bd33d8}} 
\index{I2C@{I2C}!\_\_HAL\_I2C\_RESET\_HANDLE\_STATE@{\_\_HAL\_I2C\_RESET\_HANDLE\_STATE}}
\index{\_\_HAL\_I2C\_RESET\_HANDLE\_STATE@{\_\_HAL\_I2C\_RESET\_HANDLE\_STATE}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_I2C\_RESET\_HANDLE\_STATE}{\_\_HAL\_I2C\_RESET\_HANDLE\_STATE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff}{HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+RESET}})}



Reset I2C handle state. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the I2C Handle. This parameter can be I2C where x\+: 1, 2, or 3 to select the I2C peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___i2_c_gab249c789f95139f961313f7b0da9299d}\label{group___i2_c_gab249c789f95139f961313f7b0da9299d}} 
\index{I2C@{I2C}!\_\_HAL\_I2C\_SPEED@{\_\_HAL\_I2C\_SPEED}}
\index{\_\_HAL\_I2C\_SPEED@{\_\_HAL\_I2C\_SPEED}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_I2C\_SPEED}{\_\_HAL\_I2C\_SPEED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+SPEED(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+DUTYCYCLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                                  (((\_\_SPEED\_\_) <= 100000)? (\_\_HAL\_I2C\_SPEED\_STANDARD((\_\_PCLK\_\_), (\_\_SPEED\_\_))) : \(\backslash\)}
\DoxyCodeLine{                                                                  ((\_\_HAL\_I2C\_SPEED\_FAST((\_\_PCLK\_\_), (\_\_SPEED\_\_), (\_\_DUTYCYCLE\_\_)) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2C\_CCR\_CCR}}) == 0)? 1 : \(\backslash\)}
\DoxyCodeLine{                                                                  ((\_\_HAL\_I2C\_SPEED\_FAST((\_\_PCLK\_\_), (\_\_SPEED\_\_), (\_\_DUTYCYCLE\_\_))) | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2C\_CCR\_FS}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}\label{group___i2_c_gafbc0a6e4113be03100fbae1314a8b395}} 
\index{I2C@{I2C}!I2C\_FLAG\_MASK@{I2C\_FLAG\_MASK}}
\index{I2C\_FLAG\_MASK@{I2C\_FLAG\_MASK}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{I2C\_FLAG\_MASK}{I2C\_FLAG\_MASK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FLAG\+\_\+\+MASK~((uint32\+\_\+t)0x0000\+FFFF)}



Checks whether the specified I2C flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the I2C Handle. This parameter can be I2C where x\+: 1, 2, or 3 to select the I2C peripheral. \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item I2\+C\+\_\+\+FLAG\+\_\+\+SMBALERT\+: SMBus Alert flag \item I2\+C\+\_\+\+FLAG\+\_\+\+TIMEOUT\+: Timeout or Tlow error flag \item I2\+C\+\_\+\+FLAG\+\_\+\+PECERR\+: PEC error in reception flag \item I2\+C\+\_\+\+FLAG\+\_\+\+OVR\+: Overrun/\+Underrun flag \item I2\+C\+\_\+\+FLAG\+\_\+\+AF\+: Acknowledge failure flag \item I2\+C\+\_\+\+FLAG\+\_\+\+ARLO\+: Arbitration lost flag \item I2\+C\+\_\+\+FLAG\+\_\+\+BERR\+: Bus error flag \item I2\+C\+\_\+\+FLAG\+\_\+\+TXE\+: Data register empty flag \item I2\+C\+\_\+\+FLAG\+\_\+\+RXNE\+: Data register not empty flag \item I2\+C\+\_\+\+FLAG\+\_\+\+STOPF\+: Stop detection flag \item I2\+C\+\_\+\+FLAG\+\_\+\+ADD10\+: 10-\/bit header sent flag \item I2\+C\+\_\+\+FLAG\+\_\+\+BTF\+: Byte transfer finished flag \item I2\+C\+\_\+\+FLAG\+\_\+\+ADDR\+: Address sent flag Address matched flag \item I2\+C\+\_\+\+FLAG\+\_\+\+SB\+: Start bit flag \item I2\+C\+\_\+\+FLAG\+\_\+\+DUALF\+: Dual flag \item I2\+C\+\_\+\+FLAG\+\_\+\+SMBHOST\+: SMBus host header \item I2\+C\+\_\+\+FLAG\+\_\+\+SMBDEFAULT\+: SMBus default header \item I2\+C\+\_\+\+FLAG\+\_\+\+GENCALL\+: General call header flag \item I2\+C\+\_\+\+FLAG\+\_\+\+TRA\+: Transmitter/\+Receiver flag \item I2\+C\+\_\+\+FLAG\+\_\+\+BUSY\+: Bus busy flag \item I2\+C\+\_\+\+FLAG\+\_\+\+MSL\+: Master/\+Slave flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group___i2_c_gad384b843d04a1b0b6da7b41f9869c1c8}\label{group___i2_c_gad384b843d04a1b0b6da7b41f9869c1c8}} 
\index{I2C@{I2C}!HAL\_I2C\_ErrorTypeDef@{HAL\_I2C\_ErrorTypeDef}}
\index{HAL\_I2C\_ErrorTypeDef@{HAL\_I2C\_ErrorTypeDef}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{HAL\_I2C\_ErrorTypeDef}{HAL\_I2C\_ErrorTypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___i2_c_gad384b843d04a1b0b6da7b41f9869c1c8}{HAL\+\_\+\+I2\+C\+\_\+\+Error\+Type\+Def}}}



HAL I2C Error Code structure definition. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_ERROR\_NONE@{HAL\_I2C\_ERROR\_NONE}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_ERROR\_NONE@{HAL\_I2C\_ERROR\_NONE}}}\mbox{\Hypertarget{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a0988a63dfb4541fdb5d6fec495714dec}\label{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a0988a63dfb4541fdb5d6fec495714dec}} 
HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+NONE&No error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_ERROR\_BERR@{HAL\_I2C\_ERROR\_BERR}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_ERROR\_BERR@{HAL\_I2C\_ERROR\_BERR}}}\mbox{\Hypertarget{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a11974e9e61e9d82de28504f852e68d2b}\label{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a11974e9e61e9d82de28504f852e68d2b}} 
HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+BERR&BERR error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_ERROR\_ARLO@{HAL\_I2C\_ERROR\_ARLO}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_ERROR\_ARLO@{HAL\_I2C\_ERROR\_ARLO}}}\mbox{\Hypertarget{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a94ba8165576b598d22906350720149de}\label{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a94ba8165576b598d22906350720149de}} 
HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+ARLO&ARLO error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_ERROR\_AF@{HAL\_I2C\_ERROR\_AF}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_ERROR\_AF@{HAL\_I2C\_ERROR\_AF}}}\mbox{\Hypertarget{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8af2df5ee36a4fc8d2b91d67bc624ebebf}\label{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8af2df5ee36a4fc8d2b91d67bc624ebebf}} 
HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+AF&AF error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_ERROR\_OVR@{HAL\_I2C\_ERROR\_OVR}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_ERROR\_OVR@{HAL\_I2C\_ERROR\_OVR}}}\mbox{\Hypertarget{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8ae86993df90e9689716c4023ce1590a98}\label{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8ae86993df90e9689716c4023ce1590a98}} 
HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+OVR&OVR error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_ERROR\_DMA@{HAL\_I2C\_ERROR\_DMA}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_ERROR\_DMA@{HAL\_I2C\_ERROR\_DMA}}}\mbox{\Hypertarget{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8ab17368b17831c4afc8d077103c6b42b9}\label{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8ab17368b17831c4afc8d077103c6b42b9}} 
HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+DMA&DMA transfer error ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_ERROR\_TIMEOUT@{HAL\_I2C\_ERROR\_TIMEOUT}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_ERROR\_TIMEOUT@{HAL\_I2C\_ERROR\_TIMEOUT}}}\mbox{\Hypertarget{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a3e0ea9661f8843e23a81d21b124a1e69}\label{group___i2_c_ggad384b843d04a1b0b6da7b41f9869c1c8a3e0ea9661f8843e23a81d21b124a1e69}} 
HAL\+\_\+\+I2\+C\+\_\+\+ERROR\+\_\+\+TIMEOUT&Timeout error ~\newline
 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group___i2_c_gaef355af8eab251ae2a19ee164ad81c37}\label{group___i2_c_gaef355af8eab251ae2a19ee164ad81c37}} 
\index{I2C@{I2C}!HAL\_I2C\_StateTypeDef@{HAL\_I2C\_StateTypeDef}}
\index{HAL\_I2C\_StateTypeDef@{HAL\_I2C\_StateTypeDef}!I2C@{I2C}}
\doxysubsubsection{\texorpdfstring{HAL\_I2C\_StateTypeDef}{HAL\_I2C\_StateTypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___i2_c_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}}}



HAL State structures definition. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_RESET@{HAL\_I2C\_STATE\_RESET}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_RESET@{HAL\_I2C\_STATE\_RESET}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+RESET&I2C not yet initialized or disabled ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_READY@{HAL\_I2C\_STATE\_READY}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_READY@{HAL\_I2C\_STATE\_READY}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37af859ce60c5e462b0bfde3a5010bc72d1}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37af859ce60c5e462b0bfde3a5010bc72d1}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+READY&I2C initialized and ready for use ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_BUSY@{HAL\_I2C\_STATE\_BUSY}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_BUSY@{HAL\_I2C\_STATE\_BUSY}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a0c503d6c0388f0d872b368557e278b5a}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a0c503d6c0388f0d872b368557e278b5a}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY&I2C internal process is ongoing ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_BUSY\_TX@{HAL\_I2C\_STATE\_BUSY\_TX}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_BUSY\_TX@{HAL\_I2C\_STATE\_BUSY\_TX}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37acb3a9e3d4d1076e0f4e65f91ca0161bc}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37acb3a9e3d4d1076e0f4e65f91ca0161bc}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX&Data Transmission process is ongoing ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_BUSY\_RX@{HAL\_I2C\_STATE\_BUSY\_RX}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_BUSY\_RX@{HAL\_I2C\_STATE\_BUSY\_RX}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a4ea4ecc2dc3cb64c4877c123d9d73170}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a4ea4ecc2dc3cb64c4877c123d9d73170}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX&Data Reception process is ongoing ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_MEM\_BUSY\_TX@{HAL\_I2C\_STATE\_MEM\_BUSY\_TX}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_MEM\_BUSY\_TX@{HAL\_I2C\_STATE\_MEM\_BUSY\_TX}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a066fa01c246e6663566170f251233d0d}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a066fa01c246e6663566170f251233d0d}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MEM\+\_\+\+BUSY\+\_\+\+TX&Memory Data Transmission process is ongoing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_MEM\_BUSY\_RX@{HAL\_I2C\_STATE\_MEM\_BUSY\_RX}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_MEM\_BUSY\_RX@{HAL\_I2C\_STATE\_MEM\_BUSY\_RX}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37ace78b825fa91b289f6414faab26c0f5f}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37ace78b825fa91b289f6414faab26c0f5f}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MEM\+\_\+\+BUSY\+\_\+\+RX&Memory Data Reception process is ongoing ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_TIMEOUT@{HAL\_I2C\_STATE\_TIMEOUT}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_TIMEOUT@{HAL\_I2C\_STATE\_TIMEOUT}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a378abf24301fe7a23620fd78ff3f168b}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37a378abf24301fe7a23620fd78ff3f168b}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TIMEOUT&I2C timeout state ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HAL\_I2C\_STATE\_ERROR@{HAL\_I2C\_STATE\_ERROR}!I2C@{I2C}}\index{I2C@{I2C}!HAL\_I2C\_STATE\_ERROR@{HAL\_I2C\_STATE\_ERROR}}}\mbox{\Hypertarget{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37afe3c9b304462901099426a0d414be2a2}\label{group___i2_c_ggaef355af8eab251ae2a19ee164ad81c37afe3c9b304462901099426a0d414be2a2}} 
HAL\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+ERROR&I2C error state ~\newline
 \\
\hline

\end{DoxyEnumFields}
