-- FDAS_EMIF_CALIBRATION.vhd

-- Generated using ACDS version 22.2 94

library IEEE;
library altera_emif_cal_261;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FDAS_EMIF_CALIBRATION is
	port (
		calbus_read_0          : out std_logic;                                          --   emif_calbus_0.calbus_read,          EMIF Calibration component bus for read
		calbus_write_0         : out std_logic;                                          --                .calbus_write,         EMIF Calibration component bus for write
		calbus_address_0       : out std_logic_vector(19 downto 0);                      --                .calbus_address,       EMIF Calibration component bus for address
		calbus_wdata_0         : out std_logic_vector(31 downto 0);                      --                .calbus_wdata,         EMIF Calibration component bus for write data
		calbus_rdata_0         : in  std_logic_vector(31 downto 0)   := (others => '0'); --                .calbus_rdata,         EMIF Calibration component bus for read data
		calbus_seq_param_tbl_0 : in  std_logic_vector(4095 downto 0) := (others => '0'); --                .calbus_seq_param_tbl, EMIF Calibration component bus for parameter table data
		calbus_read_1          : out std_logic;                                          --   emif_calbus_1.calbus_read,          EMIF Calibration component bus for read
		calbus_write_1         : out std_logic;                                          --                .calbus_write,         EMIF Calibration component bus for write
		calbus_address_1       : out std_logic_vector(19 downto 0);                      --                .calbus_address,       EMIF Calibration component bus for address
		calbus_wdata_1         : out std_logic_vector(31 downto 0);                      --                .calbus_wdata,         EMIF Calibration component bus for write data
		calbus_rdata_1         : in  std_logic_vector(31 downto 0)   := (others => '0'); --                .calbus_rdata,         EMIF Calibration component bus for read data
		calbus_seq_param_tbl_1 : in  std_logic_vector(4095 downto 0) := (others => '0'); --                .calbus_seq_param_tbl, EMIF Calibration component bus for parameter table data
		calbus_clk             : out std_logic                                           -- emif_calbus_clk.clk,                  EMIF Calibration component bus for the clock
	);
end entity FDAS_EMIF_CALIBRATION;

architecture rtl of FDAS_EMIF_CALIBRATION is
	component FDAS_EMIF_CALIBRATION_altera_emif_cal_261_by6xdyq_cmp is
		port (
			calbus_read_0          : out std_logic;                                          -- calbus_read
			calbus_write_0         : out std_logic;                                          -- calbus_write
			calbus_address_0       : out std_logic_vector(19 downto 0);                      -- calbus_address
			calbus_wdata_0         : out std_logic_vector(31 downto 0);                      -- calbus_wdata
			calbus_rdata_0         : in  std_logic_vector(31 downto 0)   := (others => 'X'); -- calbus_rdata
			calbus_seq_param_tbl_0 : in  std_logic_vector(4095 downto 0) := (others => 'X'); -- calbus_seq_param_tbl
			calbus_read_1          : out std_logic;                                          -- calbus_read
			calbus_write_1         : out std_logic;                                          -- calbus_write
			calbus_address_1       : out std_logic_vector(19 downto 0);                      -- calbus_address
			calbus_wdata_1         : out std_logic_vector(31 downto 0);                      -- calbus_wdata
			calbus_rdata_1         : in  std_logic_vector(31 downto 0)   := (others => 'X'); -- calbus_rdata
			calbus_seq_param_tbl_1 : in  std_logic_vector(4095 downto 0) := (others => 'X'); -- calbus_seq_param_tbl
			calbus_clk             : out std_logic                                           -- clk
		);
	end component FDAS_EMIF_CALIBRATION_altera_emif_cal_261_by6xdyq_cmp;

	for emif_cal_0 : FDAS_EMIF_CALIBRATION_altera_emif_cal_261_by6xdyq_cmp
		use entity altera_emif_cal_261.FDAS_EMIF_CALIBRATION_altera_emif_cal_261_by6xdyq;
begin

	emif_cal_0 : component FDAS_EMIF_CALIBRATION_altera_emif_cal_261_by6xdyq_cmp
		port map (
			calbus_read_0          => calbus_read_0,          --   emif_calbus_0.calbus_read
			calbus_write_0         => calbus_write_0,         --                .calbus_write
			calbus_address_0       => calbus_address_0,       --                .calbus_address
			calbus_wdata_0         => calbus_wdata_0,         --                .calbus_wdata
			calbus_rdata_0         => calbus_rdata_0,         --                .calbus_rdata
			calbus_seq_param_tbl_0 => calbus_seq_param_tbl_0, --                .calbus_seq_param_tbl
			calbus_read_1          => calbus_read_1,          --   emif_calbus_1.calbus_read
			calbus_write_1         => calbus_write_1,         --                .calbus_write
			calbus_address_1       => calbus_address_1,       --                .calbus_address
			calbus_wdata_1         => calbus_wdata_1,         --                .calbus_wdata
			calbus_rdata_1         => calbus_rdata_1,         --                .calbus_rdata
			calbus_seq_param_tbl_1 => calbus_seq_param_tbl_1, --                .calbus_seq_param_tbl
			calbus_clk             => calbus_clk              -- emif_calbus_clk.clk
		);

end architecture rtl; -- of FDAS_EMIF_CALIBRATION
