Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 19 23:24:35 2025
| Host         : QianPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       3           
HPDR-1     Warning           Port pin direction inconsistency                                  2           
SYNTH-10   Warning           Wide multiplier                                                   10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (1607)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: sc_computer/gpio/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1607)
---------------------------------
 There are 1607 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.974        0.000                      0                 5076        0.012        0.000                      0                 5076        3.000        0.000                       0                  1613  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
clk_virt                {0.000 10.000}       20.000          50.000          
jtag_tck                {0.000 50.000}       100.000         10.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         16.974        0.000                      0                 5076        0.192        0.000                      0                 5076       18.750        0.000                       0                  1609  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       16.992        0.000                      0                 5076        0.192        0.000                      0                 5076       18.750        0.000                       0                  1609  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         16.974        0.000                      0                 5076        0.012        0.000                      0                 5076  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       16.974        0.000                      0                 5076        0.012        0.000                      0                 5076  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.974ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[22][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.657ns  (logic 3.286ns (14.504%)  route 19.371ns (85.496%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.186    20.224    sc_computer/cpu/rf/D[7]
    SLICE_X53Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X53Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[22][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X53Y131        FDCE (Setup_fdce_C_D)       -0.061    37.198    sc_computer/cpu/rf/register_reg[22][7]
  -------------------------------------------------------------------
                         required time                         37.198    
                         arrival time                         -20.224    
  -------------------------------------------------------------------
                         slack                                 16.974    

Slack (MET) :             17.114ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.550ns  (logic 3.286ns (14.574%)  route 19.263ns (85.426%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.078    20.116    sc_computer/cpu/rf/D[7]
    SLICE_X54Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X54Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[23][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.028    37.231    sc_computer/cpu/rf/register_reg[23][7]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                 17.114    

Slack (MET) :             17.116ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[21][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.516ns  (logic 3.286ns (14.595%)  route 19.230ns (85.405%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 37.941 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.045    20.083    sc_computer/cpu/rf/D[7]
    SLICE_X52Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.480    37.941    sc_computer/cpu/rf/clk_out1
    SLICE_X52Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[21][7]/C
                         clock pessimism             -0.501    37.441    
                         clock uncertainty           -0.180    37.261    
    SLICE_X52Y132        FDCE (Setup_fdce_C_D)       -0.062    37.199    sc_computer/cpu/rf/register_reg[21][7]
  -------------------------------------------------------------------
                         required time                         37.199    
                         arrival time                         -20.083    
  -------------------------------------------------------------------
                         slack                                 17.116    

Slack (MET) :             17.175ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[19][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.437ns  (logic 4.345ns (19.366%)  route 18.092ns (80.634%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          2.146    20.006    sc_computer/cpu/rf/D[10]
    SLICE_X57Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X57Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][10]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X57Y132        FDCE (Setup_fdce_C_D)       -0.081    37.181    sc_computer/cpu/rf/register_reg[19][10]
  -------------------------------------------------------------------
                         required time                         37.181    
                         arrival time                         -20.006    
  -------------------------------------------------------------------
                         slack                                 17.175    

Slack (MET) :             17.251ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.360ns  (logic 3.286ns (14.697%)  route 19.074ns (85.303%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.889    19.927    sc_computer/cpu/rf/D[7]
    SLICE_X55Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X55Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X55Y131        FDCE (Setup_fdce_C_D)       -0.081    37.178    sc_computer/cpu/rf/register_reg[19][7]
  -------------------------------------------------------------------
                         required time                         37.178    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 17.251    

Slack (MET) :             17.280ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.368ns  (logic 3.286ns (14.692%)  route 19.081ns (85.308%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 37.940 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.896    19.934    sc_computer/cpu/rf/D[7]
    SLICE_X56Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.479    37.940    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][7]/C
                         clock pessimism             -0.501    37.440    
                         clock uncertainty           -0.180    37.260    
    SLICE_X56Y131        FDCE (Setup_fdce_C_D)       -0.045    37.215    sc_computer/cpu/rf/register_reg[18][7]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.934    
  -------------------------------------------------------------------
                         slack                                 17.280    

Slack (MET) :             17.308ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[26][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.294ns  (logic 4.345ns (19.490%)  route 17.949ns (80.510%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 37.944 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          2.003    19.863    sc_computer/cpu/rf/D[10]
    SLICE_X52Y135        FDCE                                         r  sc_computer/cpu/rf/register_reg[26][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.483    37.944    sc_computer/cpu/rf/clk_out1
    SLICE_X52Y135        FDCE                                         r  sc_computer/cpu/rf/register_reg[26][10]/C
                         clock pessimism             -0.501    37.444    
                         clock uncertainty           -0.180    37.264    
    SLICE_X52Y135        FDCE (Setup_fdce_C_D)       -0.093    37.171    sc_computer/cpu/rf/register_reg[26][10]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 17.308    

Slack (MET) :             17.314ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.350ns  (logic 3.286ns (14.703%)  route 19.064ns (85.297%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 37.941 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.879    19.917    sc_computer/cpu/rf/D[7]
    SLICE_X54Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.480    37.941    sc_computer/cpu/rf/clk_out1
    SLICE_X54Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[17][7]/C
                         clock pessimism             -0.501    37.441    
                         clock uncertainty           -0.180    37.261    
    SLICE_X54Y132        FDCE (Setup_fdce_C_D)       -0.030    37.231    sc_computer/cpu/rf/register_reg[17][7]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 17.314    

Slack (MET) :             17.356ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.311ns  (logic 3.286ns (14.729%)  route 19.025ns (85.271%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.456    16.201    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X4Y131         LUT6 (Prop_lut6_I0_O)        0.124    16.325 r  sc_computer/ram_reg_0_255_11_11_i_1/O
                         net (fo=6, routed)           0.722    17.047    sc_computer/cpu/link/D[10]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.171 r  sc_computer/cpu/link/register[1][11]_i_1/O
                         net (fo=31, routed)          2.707    19.878    sc_computer/cpu/rf/D[11]
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][11]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X56Y132        FDCE (Setup_fdce_C_D)       -0.028    37.234    sc_computer/cpu/rf/register_reg[18][11]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 17.356    

Slack (MET) :             17.401ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.247ns  (logic 4.345ns (19.530%)  route 17.902ns (80.470%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          1.957    19.816    sc_computer/cpu/rf/D[10]
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][10]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X56Y132        FDCE (Setup_fdce_C_D)       -0.045    37.217    sc_computer/cpu/rf/register_reg[18][10]
  -------------------------------------------------------------------
                         required time                         37.217    
                         arrival time                         -19.816    
  -------------------------------------------------------------------
                         slack                                 17.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.596    -0.516    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDPE (Prop_fdpe_C_Q)         0.141    -0.375 r  sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           0.116    -0.259    sc_computer/gpio/rgb_spi/r_SPI_Clk
    SLICE_X6Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X6Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/C
                         clock pessimism             -0.218    -0.503    
    SLICE_X6Y142         FDPE (Hold_fdpe_C_D)         0.052    -0.451    sc_computer/gpio/rgb_spi/o_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc_computer/gpio/datain_d_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/SEGDIGITS_N_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.593    -0.519    sc_computer/gpio/clk_out1
    SLICE_X4Y135         FDRE                                         r  sc_computer/gpio/datain_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  sc_computer/gpio/datain_d_reg[16]/Q
                         net (fo=1, routed)           0.148    -0.230    sc_computer/gpio/datain_d[16]
    SLICE_X4Y136         FDPE                                         r  sc_computer/gpio/SEGDIGITS_N_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.862    -0.289    sc_computer/gpio/clk_out1
    SLICE_X4Y136         FDPE                                         r  sc_computer/gpio/SEGDIGITS_N_reg[16]/C
                         clock pessimism             -0.215    -0.504    
    SLICE_X4Y136         FDPE (Hold_fdpe_C_D)         0.066    -0.438    sc_computer/gpio/SEGDIGITS_N_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.220    sc_computer/gpio/rgb_spi/Q[3]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/C
                         clock pessimism             -0.215    -0.500    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.072    -0.428    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.561    -0.551    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y130        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/Q
                         net (fo=2, routed)           0.127    -0.260    sc_computer/cpu/rv32MD/fusec_mul/D[2]
    SLICE_X13Y130        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.830    -0.322    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X13Y130        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/C
                         clock pessimism             -0.216    -0.538    
    SLICE_X13Y130        FDCE (Hold_fdce_C_D)         0.070    -0.468    sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.562    -0.550    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y131        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/Q
                         net (fo=2, routed)           0.127    -0.259    sc_computer/cpu/rv32MD/fusec_mul/D[4]
    SLICE_X13Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.831    -0.321    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X13Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/C
                         clock pessimism             -0.216    -0.537    
    SLICE_X13Y131        FDCE (Hold_fdce_C_D)         0.070    -0.467    sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.221    sc_computer/gpio/rgb_spi/Q[0]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.215    -0.500    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.070    -0.430    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.564    -0.548    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X10Y133        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/Q
                         net (fo=2, routed)           0.116    -0.268    sc_computer/cpu/rv32MD/fusec_mul/D[12]
    SLICE_X10Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.831    -0.321    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X10Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X10Y131        FDCE (Hold_fdce_C_D)         0.059    -0.477    sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.220    sc_computer/gpio/rgb_spi/Q[2]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/C
                         clock pessimism             -0.215    -0.500    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.070    -0.430    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.561    -0.551    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y130        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/Q
                         net (fo=2, routed)           0.119    -0.268    sc_computer/cpu/rv32MD/fusec_mul/D[1]
    SLICE_X12Y129        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.829    -0.323    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X12Y129        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/C
                         clock pessimism             -0.215    -0.538    
    SLICE_X12Y129        FDCE (Hold_fdce_C_D)         0.059    -0.479    sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sc_computer/gpio/datain_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/SEGEN_N_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.589    -0.523    sc_computer/gpio/clk_out1
    SLICE_X5Y130         FDRE                                         r  sc_computer/gpio/datain_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sc_computer/gpio/datain_d_reg[3]/Q
                         net (fo=4, routed)           0.179    -0.203    sc_computer/gpio/datain_d[3]
    SLICE_X3Y128         FDPE                                         r  sc_computer/gpio/SEGEN_N_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.859    -0.293    sc_computer/gpio/clk_out1
    SLICE_X3Y128         FDPE                                         r  sc_computer/gpio/SEGEN_N_reg[3]/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X3Y128         FDPE (Hold_fdpe_C_D)         0.070    -0.417    sc_computer/gpio/SEGEN_N_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y49     sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y54     sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y48     sc_computer/cpu/rv32MD/mul_div/multiplysignedunsigned/result0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y57     sc_computer/cpu/rv32MD/mul_div/multiplysignedunsigned/result_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y52     sc_computer/cpu/rv32MD/mul_div/multiplysignedunsigned/result_reg__0/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y152   sc_computer/cpu/cu/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y152   sc_computer/cpu/cu/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y152   sc_computer/cpu/cu/counter_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y127    sc_computer/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y127    sc_computer/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y127    sc_computer/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y127    sc_computer/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[22][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.657ns  (logic 3.286ns (14.504%)  route 19.371ns (85.496%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.186    20.224    sc_computer/cpu/rf/D[7]
    SLICE_X53Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X53Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[22][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.161    37.277    
    SLICE_X53Y131        FDCE (Setup_fdce_C_D)       -0.061    37.216    sc_computer/cpu/rf/register_reg[22][7]
  -------------------------------------------------------------------
                         required time                         37.216    
                         arrival time                         -20.224    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.550ns  (logic 3.286ns (14.574%)  route 19.263ns (85.426%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.078    20.116    sc_computer/cpu/rf/D[7]
    SLICE_X54Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X54Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[23][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.161    37.277    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.028    37.249    sc_computer/cpu/rf/register_reg[23][7]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.134ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[21][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.516ns  (logic 3.286ns (14.595%)  route 19.230ns (85.405%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 37.941 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.045    20.083    sc_computer/cpu/rf/D[7]
    SLICE_X52Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.480    37.941    sc_computer/cpu/rf/clk_out1
    SLICE_X52Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[21][7]/C
                         clock pessimism             -0.501    37.441    
                         clock uncertainty           -0.161    37.279    
    SLICE_X52Y132        FDCE (Setup_fdce_C_D)       -0.062    37.217    sc_computer/cpu/rf/register_reg[21][7]
  -------------------------------------------------------------------
                         required time                         37.217    
                         arrival time                         -20.083    
  -------------------------------------------------------------------
                         slack                                 17.134    

Slack (MET) :             17.194ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[19][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.437ns  (logic 4.345ns (19.366%)  route 18.092ns (80.634%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          2.146    20.006    sc_computer/cpu/rf/D[10]
    SLICE_X57Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X57Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][10]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.161    37.280    
    SLICE_X57Y132        FDCE (Setup_fdce_C_D)       -0.081    37.199    sc_computer/cpu/rf/register_reg[19][10]
  -------------------------------------------------------------------
                         required time                         37.200    
                         arrival time                         -20.006    
  -------------------------------------------------------------------
                         slack                                 17.194    

Slack (MET) :             17.269ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.360ns  (logic 3.286ns (14.697%)  route 19.074ns (85.303%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.889    19.927    sc_computer/cpu/rf/D[7]
    SLICE_X55Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X55Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.161    37.277    
    SLICE_X55Y131        FDCE (Setup_fdce_C_D)       -0.081    37.196    sc_computer/cpu/rf/register_reg[19][7]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 17.269    

Slack (MET) :             17.299ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.368ns  (logic 3.286ns (14.692%)  route 19.081ns (85.308%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 37.940 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.896    19.934    sc_computer/cpu/rf/D[7]
    SLICE_X56Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.479    37.940    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][7]/C
                         clock pessimism             -0.501    37.440    
                         clock uncertainty           -0.161    37.278    
    SLICE_X56Y131        FDCE (Setup_fdce_C_D)       -0.045    37.233    sc_computer/cpu/rf/register_reg[18][7]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -19.934    
  -------------------------------------------------------------------
                         slack                                 17.299    

Slack (MET) :             17.327ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[26][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.294ns  (logic 4.345ns (19.490%)  route 17.949ns (80.510%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 37.944 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          2.003    19.863    sc_computer/cpu/rf/D[10]
    SLICE_X52Y135        FDCE                                         r  sc_computer/cpu/rf/register_reg[26][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.483    37.944    sc_computer/cpu/rf/clk_out1
    SLICE_X52Y135        FDCE                                         r  sc_computer/cpu/rf/register_reg[26][10]/C
                         clock pessimism             -0.501    37.444    
                         clock uncertainty           -0.161    37.282    
    SLICE_X52Y135        FDCE (Setup_fdce_C_D)       -0.093    37.189    sc_computer/cpu/rf/register_reg[26][10]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 17.327    

Slack (MET) :             17.332ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.350ns  (logic 3.286ns (14.703%)  route 19.064ns (85.297%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 37.941 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.879    19.917    sc_computer/cpu/rf/D[7]
    SLICE_X54Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.480    37.941    sc_computer/cpu/rf/clk_out1
    SLICE_X54Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[17][7]/C
                         clock pessimism             -0.501    37.441    
                         clock uncertainty           -0.161    37.279    
    SLICE_X54Y132        FDCE (Setup_fdce_C_D)       -0.030    37.249    sc_computer/cpu/rf/register_reg[17][7]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 17.332    

Slack (MET) :             17.374ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.311ns  (logic 3.286ns (14.729%)  route 19.025ns (85.271%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.456    16.201    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X4Y131         LUT6 (Prop_lut6_I0_O)        0.124    16.325 r  sc_computer/ram_reg_0_255_11_11_i_1/O
                         net (fo=6, routed)           0.722    17.047    sc_computer/cpu/link/D[10]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.171 r  sc_computer/cpu/link/register[1][11]_i_1/O
                         net (fo=31, routed)          2.707    19.878    sc_computer/cpu/rf/D[11]
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][11]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.161    37.280    
    SLICE_X56Y132        FDCE (Setup_fdce_C_D)       -0.028    37.252    sc_computer/cpu/rf/register_reg[18][11]
  -------------------------------------------------------------------
                         required time                         37.253    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 17.374    

Slack (MET) :             17.419ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.247ns  (logic 4.345ns (19.530%)  route 17.902ns (80.470%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          1.957    19.816    sc_computer/cpu/rf/D[10]
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][10]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.161    37.280    
    SLICE_X56Y132        FDCE (Setup_fdce_C_D)       -0.045    37.236    sc_computer/cpu/rf/register_reg[18][10]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                         -19.816    
  -------------------------------------------------------------------
                         slack                                 17.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.596    -0.516    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDPE (Prop_fdpe_C_Q)         0.141    -0.375 r  sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           0.116    -0.259    sc_computer/gpio/rgb_spi/r_SPI_Clk
    SLICE_X6Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X6Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/C
                         clock pessimism             -0.218    -0.503    
    SLICE_X6Y142         FDPE (Hold_fdpe_C_D)         0.052    -0.451    sc_computer/gpio/rgb_spi/o_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc_computer/gpio/datain_d_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/SEGDIGITS_N_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.593    -0.519    sc_computer/gpio/clk_out1
    SLICE_X4Y135         FDRE                                         r  sc_computer/gpio/datain_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  sc_computer/gpio/datain_d_reg[16]/Q
                         net (fo=1, routed)           0.148    -0.230    sc_computer/gpio/datain_d[16]
    SLICE_X4Y136         FDPE                                         r  sc_computer/gpio/SEGDIGITS_N_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.862    -0.289    sc_computer/gpio/clk_out1
    SLICE_X4Y136         FDPE                                         r  sc_computer/gpio/SEGDIGITS_N_reg[16]/C
                         clock pessimism             -0.215    -0.504    
    SLICE_X4Y136         FDPE (Hold_fdpe_C_D)         0.066    -0.438    sc_computer/gpio/SEGDIGITS_N_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.220    sc_computer/gpio/rgb_spi/Q[3]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/C
                         clock pessimism             -0.215    -0.500    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.072    -0.428    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.561    -0.551    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y130        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/Q
                         net (fo=2, routed)           0.127    -0.260    sc_computer/cpu/rv32MD/fusec_mul/D[2]
    SLICE_X13Y130        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.830    -0.322    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X13Y130        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/C
                         clock pessimism             -0.216    -0.538    
    SLICE_X13Y130        FDCE (Hold_fdce_C_D)         0.070    -0.468    sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.562    -0.550    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y131        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/Q
                         net (fo=2, routed)           0.127    -0.259    sc_computer/cpu/rv32MD/fusec_mul/D[4]
    SLICE_X13Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.831    -0.321    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X13Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/C
                         clock pessimism             -0.216    -0.537    
    SLICE_X13Y131        FDCE (Hold_fdce_C_D)         0.070    -0.467    sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.221    sc_computer/gpio/rgb_spi/Q[0]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.215    -0.500    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.070    -0.430    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.564    -0.548    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X10Y133        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/Q
                         net (fo=2, routed)           0.116    -0.268    sc_computer/cpu/rv32MD/fusec_mul/D[12]
    SLICE_X10Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.831    -0.321    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X10Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X10Y131        FDCE (Hold_fdce_C_D)         0.059    -0.477    sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.220    sc_computer/gpio/rgb_spi/Q[2]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/C
                         clock pessimism             -0.215    -0.500    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.070    -0.430    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.561    -0.551    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y130        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/Q
                         net (fo=2, routed)           0.119    -0.268    sc_computer/cpu/rv32MD/fusec_mul/D[1]
    SLICE_X12Y129        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.829    -0.323    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X12Y129        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/C
                         clock pessimism             -0.215    -0.538    
    SLICE_X12Y129        FDCE (Hold_fdce_C_D)         0.059    -0.479    sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sc_computer/gpio/datain_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/SEGEN_N_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.589    -0.523    sc_computer/gpio/clk_out1
    SLICE_X5Y130         FDRE                                         r  sc_computer/gpio/datain_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sc_computer/gpio/datain_d_reg[3]/Q
                         net (fo=4, routed)           0.179    -0.203    sc_computer/gpio/datain_d[3]
    SLICE_X3Y128         FDPE                                         r  sc_computer/gpio/SEGEN_N_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.859    -0.293    sc_computer/gpio/clk_out1
    SLICE_X3Y128         FDPE                                         r  sc_computer/gpio/SEGEN_N_reg[3]/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X3Y128         FDPE (Hold_fdpe_C_D)         0.070    -0.417    sc_computer/gpio/SEGEN_N_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y49     sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y54     sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y48     sc_computer/cpu/rv32MD/mul_div/multiplysignedunsigned/result0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y57     sc_computer/cpu/rv32MD/mul_div/multiplysignedunsigned/result_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         40.000      37.846     DSP48_X0Y52     sc_computer/cpu/rv32MD/mul_div/multiplysignedunsigned/result_reg__0/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y152   sc_computer/cpu/cu/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y152   sc_computer/cpu/cu/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y152   sc_computer/cpu/cu/counter_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y127    sc_computer/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y127    sc_computer/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X8Y130    sc_computer/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y127    sc_computer/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X6Y127    sc_computer/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.974ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[22][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.657ns  (logic 3.286ns (14.504%)  route 19.371ns (85.496%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.186    20.224    sc_computer/cpu/rf/D[7]
    SLICE_X53Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X53Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[22][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X53Y131        FDCE (Setup_fdce_C_D)       -0.061    37.198    sc_computer/cpu/rf/register_reg[22][7]
  -------------------------------------------------------------------
                         required time                         37.198    
                         arrival time                         -20.224    
  -------------------------------------------------------------------
                         slack                                 16.974    

Slack (MET) :             17.114ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.550ns  (logic 3.286ns (14.574%)  route 19.263ns (85.426%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.078    20.116    sc_computer/cpu/rf/D[7]
    SLICE_X54Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X54Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[23][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.028    37.231    sc_computer/cpu/rf/register_reg[23][7]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                 17.114    

Slack (MET) :             17.116ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[21][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.516ns  (logic 3.286ns (14.595%)  route 19.230ns (85.405%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 37.941 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.045    20.083    sc_computer/cpu/rf/D[7]
    SLICE_X52Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.480    37.941    sc_computer/cpu/rf/clk_out1
    SLICE_X52Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[21][7]/C
                         clock pessimism             -0.501    37.441    
                         clock uncertainty           -0.180    37.261    
    SLICE_X52Y132        FDCE (Setup_fdce_C_D)       -0.062    37.199    sc_computer/cpu/rf/register_reg[21][7]
  -------------------------------------------------------------------
                         required time                         37.199    
                         arrival time                         -20.083    
  -------------------------------------------------------------------
                         slack                                 17.116    

Slack (MET) :             17.175ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[19][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.437ns  (logic 4.345ns (19.366%)  route 18.092ns (80.634%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          2.146    20.006    sc_computer/cpu/rf/D[10]
    SLICE_X57Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X57Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][10]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X57Y132        FDCE (Setup_fdce_C_D)       -0.081    37.181    sc_computer/cpu/rf/register_reg[19][10]
  -------------------------------------------------------------------
                         required time                         37.181    
                         arrival time                         -20.006    
  -------------------------------------------------------------------
                         slack                                 17.175    

Slack (MET) :             17.251ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.360ns  (logic 3.286ns (14.697%)  route 19.074ns (85.303%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.889    19.927    sc_computer/cpu/rf/D[7]
    SLICE_X55Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X55Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X55Y131        FDCE (Setup_fdce_C_D)       -0.081    37.178    sc_computer/cpu/rf/register_reg[19][7]
  -------------------------------------------------------------------
                         required time                         37.178    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 17.251    

Slack (MET) :             17.280ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.368ns  (logic 3.286ns (14.692%)  route 19.081ns (85.308%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 37.940 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.896    19.934    sc_computer/cpu/rf/D[7]
    SLICE_X56Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.479    37.940    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][7]/C
                         clock pessimism             -0.501    37.440    
                         clock uncertainty           -0.180    37.260    
    SLICE_X56Y131        FDCE (Setup_fdce_C_D)       -0.045    37.215    sc_computer/cpu/rf/register_reg[18][7]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.934    
  -------------------------------------------------------------------
                         slack                                 17.280    

Slack (MET) :             17.308ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[26][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.294ns  (logic 4.345ns (19.490%)  route 17.949ns (80.510%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 37.944 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          2.003    19.863    sc_computer/cpu/rf/D[10]
    SLICE_X52Y135        FDCE                                         r  sc_computer/cpu/rf/register_reg[26][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.483    37.944    sc_computer/cpu/rf/clk_out1
    SLICE_X52Y135        FDCE                                         r  sc_computer/cpu/rf/register_reg[26][10]/C
                         clock pessimism             -0.501    37.444    
                         clock uncertainty           -0.180    37.264    
    SLICE_X52Y135        FDCE (Setup_fdce_C_D)       -0.093    37.171    sc_computer/cpu/rf/register_reg[26][10]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 17.308    

Slack (MET) :             17.314ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.350ns  (logic 3.286ns (14.703%)  route 19.064ns (85.297%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 37.941 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.879    19.917    sc_computer/cpu/rf/D[7]
    SLICE_X54Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.480    37.941    sc_computer/cpu/rf/clk_out1
    SLICE_X54Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[17][7]/C
                         clock pessimism             -0.501    37.441    
                         clock uncertainty           -0.180    37.261    
    SLICE_X54Y132        FDCE (Setup_fdce_C_D)       -0.030    37.231    sc_computer/cpu/rf/register_reg[17][7]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 17.314    

Slack (MET) :             17.356ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.311ns  (logic 3.286ns (14.729%)  route 19.025ns (85.271%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.456    16.201    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X4Y131         LUT6 (Prop_lut6_I0_O)        0.124    16.325 r  sc_computer/ram_reg_0_255_11_11_i_1/O
                         net (fo=6, routed)           0.722    17.047    sc_computer/cpu/link/D[10]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.171 r  sc_computer/cpu/link/register[1][11]_i_1/O
                         net (fo=31, routed)          2.707    19.878    sc_computer/cpu/rf/D[11]
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][11]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X56Y132        FDCE (Setup_fdce_C_D)       -0.028    37.234    sc_computer/cpu/rf/register_reg[18][11]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 17.356    

Slack (MET) :             17.401ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.247ns  (logic 4.345ns (19.530%)  route 17.902ns (80.470%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          1.957    19.816    sc_computer/cpu/rf/D[10]
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][10]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X56Y132        FDCE (Setup_fdce_C_D)       -0.045    37.217    sc_computer/cpu/rf/register_reg[18][10]
  -------------------------------------------------------------------
                         required time                         37.217    
                         arrival time                         -19.816    
  -------------------------------------------------------------------
                         slack                                 17.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.596    -0.516    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDPE (Prop_fdpe_C_Q)         0.141    -0.375 r  sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           0.116    -0.259    sc_computer/gpio/rgb_spi/r_SPI_Clk
    SLICE_X6Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X6Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/C
                         clock pessimism             -0.218    -0.503    
                         clock uncertainty            0.180    -0.323    
    SLICE_X6Y142         FDPE (Hold_fdpe_C_D)         0.052    -0.271    sc_computer/gpio/rgb_spi/o_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 sc_computer/gpio/datain_d_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/SEGDIGITS_N_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.593    -0.519    sc_computer/gpio/clk_out1
    SLICE_X4Y135         FDRE                                         r  sc_computer/gpio/datain_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  sc_computer/gpio/datain_d_reg[16]/Q
                         net (fo=1, routed)           0.148    -0.230    sc_computer/gpio/datain_d[16]
    SLICE_X4Y136         FDPE                                         r  sc_computer/gpio/SEGDIGITS_N_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.862    -0.289    sc_computer/gpio/clk_out1
    SLICE_X4Y136         FDPE                                         r  sc_computer/gpio/SEGDIGITS_N_reg[16]/C
                         clock pessimism             -0.215    -0.504    
                         clock uncertainty            0.180    -0.324    
    SLICE_X4Y136         FDPE (Hold_fdpe_C_D)         0.066    -0.258    sc_computer/gpio/SEGDIGITS_N_reg[16]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.220    sc_computer/gpio/rgb_spi/Q[3]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/C
                         clock pessimism             -0.215    -0.500    
                         clock uncertainty            0.180    -0.320    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.072    -0.248    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.561    -0.551    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y130        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/Q
                         net (fo=2, routed)           0.127    -0.260    sc_computer/cpu/rv32MD/fusec_mul/D[2]
    SLICE_X13Y130        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.830    -0.322    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X13Y130        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/C
                         clock pessimism             -0.216    -0.538    
                         clock uncertainty            0.180    -0.358    
    SLICE_X13Y130        FDCE (Hold_fdce_C_D)         0.070    -0.288    sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.562    -0.550    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y131        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/Q
                         net (fo=2, routed)           0.127    -0.259    sc_computer/cpu/rv32MD/fusec_mul/D[4]
    SLICE_X13Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.831    -0.321    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X13Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/C
                         clock pessimism             -0.216    -0.537    
                         clock uncertainty            0.180    -0.357    
    SLICE_X13Y131        FDCE (Hold_fdce_C_D)         0.070    -0.287    sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.221    sc_computer/gpio/rgb_spi/Q[0]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.215    -0.500    
                         clock uncertainty            0.180    -0.320    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.070    -0.250    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.564    -0.548    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X10Y133        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/Q
                         net (fo=2, routed)           0.116    -0.268    sc_computer/cpu/rv32MD/fusec_mul/D[12]
    SLICE_X10Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.831    -0.321    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X10Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.180    -0.356    
    SLICE_X10Y131        FDCE (Hold_fdce_C_D)         0.059    -0.297    sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.220    sc_computer/gpio/rgb_spi/Q[2]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/C
                         clock pessimism             -0.215    -0.500    
                         clock uncertainty            0.180    -0.320    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.070    -0.250    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.561    -0.551    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y130        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/Q
                         net (fo=2, routed)           0.119    -0.268    sc_computer/cpu/rv32MD/fusec_mul/D[1]
    SLICE_X12Y129        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.829    -0.323    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X12Y129        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/C
                         clock pessimism             -0.215    -0.538    
                         clock uncertainty            0.180    -0.358    
    SLICE_X12Y129        FDCE (Hold_fdce_C_D)         0.059    -0.299    sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sc_computer/gpio/datain_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/SEGEN_N_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.589    -0.523    sc_computer/gpio/clk_out1
    SLICE_X5Y130         FDRE                                         r  sc_computer/gpio/datain_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sc_computer/gpio/datain_d_reg[3]/Q
                         net (fo=4, routed)           0.179    -0.203    sc_computer/gpio/datain_d[3]
    SLICE_X3Y128         FDPE                                         r  sc_computer/gpio/SEGEN_N_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.859    -0.293    sc_computer/gpio/clk_out1
    SLICE_X3Y128         FDPE                                         r  sc_computer/gpio/SEGEN_N_reg[3]/C
                         clock pessimism             -0.194    -0.487    
                         clock uncertainty            0.180    -0.307    
    SLICE_X3Y128         FDPE (Hold_fdpe_C_D)         0.070    -0.237    sc_computer/gpio/SEGEN_N_reg[3]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.974ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[22][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.657ns  (logic 3.286ns (14.504%)  route 19.371ns (85.496%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.186    20.224    sc_computer/cpu/rf/D[7]
    SLICE_X53Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X53Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[22][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X53Y131        FDCE (Setup_fdce_C_D)       -0.061    37.198    sc_computer/cpu/rf/register_reg[22][7]
  -------------------------------------------------------------------
                         required time                         37.198    
                         arrival time                         -20.224    
  -------------------------------------------------------------------
                         slack                                 16.974    

Slack (MET) :             17.114ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[23][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.550ns  (logic 3.286ns (14.574%)  route 19.263ns (85.426%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.078    20.116    sc_computer/cpu/rf/D[7]
    SLICE_X54Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X54Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[23][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.028    37.231    sc_computer/cpu/rf/register_reg[23][7]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                 17.114    

Slack (MET) :             17.116ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[21][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.516ns  (logic 3.286ns (14.595%)  route 19.230ns (85.405%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 37.941 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          3.045    20.083    sc_computer/cpu/rf/D[7]
    SLICE_X52Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.480    37.941    sc_computer/cpu/rf/clk_out1
    SLICE_X52Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[21][7]/C
                         clock pessimism             -0.501    37.441    
                         clock uncertainty           -0.180    37.261    
    SLICE_X52Y132        FDCE (Setup_fdce_C_D)       -0.062    37.199    sc_computer/cpu/rf/register_reg[21][7]
  -------------------------------------------------------------------
                         required time                         37.199    
                         arrival time                         -20.083    
  -------------------------------------------------------------------
                         slack                                 17.116    

Slack (MET) :             17.175ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[19][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.437ns  (logic 4.345ns (19.366%)  route 18.092ns (80.634%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          2.146    20.006    sc_computer/cpu/rf/D[10]
    SLICE_X57Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X57Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][10]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X57Y132        FDCE (Setup_fdce_C_D)       -0.081    37.181    sc_computer/cpu/rf/register_reg[19][10]
  -------------------------------------------------------------------
                         required time                         37.181    
                         arrival time                         -20.006    
  -------------------------------------------------------------------
                         slack                                 17.175    

Slack (MET) :             17.251ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[19][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.360ns  (logic 3.286ns (14.697%)  route 19.074ns (85.303%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.889    19.927    sc_computer/cpu/rf/D[7]
    SLICE_X55Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.478    37.939    sc_computer/cpu/rf/clk_out1
    SLICE_X55Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[19][7]/C
                         clock pessimism             -0.501    37.439    
                         clock uncertainty           -0.180    37.259    
    SLICE_X55Y131        FDCE (Setup_fdce_C_D)       -0.081    37.178    sc_computer/cpu/rf/register_reg[19][7]
  -------------------------------------------------------------------
                         required time                         37.178    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 17.251    

Slack (MET) :             17.280ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.368ns  (logic 3.286ns (14.692%)  route 19.081ns (85.308%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 37.940 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.896    19.934    sc_computer/cpu/rf/D[7]
    SLICE_X56Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.479    37.940    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y131        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][7]/C
                         clock pessimism             -0.501    37.440    
                         clock uncertainty           -0.180    37.260    
    SLICE_X56Y131        FDCE (Setup_fdce_C_D)       -0.045    37.215    sc_computer/cpu/rf/register_reg[18][7]
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.934    
  -------------------------------------------------------------------
                         slack                                 17.280    

Slack (MET) :             17.308ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[26][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.294ns  (logic 4.345ns (19.490%)  route 17.949ns (80.510%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 37.944 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          2.003    19.863    sc_computer/cpu/rf/D[10]
    SLICE_X52Y135        FDCE                                         r  sc_computer/cpu/rf/register_reg[26][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.483    37.944    sc_computer/cpu/rf/clk_out1
    SLICE_X52Y135        FDCE                                         r  sc_computer/cpu/rf/register_reg[26][10]/C
                         clock pessimism             -0.501    37.444    
                         clock uncertainty           -0.180    37.264    
    SLICE_X52Y135        FDCE (Setup_fdce_C_D)       -0.093    37.171    sc_computer/cpu/rf/register_reg[26][10]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 17.308    

Slack (MET) :             17.314ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.350ns  (logic 3.286ns (14.703%)  route 19.064ns (85.297%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 37.941 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.331    16.076    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  sc_computer/ram_reg_0_255_7_7_i_1/O
                         net (fo=6, routed)           0.715    16.914    sc_computer/cpu/link/D[6]
    SLICE_X15Y130        LUT5 (Prop_lut5_I1_O)        0.124    17.038 r  sc_computer/cpu/link/register[1][7]_i_1/O
                         net (fo=31, routed)          2.879    19.917    sc_computer/cpu/rf/D[7]
    SLICE_X54Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.480    37.941    sc_computer/cpu/rf/clk_out1
    SLICE_X54Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[17][7]/C
                         clock pessimism             -0.501    37.441    
                         clock uncertainty           -0.180    37.261    
    SLICE_X54Y132        FDCE (Setup_fdce_C_D)       -0.030    37.231    sc_computer/cpu/rf/register_reg[17][7]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 17.314    

Slack (MET) :             17.356ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.311ns  (logic 3.286ns (14.729%)  route 19.025ns (85.271%))
  Logic Levels:           14  (LUT5=2 LUT6=7 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.614    -2.433    sc_computer/cpu/pcreg/clk_out1
    SLICE_X29Y130        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.456    -1.977 r  sc_computer/cpu/pcreg/q_reg[2]/Q
                         net (fo=114, routed)         2.309     0.332    sc_computer/imem/ram_reg_0_255_20_20/A0
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.413     0.745 r  sc_computer/imem/ram_reg_0_255_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.745    sc_computer/imem/ram_reg_0_255_20_20/OA
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I1_O)      0.214     0.959 r  sc_computer/imem/ram_reg_0_255_20_20/F7.A/O
                         net (fo=1, routed)           0.000     0.959    sc_computer/imem/ram_reg_0_255_20_20/O1
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     1.047 r  sc_computer/imem/ram_reg_0_255_20_20/F8/O
                         net (fo=262, routed)         3.365     4.411    sc_computer/cpu/rf/data_out1[3]
    SLICE_X53Y133        LUT6 (Prop_lut6_I4_O)        0.319     4.730 r  sc_computer/cpu/rf/result0_i_259/O
                         net (fo=1, routed)           0.000     4.730    sc_computer/cpu/rf/result0_i_259_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I0_O)      0.238     4.968 r  sc_computer/cpu/rf/result0_i_127/O
                         net (fo=1, routed)           0.995     5.963    sc_computer/cpu/rf/result0_i_127_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.298     6.261 r  sc_computer/cpu/rf/result0_i_32/O
                         net (fo=8, routed)           1.120     7.381    sc_computer/cpu/alu_b/b[0]
    SLICE_X33Y129        LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  sc_computer/cpu/alu_b/register[1][0]_i_8/O
                         net (fo=72, routed)          2.679    10.185    sc_computer/imem/alub[0]
    SLICE_X44Y137        LUT6 (Prop_lut6_I2_O)        0.124    10.309 r  sc_computer/imem/HSEL_d_i_78/O
                         net (fo=1, routed)           0.000    10.309    sc_computer/imem/cpu/alunit/data8[25]
    SLICE_X44Y137        MUXF7 (Prop_muxf7_I1_O)      0.217    10.526 r  sc_computer/imem/HSEL_d_reg_i_30/O
                         net (fo=1, routed)           1.123    11.649    sc_computer/imem/HSEL_d_reg_i_30_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I4_O)        0.299    11.948 r  sc_computer/imem/HSEL_d_i_12/O
                         net (fo=2, routed)           0.740    12.689    sc_computer/imem/HSEL_d_i_12_n_0
    SLICE_X33Y136        LUT5 (Prop_lut5_I1_O)        0.124    12.813 f  sc_computer/imem/ram_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           0.808    13.621    sc_computer/imem_n_129
    SLICE_X33Y136        LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  sc_computer/ram_reg_0_255_0_0_i_11/O
                         net (fo=32, routed)          2.456    16.201    sc_computer/ram_reg_0_255_0_0_i_11_n_0
    SLICE_X4Y131         LUT6 (Prop_lut6_I0_O)        0.124    16.325 r  sc_computer/ram_reg_0_255_11_11_i_1/O
                         net (fo=6, routed)           0.722    17.047    sc_computer/cpu/link/D[10]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.171 r  sc_computer/cpu/link/register[1][11]_i_1/O
                         net (fo=31, routed)          2.707    19.878    sc_computer/cpu/rf/D[11]
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][11]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X56Y132        FDCE (Setup_fdce_C_D)       -0.028    37.234    sc_computer/cpu/rf/register_reg[18][11]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 17.356    

Slack (MET) :             17.401ns  (required time - arrival time)
  Source:                 sc_computer/cpu/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rf/register_reg[18][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.247ns  (logic 4.345ns (19.530%)  route 17.902ns (80.470%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.616    -2.431    sc_computer/cpu/pcreg/clk_out1
    SLICE_X32Y132        FDCE                                         r  sc_computer/cpu/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDCE (Prop_fdce_C_Q)         0.456    -1.975 r  sc_computer/cpu/pcreg/q_reg[4]/Q
                         net (fo=113, routed)         2.525     0.550    sc_computer/imem/ram_reg_0_255_21_21/A2
    SLICE_X14Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     0.674 r  sc_computer/imem/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.674    sc_computer/imem/ram_reg_0_255_21_21/OD
    SLICE_X14Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     0.915 r  sc_computer/imem/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000     0.915    sc_computer/imem/ram_reg_0_255_21_21/O0
    SLICE_X14Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     1.013 r  sc_computer/imem/ram_reg_0_255_21_21/F8/O
                         net (fo=262, routed)         5.272     6.285    sc_computer/cpu/rf/data_out1[4]
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.319     6.604 r  sc_computer/cpu/rf/result0_i_165/O
                         net (fo=1, routed)           0.000     6.604    sc_computer/cpu/rf/result0_i_165_n_0
    SLICE_X54Y134        MUXF7 (Prop_muxf7_I0_O)      0.209     6.813 r  sc_computer/cpu/rf/result0_i_80/O
                         net (fo=1, routed)           0.575     7.388    sc_computer/cpu/rf/result0_i_80_n_0
    SLICE_X49Y134        LUT6 (Prop_lut6_I1_O)        0.297     7.685 r  sc_computer/cpu/rf/result0_i_20/O
                         net (fo=8, routed)           0.779     8.464    sc_computer/cpu/alu_b/b[8]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.124     8.588 r  sc_computer/cpu/alu_b/register[1][12]_i_8/O
                         net (fo=5, routed)           0.772     9.360    sc_computer/cpu/rf/register_reg[1][15]_i_12_4
    SLICE_X37Y134        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  sc_computer/cpu/rf/register[1][15]_i_31/O
                         net (fo=1, routed)           0.000     9.484    sc_computer/cpu/rf/register[1][15]_i_31_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.016 r  sc_computer/cpu/rf/register_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.016    sc_computer/cpu/rf/register_reg[1][15]_i_12_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.130 r  sc_computer/cpu/rf/register_reg[1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.130    sc_computer/cpu/rf/register_reg[1][19]_i_12_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.244 r  sc_computer/cpu/rf/HSEL_d_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.244    sc_computer/cpu/rf/HSEL_d_reg_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.358 r  sc_computer/cpu/rf/HSEL_d_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.358    sc_computer/cpu/rf/HSEL_d_reg_i_27_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.580 f  sc_computer/cpu/rf/register_reg[1][31]_i_18/O[0]
                         net (fo=1, routed)           0.604    11.184    sc_computer/imem/ram_reg_0_255_0_0_i_17_1[0]
    SLICE_X38Y138        LUT6 (Prop_lut6_I3_O)        0.299    11.483 f  sc_computer/imem/ram_reg_0_255_0_0_i_38/O
                         net (fo=1, routed)           0.000    11.483    sc_computer/imem/ram_reg_0_255_0_0_i_38_n_0
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.214    11.697 f  sc_computer/imem/ram_reg_0_255_0_0_i_17/O
                         net (fo=11, routed)          0.637    12.334    sc_computer/imem/ram_reg_0_255_0_0_i_38_0
    SLICE_X37Y139        LUT2 (Prop_lut2_I1_O)        0.293    12.627 r  sc_computer/imem/ram_reg_0_255_5_5_i_4/O
                         net (fo=27, routed)          3.181    15.808    sc_computer/imem_n_57
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.327    16.135 r  sc_computer/ram_reg_0_255_10_10_i_1/O
                         net (fo=6, routed)           1.600    17.735    sc_computer/cpu/link/D[9]
    SLICE_X15Y131        LUT5 (Prop_lut5_I1_O)        0.124    17.859 r  sc_computer/cpu/link/register[1][10]_i_1/O
                         net (fo=31, routed)          1.957    19.816    sc_computer/cpu/rf/D[10]
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        1.481    37.942    sc_computer/cpu/rf/clk_out1
    SLICE_X56Y132        FDCE                                         r  sc_computer/cpu/rf/register_reg[18][10]/C
                         clock pessimism             -0.501    37.442    
                         clock uncertainty           -0.180    37.262    
    SLICE_X56Y132        FDCE (Setup_fdce_C_D)       -0.045    37.217    sc_computer/cpu/rf/register_reg[18][10]
  -------------------------------------------------------------------
                         required time                         37.217    
                         arrival time                         -19.816    
  -------------------------------------------------------------------
                         slack                                 17.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.596    -0.516    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDPE (Prop_fdpe_C_Q)         0.141    -0.375 r  sc_computer/gpio/rgb_spi/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           0.116    -0.259    sc_computer/gpio/rgb_spi/r_SPI_Clk
    SLICE_X6Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X6Y142         FDPE                                         r  sc_computer/gpio/rgb_spi/o_SPI_Clk_reg/C
                         clock pessimism             -0.218    -0.503    
                         clock uncertainty            0.180    -0.323    
    SLICE_X6Y142         FDPE (Hold_fdpe_C_D)         0.052    -0.271    sc_computer/gpio/rgb_spi/o_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 sc_computer/gpio/datain_d_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/SEGDIGITS_N_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.593    -0.519    sc_computer/gpio/clk_out1
    SLICE_X4Y135         FDRE                                         r  sc_computer/gpio/datain_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  sc_computer/gpio/datain_d_reg[16]/Q
                         net (fo=1, routed)           0.148    -0.230    sc_computer/gpio/datain_d[16]
    SLICE_X4Y136         FDPE                                         r  sc_computer/gpio/SEGDIGITS_N_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.862    -0.289    sc_computer/gpio/clk_out1
    SLICE_X4Y136         FDPE                                         r  sc_computer/gpio/SEGDIGITS_N_reg[16]/C
                         clock pessimism             -0.215    -0.504    
                         clock uncertainty            0.180    -0.324    
    SLICE_X4Y136         FDPE (Hold_fdpe_C_D)         0.066    -0.258    sc_computer/gpio/SEGDIGITS_N_reg[16]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[3]/Q
                         net (fo=1, routed)           0.156    -0.220    sc_computer/gpio/rgb_spi/Q[3]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]/C
                         clock pessimism             -0.215    -0.500    
                         clock uncertainty            0.180    -0.320    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.072    -0.248    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.561    -0.551    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y130        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[2]__0/Q
                         net (fo=2, routed)           0.127    -0.260    sc_computer/cpu/rv32MD/fusec_mul/D[2]
    SLICE_X13Y130        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.830    -0.322    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X13Y130        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]/C
                         clock pessimism             -0.216    -0.538    
                         clock uncertainty            0.180    -0.358    
    SLICE_X13Y130        FDCE (Hold_fdce_C_D)         0.070    -0.288    sc_computer/cpu/rv32MD/fusec_mul/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.562    -0.550    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y131        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[4]__0/Q
                         net (fo=2, routed)           0.127    -0.259    sc_computer/cpu/rv32MD/fusec_mul/D[4]
    SLICE_X13Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.831    -0.321    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X13Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]/C
                         clock pessimism             -0.216    -0.537    
                         clock uncertainty            0.180    -0.357    
    SLICE_X13Y131        FDCE (Hold_fdce_C_D)         0.070    -0.287    sc_computer/cpu/rv32MD/fusec_mul/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.221    sc_computer/gpio/rgb_spi/Q[0]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.215    -0.500    
                         clock uncertainty            0.180    -0.320    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.070    -0.250    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.564    -0.548    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X10Y133        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[12]__0/Q
                         net (fo=2, routed)           0.116    -0.268    sc_computer/cpu/rv32MD/fusec_mul/D[12]
    SLICE_X10Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.831    -0.321    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X10Y131        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.180    -0.356    
    SLICE_X10Y131        FDCE (Hold_fdce_C_D)         0.059    -0.297    sc_computer/cpu/rv32MD/fusec_mul/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sc_computer/gpio/SPIdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.595    -0.517    sc_computer/gpio/clk_out1
    SLICE_X5Y138         FDCE                                         r  sc_computer/gpio/SPIdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  sc_computer/gpio/SPIdata_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.220    sc_computer/gpio/rgb_spi/Q[2]
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.866    -0.285    sc_computer/gpio/rgb_spi/clk_out1
    SLICE_X7Y140         FDCE                                         r  sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]/C
                         clock pessimism             -0.215    -0.500    
                         clock uncertainty            0.180    -0.320    
    SLICE_X7Y140         FDCE (Hold_fdce_C_D)         0.070    -0.250    sc_computer/gpio/rgb_spi/r_TX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.561    -0.551    sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/clk_out1
    SLICE_X12Y130        FDRE                                         r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  sc_computer/cpu/rv32MD/mul_div/multiplysignedsigned/result_reg[1]__0/Q
                         net (fo=2, routed)           0.119    -0.268    sc_computer/cpu/rv32MD/fusec_mul/D[1]
    SLICE_X12Y129        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.829    -0.323    sc_computer/cpu/rv32MD/fusec_mul/clk_out1
    SLICE_X12Y129        FDCE                                         r  sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]/C
                         clock pessimism             -0.215    -0.538    
                         clock uncertainty            0.180    -0.358    
    SLICE_X12Y129        FDCE (Hold_fdce_C_D)         0.059    -0.299    sc_computer/cpu/rv32MD/fusec_mul/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sc_computer/gpio/datain_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sc_computer/gpio/SEGEN_N_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.589    -0.523    sc_computer/gpio/clk_out1
    SLICE_X5Y130         FDRE                                         r  sc_computer/gpio/datain_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  sc_computer/gpio/datain_d_reg[3]/Q
                         net (fo=4, routed)           0.179    -0.203    sc_computer/gpio/datain_d[3]
    SLICE_X3Y128         FDPE                                         r  sc_computer/gpio/SEGEN_N_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1607, routed)        0.859    -0.293    sc_computer/gpio/clk_out1
    SLICE_X3Y128         FDPE                                         r  sc_computer/gpio/SEGEN_N_reg[3]/C
                         clock pessimism             -0.194    -0.487    
                         clock uncertainty            0.180    -0.307    
    SLICE_X3Y128         FDPE (Hold_fdpe_C_D)         0.070    -0.237    sc_computer/gpio/SEGEN_N_reg[3]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.034    





