;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP @124, 106
	MOV -4, <-20
	MOV -4, <-20
	DJN -51, @-20
	SUB @121, 103
	JMZ <-724, 102
	CMP @124, 106
	MOV @-127, 107
	SUB 261, 100
	SUB #-16, <0
	SUB @0, @2
	SUB @121, 103
	SUB @0, @2
	DJN -1, @-20
	SUB @0, @2
	SUB @124, 106
	MOV -4, <-20
	SUB @0, @2
	CMP #0, @802
	SPL <-127, 100
	ADD #210, 220
	SUB 120, 9
	JMP 0, 2
	SUB @0, @2
	SLT 217, 20
	JMP <0, #2
	SUB @-127, 140
	ADD 210, 20
	CMP #0, @802
	ADD 210, 20
	SPL <-127, 100
	ADD 210, 410
	CMP -207, <-120
	ADD -4, <-720
	MOV 210, 20
	CMP -207, <-120
	SUB -207, <-120
	SUB 620, 0
	SPL <720, #2
	ADD 250, <20
	DJN -1, @-20
	SPL <720, #2
	CMP 207, <-120
	SPL 0, @-2
	SUB 261, 100
	SUB 261, 100
	CMP 207, <-120
