# General

| Property    | Value                                                               |
|-------------|---------------------------------------------------------------------|
| NAME        | 74(..)?74                                                           |
| DATASHEET   | http://www.ti.com/lit/ds/symlink/sn74hc74.pdf                       |
| DESCRIPTION | Dual D-type Positive-Edge-Trigered Flip-Flops with Preset and Clear |

# Pin definitions

These pin-defintions are valid for the DIP encapsulation.

| Pin | Name     | Direction |
|-----|----------|-----------|
|  1  |  ~1CLR   |     I     |
|  2  |    1D    |     I     |
|  3  |   1CLK   |     I     |
|  4  |  ~1PRE   |     I     |
|  5  |    1Q    |     O     |
|  6  |   ~1Q    |     O     |
|  7  |   GND    |     0     |
|  8  |   ~2Q    |     O     |
|  9  |    2Q    |     O     |
| 10  |  ~2PRE   |     I     |
| 11  |   2CLK   |     I     |
| 12  |    2D    |     I     |
| 13  |  ~2CLR   |     I     |
| 14  |    VCC   |     1     |

# Template

| DATA |  ~CLR  | ~PRESET | CLOCK |  Q  | ~Q  | Description
|------|--------|---------|-------|-----|-----|--------------------------------------------------------------|
|   0  |    1   | 1       | 0     |  x  |  x  | Initial state                                                |
|   0  |    1   | 0       | 0     |  1  |  0  | LOW ~PRESET signal should raise output HIGH.                 |
|   0  |    1   | 1       | 0     |  1  |  0  | After restoring ~PRESET to HIGH, output should remain HIGH.  |
|   0  |    0   | 1       | 0     |  0  |  1  | Triggering ~CLR should result in LOW Q and HIGH ~Q           |
|   0  |    1   | 1       | 0     |  0  |  1  | After triggering clear, Q should remain LOW.                 |
|   1  |    1   | 1       | 0     |  0  |  1  | Loaded DATA HIGH without CLOCK should not affect output.     |
|   1  |    1   | 1       | 1     |  1  |  0  | DATA HIGH during CLOCK; Q should transition to HIGH.         |
|   1  |    1   | 1       | 0     |  1  |  0  | Lowering CLOCK should not affect output.                     |
|   0  |    1   | 1       | 0     |  1  |  0  | Lowering DATA in CLK LOW state should not affect Q.          |

# Test unit 1

| Value    | Pin    |
|----------|--------|
| DATA     | 1D     |
| ~CLR     | ~1CLR  |
| ~PRESET  | ~1PRE  |
| CLOCK    | 1CLK   |
| Q        | 1Q     |
| ~Q       | ~1Q    |

# Test unit 2

| Value    | Pin    |
|----------|--------|
| DATA     | 2D     |
| ~CLR     | ~2CLR  |
| ~PRESET  | ~2PRE  |
| CLOCK    | 2CLK   |
| Q        | 2Q     |
| ~Q       | ~2Q    |
