Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 22:12:14 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/delay_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.400ns (68.796%)  route 0.635ns (31.204%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[0]/Q
                         net (fo=5, unplaced)         0.627     1.847    bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[0]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.099 r  bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.099    bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.576 r  bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.584    bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.822 r  bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.822    bd_0_i/hls_inst/inst/icmp_ln247_1_fu_270_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_1_reg_1330_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.400ns (68.796%)  route 0.635ns (31.204%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[0]/Q
                         net (fo=5, unplaced)         0.627     1.847    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[0]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.099 r  bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.099    bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.576 r  bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.584    bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.822 r  bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.822    bd_0_i/hls_inst/inst/icmp_ln247_2_fu_274_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_2_reg_1335_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.400ns (68.796%)  route 0.635ns (31.204%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[0]/Q
                         net (fo=5, unplaced)         0.627     1.847    bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[0]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.099 r  bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.099    bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.576 r  bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.584    bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.822 r  bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.822    bd_0_i/hls_inst/inst/icmp_ln247_3_fu_278_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_3_reg_1340_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_reg_1213_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.400ns (68.796%)  route 0.635ns (31.204%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_reg_1213_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_signed_reg_1213_reg[1]/Q
                         net (fo=5, unplaced)         0.627     1.847    bd_0_i/hls_inst/inst/addr_signed_reg_1213[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.099 r  bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.099    bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.576 r  bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.584    bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.822 r  bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.822    bd_0_i/hls_inst/inst/icmp_ln247_4_fu_282_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_4_reg_1345_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_2_reg_1227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.400ns (68.796%)  route 0.635ns (31.204%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_2_reg_1227_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_signed_2_reg_1227_reg[1]/Q
                         net (fo=5, unplaced)         0.627     1.847    bd_0_i/hls_inst/inst/addr_signed_2_reg_1227[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.099 r  bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.099    bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.576 r  bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.584    bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.822 r  bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.822    bd_0_i/hls_inst/inst/icmp_ln247_5_fu_286_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_5_reg_1350_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.400ns (68.796%)  route 0.635ns (31.204%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[1]/Q
                         net (fo=5, unplaced)         0.627     1.847    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.099 r  bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.099    bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.576 r  bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.584    bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.822 r  bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.822    bd_0_i/hls_inst/inst/icmp_ln247_6_fu_290_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_6_reg_1355_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.400ns (68.796%)  route 0.635ns (31.204%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_signed_6_reg_1255_reg[1]/Q
                         net (fo=5, unplaced)         0.627     1.847    bd_0_i/hls_inst/inst/addr_signed_6_reg_1255[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.099 r  bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.099    bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.576 r  bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.584    bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.822 r  bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.822    bd_0_i/hls_inst/inst/icmp_ln247_7_fu_294_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_7_reg_1360_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_reg_1325_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 1.400ns (68.796%)  route 0.635ns (31.204%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/addr_signed_4_reg_1241_reg[0]/Q
                         net (fo=5, unplaced)         0.627     1.847    bd_0_i/hls_inst/inst/addr_signed_4_reg_1241[0]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.099 r  bd_0_i/hls_inst/inst/icmp_ln247_reg_1325[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.099    bd_0_i/hls_inst/inst/icmp_ln247_reg_1325[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.576 r  bd_0_i/hls_inst/inst/icmp_ln247_reg_1325_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.584    bd_0_i/hls_inst/inst/icmp_ln247_reg_1325_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.822 r  bd_0_i/hls_inst/inst/icmp_ln247_reg_1325_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.822    bd_0_i/hls_inst/inst/icmp_ln247_fu_266_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_reg_1325_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_reg_1325_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_reg_1325_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln247_reg_1389_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 1.400ns (69.136%)  route 0.625ns (30.864%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln247_reg_1389_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/select_ln247_reg_1389_reg[0]/Q
                         net (fo=3, unplaced)         0.617     1.837    bd_0_i/hls_inst/inst/select_ln247_reg_1389[0]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.089 r  bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.089    bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.566 r  bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.574    bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.812 r  bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.812    bd_0_i/hls_inst/inst/icmp_ln247_10_fu_346_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_10_reg_1423_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln247_2_reg_1401_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 1.400ns (69.136%)  route 0.625ns (30.864%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln247_2_reg_1401_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/select_ln247_2_reg_1401_reg[0]/Q
                         net (fo=3, unplaced)         0.617     1.837    bd_0_i/hls_inst/inst/select_ln247_2_reg_1401[0]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.089 r  bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428[0]_i_8/O
                         net (fo=1, unplaced)         0.000     2.089    bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428[0]_i_8_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.566 r  bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     2.574    bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     2.812 r  bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428_reg[0]_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     2.812    bd_0_i/hls_inst/inst/icmp_ln247_11_fu_350_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428_reg[0]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/icmp_ln247_11_reg_1428_reg[0]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  0.767    




