# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Feb 18 10:15:45 2021
# 
# Allegro PCB Router v16-6-111 made 2012/09/05 at 23:00:56
# Running on: processor21, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Batch File Name: pasde.do
# Did File Name: C:/ORCADDATA/allegro/specctra.did
# Current time = Thu Feb 18 10:15:46 2021
# PCB C:/ORCADDATA/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -2.4000 ylo= -3.8000 xhi= 72.4000 yhi= 51.4000
# Total 12 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 19, Images Processed 23, Padstacks Processed 5
# Nets Processed 14, Net Terminals 44
# PCB Area= 3264.000  EIC=5  Area/EIC=652.800  SMDs=3
# Total Pin Count: 72
# Signal Connections Created 30
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 30
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 588.7665 Horizontal 355.0783 Vertical 233.6882
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 588.7665 Horizontal 338.2765 Vertical 250.4900
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/ORCADDATA/allegro\EXAMDCCIRCUIT_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaab09108.tmp ...
# All Components Selected.
# All Nets Selected.
# Net GND Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Feb 18 10:16:11 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 30
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 588.7665 Horizontal 355.0783 Vertical 233.6882
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 588.7665 Horizontal 338.2765 Vertical 250.4900
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 30
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 588.7665 Horizontal 355.0783 Vertical 233.6882
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 588.7665 Horizontal 338.2765 Vertical 250.4900
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Thu Feb 18 10:16:11 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 30
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 588.7665 Horizontal 355.0783 Vertical 233.6882
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 588.7665 Horizontal 338.2765 Vertical 250.4900
# Start Route Pass 1 of 25
# Routing 19 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 19 Successes 19 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# 4 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 30 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 4 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 4 Successes 4 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 25
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 4
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 25
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 4
# Percent Connected   63.33
# Manhattan Length 588.7665 Horizontal 356.2998 Vertical 232.4667
# Routed Length 297.5727 Horizontal 158.3211 Vertical 139.2516
# Ratio Actual / Manhattan   0.5054
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:11 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 4
# Percent Connected   63.33
# Manhattan Length 588.7665 Horizontal 356.2998 Vertical 232.4667
# Routed Length 297.5727 Horizontal 158.3211 Vertical 139.2516
# Ratio Actual / Manhattan   0.5054
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 20 Successes 20 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.0635 Horizontal 354.0758 Vertical 229.9877
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5038
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.0635 Horizontal 354.0758 Vertical 229.9877
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5038
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 25 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:12 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:13 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 66|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 66|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 66|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 66|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 71|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 66|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 71|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 72|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 0 Successes 0 Failures 0 Vias 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 66|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 71|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 72|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 73|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# <<ERROR:>> Smart Route: Design has 30 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 66|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 71|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 72|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 73|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 74|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 75|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 18 10:16:14 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.3000, Clearance= 0.1270
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Start Clean Pass 1 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 25 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 23 Successes 23 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/ORCADDATA/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.1270
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   30|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     2|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   11|    4|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   11|    4|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   11|    2|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 30|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 32|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 33|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 35|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 36|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 38|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 39|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 66|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 69|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 71|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 72|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 73|     0|     0|   0|   11|    2|    0|   0|  0|  0:00:01|  0:00:02|
# Clean    | 74|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 75|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 76|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 77|     0|     0|   0|   11|    2|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/ORCADDATA/allegro\EXAMDCCIRCUIT.dsn
# Nets 14 Connections 30 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 4, at vias 0 Total Vias 2
# Percent Connected   63.33
# Manhattan Length 584.9755 Horizontal 354.3960 Vertical 230.5796
# Routed Length 294.2582 Horizontal 160.1542 Vertical 134.1040
# Ratio Actual / Manhattan   0.5030
# Unconnected Length 302.9530 Horizontal 188.3530 Vertical 114.6000
# Smart Route: Smart_route finished, completion rate: 63.33.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaac09108.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaac09108.tmp
quit
