/*
 * Instance header file for PIC32CX1025SG61128
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2023-03-17T09:48:59Z */
#ifndef _PIC32CXSG61_TC5_INSTANCE_
#define _PIC32CXSG61_TC5_INSTANCE_


/* ========== Instance Parameter definitions for TC5 peripheral ========== */
#define TC5_CC_NUM                               (2)        
#define TC5_DMAC_ID_MC0                          (60)       /* Indexes of DMA Match/Compare 0 trigger */
#define TC5_DMAC_ID_MC1                          (61)       /* Indexes of DMA Match/Compare 1 trigger */
#define TC5_DMAC_ID_OVF                          (59)       /* Indexes of DMA Overflow trigger */
#define TC5_EXT                                  (0)        /* Coding of implemented extended features (keep 0 value) */
#define TC5_GCLK_ID                              (30)       /* Index of Generic Clock */
#define TC5_INSTANCE_ID                          (70)       /* Instance index for TC5 */
#define TC5_MASTER_SLAVE_MODE                    (2)        /* TC type 0 : NA, 1 : Master, 2 : Slave */
#define TC5_OW_NUM                               (2)        /* Number of Output Waveforms */

#endif /* _PIC32CXSG61_TC5_INSTANCE_ */
